// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from ff_rgb24toyv12_c_bb_B3_stall_region
// SystemVerilog created on Sun May 24 22:33:02 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module ff_rgb24toyv12_c_bb_B3_stall_region (
    input wire [63:0] in_lm1_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm1_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm1_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm1_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [31:0] in_intel_reserved_ffwd_10_0,
    input wire [63:0] in_intel_reserved_ffwd_1_0,
    input wire [0:0] in_intel_reserved_ffwd_20_0,
    input wire [32:0] in_intel_reserved_ffwd_22_0,
    input wire [31:0] in_intel_reserved_ffwd_2_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [31:0] in_intel_reserved_ffwd_4_0,
    input wire [31:0] in_intel_reserved_ffwd_5_0,
    input wire [31:0] in_intel_reserved_ffwd_6_0,
    input wire [31:0] in_intel_reserved_ffwd_7_0,
    input wire [31:0] in_intel_reserved_ffwd_8_0,
    input wire [31:0] in_intel_reserved_ffwd_9_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [63:0] in_add_ptr348,
    input wire [63:0] in_add_ptr73347,
    input wire [0:0] in_cmp75345,
    input wire [0:0] in_forked256,
    input wire [0:0] in_memdep_phi106_pop26360,
    input wire [0:0] in_memdep_phi126_pop27361,
    input wire [0:0] in_memdep_phi133_pop28362,
    input wire [0:0] in_memdep_phi140_pop29363,
    input wire [0:0] in_memdep_phi147_pop30364,
    input wire [0:0] in_memdep_phi155_pop31365,
    input wire [0:0] in_memdep_phi173_pop32366,
    input wire [0:0] in_memdep_phi180_pop33367,
    input wire [0:0] in_memdep_phi187_pop34368,
    input wire [0:0] in_memdep_phi18_pop15349,
    input wire [0:0] in_memdep_phi194_pop35369,
    input wire [0:0] in_memdep_phi202_pop36370,
    input wire [0:0] in_memdep_phi21_pop16350,
    input wire [0:0] in_memdep_phi24_pop17351,
    input wire [0:0] in_memdep_phi27_pop18352,
    input wire [0:0] in_memdep_phi29_pop19353,
    input wire [0:0] in_memdep_phi41_pop20354,
    input wire [0:0] in_memdep_phi61_pop21355,
    input wire [0:0] in_memdep_phi78_pop22356,
    input wire [0:0] in_memdep_phi85_pop23357,
    input wire [0:0] in_memdep_phi92_pop24358,
    input wire [0:0] in_memdep_phi99_pop25359,
    input wire [0:0] in_notcmp292346,
    input wire [63:0] in_src_addr_0111_replace_phi341,
    input wire [63:0] in_udst_addr_0109_replace_phi343,
    input wire [0:0] in_unnamed_ff_rgb24toyv12_c45,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_vdst_addr_0108_replace_phi344,
    input wire [63:0] in_ydst_addr_0110_replace_phi342,
    input wire [63:0] in_lm302_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm302_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm302_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm302_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm1_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm1_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm1_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm1_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm1_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm1_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm1_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_add_ptr309_pop60,
    output wire [63:0] out_add_ptr73307_pop59,
    output wire [0:0] out_cmp75304_pop56,
    output wire [0:0] out_lm1_toi1_intcast17,
    output wire [0:0] out_masked278,
    output wire [0:0] out_memdep_phi126_pop27323_pop73,
    output wire [0:0] out_memdep_phi133_pop28325_pop74,
    output wire [0:0] out_memdep_phi140_pop29327_pop75,
    output wire [0:0] out_memdep_phi147_pop30329_pop76,
    output wire [0:0] out_memdep_phi155_pop31331_pop77,
    output wire [0:0] out_memdep_phi202_pop36337_pop82,
    output wire [0:0] out_notcmp292305_pop58,
    output wire [0:0] out_pop57,
    output wire [0:0] out_reduction_ff_rgb24toyv12_c_2,
    output wire [0:0] out_reduction_ff_rgb24toyv12_c_53,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm323_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm323_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm323_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm323_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm302_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm302_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm302_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm302_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm302_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm302_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm302_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm344_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm344_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm344_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm344_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm323_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm323_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm323_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm323_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm323_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm323_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm323_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_memdep_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm344_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm344_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm344_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm344_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm344_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm344_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm344_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_memdep_39_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_39_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_39_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_39_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_memdep_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_memdep_59_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_59_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_59_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_59_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_o_active,
    input wire [63:0] in_lm365_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm365_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm365_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm365_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_memdep_39_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_39_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_39_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_39_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_39_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_39_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_39_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm386_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm386_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm386_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm386_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_39_o_active,
    input wire [63:0] in_lm407_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm407_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm407_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm407_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_memdep_59_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_59_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_59_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_59_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_59_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_59_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_59_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm428_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm428_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm428_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm428_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_59_o_active,
    input wire [63:0] in_memdep_104_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_104_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_104_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_104_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm365_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm365_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm365_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm365_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm365_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm365_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm365_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_lm386_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm386_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm386_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm386_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm386_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm386_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm386_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_lm407_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm407_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm407_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm407_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm407_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm407_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm407_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_lm428_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm428_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm428_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm428_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm428_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm428_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm428_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_memdep_104_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_104_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_104_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_104_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_104_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_104_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_104_ff_rgb24toyv12_c_avm_burstcount,
    output wire [0:0] out_lsu_memdep_104_o_active,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [1:0] c_i2_1287_q;
    wire [31:0] c_i32_0291_q;
    wire [31:0] c_i32_128295_q;
    wire [31:0] c_i32_1292_q;
    wire [31:0] c_i32_16294_q;
    wire [31:0] c_i32_2293_q;
    wire [31:0] c_i32_3296_q;
    wire [31:0] c_i32_4297_q;
    wire [31:0] c_i32_5298_q;
    wire [32:0] c_i33_1300_q;
    wire [32:0] c_i33_undef290_q;
    wire [31:0] i_add14_ff_rgb24toyv12_c47_vt_join_q;
    wire [30:0] i_add14_ff_rgb24toyv12_c47_vt_select_31_b;
    wire [32:0] i_add18_ff_rgb24toyv12_c52_a;
    wire [32:0] i_add18_ff_rgb24toyv12_c52_b;
    logic [32:0] i_add18_ff_rgb24toyv12_c52_o;
    wire [32:0] i_add18_ff_rgb24toyv12_c52_q;
    wire [31:0] i_add18_ff_rgb24toyv12_c52_vt_join_q;
    wire [30:0] i_add18_ff_rgb24toyv12_c52_vt_select_31_b;
    wire [32:0] i_add27_ff_rgb24toyv12_c69_a;
    wire [32:0] i_add27_ff_rgb24toyv12_c69_b;
    logic [32:0] i_add27_ff_rgb24toyv12_c69_o;
    wire [32:0] i_add27_ff_rgb24toyv12_c69_q;
    wire [32:0] i_add34_ff_rgb24toyv12_c79_a;
    wire [32:0] i_add34_ff_rgb24toyv12_c79_b;
    logic [32:0] i_add34_ff_rgb24toyv12_c79_o;
    wire [32:0] i_add34_ff_rgb24toyv12_c79_q;
    wire [32:0] i_add41_ff_rgb24toyv12_c89_a;
    wire [32:0] i_add41_ff_rgb24toyv12_c89_b;
    logic [32:0] i_add41_ff_rgb24toyv12_c89_o;
    wire [32:0] i_add41_ff_rgb24toyv12_c89_q;
    wire [32:0] i_add50_ff_rgb24toyv12_c188_a;
    wire [32:0] i_add50_ff_rgb24toyv12_c188_b;
    logic [32:0] i_add50_ff_rgb24toyv12_c188_o;
    wire [32:0] i_add50_ff_rgb24toyv12_c188_q;
    wire [31:0] i_add50_ff_rgb24toyv12_c188_vt_join_q;
    wire [30:0] i_add50_ff_rgb24toyv12_c188_vt_select_31_b;
    wire [32:0] i_add54_ff_rgb24toyv12_c201_a;
    wire [32:0] i_add54_ff_rgb24toyv12_c201_b;
    logic [32:0] i_add54_ff_rgb24toyv12_c201_o;
    wire [32:0] i_add54_ff_rgb24toyv12_c201_q;
    wire [31:0] i_add54_ff_rgb24toyv12_c201_vt_join_q;
    wire [30:0] i_add54_ff_rgb24toyv12_c201_vt_select_31_b;
    wire [32:0] i_add58_ff_rgb24toyv12_c207_a;
    wire [32:0] i_add58_ff_rgb24toyv12_c207_b;
    logic [32:0] i_add58_ff_rgb24toyv12_c207_o;
    wire [32:0] i_add58_ff_rgb24toyv12_c207_q;
    wire [31:0] i_add58_ff_rgb24toyv12_c207_vt_join_q;
    wire [30:0] i_add58_ff_rgb24toyv12_c207_vt_select_31_b;
    wire [32:0] i_add67_ff_rgb24toyv12_c226_a;
    wire [32:0] i_add67_ff_rgb24toyv12_c226_b;
    logic [32:0] i_add67_ff_rgb24toyv12_c226_o;
    wire [32:0] i_add67_ff_rgb24toyv12_c226_q;
    wire [31:0] i_add69_ff_rgb24toyv12_c227_vt_join_q;
    wire [30:0] i_add69_ff_rgb24toyv12_c227_vt_select_31_b;
    wire [1:0] i_cleanups_shl273_ff_rgb24toyv12_c3_vt_join_q;
    wire [0:0] i_cleanups_shl273_ff_rgb24toyv12_c3_vt_select_1_b;
    wire [0:0] i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q;
    wire [33:0] i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_a;
    wire [33:0] i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_b;
    logic [33:0] i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_o;
    wire [33:0] i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_q;
    wire [0:0] i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_s;
    reg [32:0] i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q;
    wire [63:0] i_idxprom15_ff_rgb24toyv12_c48_vt_join_q;
    wire [30:0] i_idxprom15_ff_rgb24toyv12_c48_vt_select_31_b;
    wire [63:0] i_idxprom19_ff_rgb24toyv12_c53_vt_join_q;
    wire [30:0] i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b;
    wire [63:0] i_idxprom42_ff_rgb24toyv12_c90_vt_join_q;
    wire [31:0] i_idxprom42_ff_rgb24toyv12_c90_vt_select_31_b;
    wire [63:0] i_idxprom47_ff_rgb24toyv12_c173_vt_join_q;
    wire [30:0] i_idxprom47_ff_rgb24toyv12_c173_vt_select_31_b;
    wire [63:0] i_idxprom51_ff_rgb24toyv12_c189_vt_join_q;
    wire [30:0] i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b;
    wire [63:0] i_idxprom55_ff_rgb24toyv12_c202_vt_join_q;
    wire [30:0] i_idxprom55_ff_rgb24toyv12_c202_vt_select_31_b;
    wire [63:0] i_idxprom59_ff_rgb24toyv12_c208_vt_join_q;
    wire [30:0] i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b;
    wire [63:0] i_idxprom70_ff_rgb24toyv12_c228_vt_join_q;
    wire [30:0] i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b;
    wire [63:0] i_idxprom_ff_rgb24toyv12_c15_vt_join_q;
    wire [30:0] i_idxprom_ff_rgb24toyv12_c15_vt_select_31_b;
    wire [32:0] i_inc_ff_rgb24toyv12_c263_a;
    wire [32:0] i_inc_ff_rgb24toyv12_c263_b;
    logic [32:0] i_inc_ff_rgb24toyv12_c263_o;
    wire [32:0] i_inc_ff_rgb24toyv12_c263_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_dest_data_out_20_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_dest_data_out_20_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_dest_data_out_8_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_dest_data_out_9_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_dest_data_out_10_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_dest_data_out_7_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_valid_out;
    wire [32:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_dest_data_out_22_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_lsu_memdep_104_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_lsu_memdep_39_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_lsu_memdep_59_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_lsu_memdep_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_feedback_stall_out_56;
    wire [0:0] i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_feedback_stall_out_50;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_feedback_stall_out_72;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_feedback_stall_out_73;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_feedback_stall_out_74;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_feedback_stall_out_75;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_feedback_stall_out_76;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_feedback_stall_out_77;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_feedback_stall_out_78;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_feedback_stall_out_79;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_feedback_stall_out_80;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_feedback_stall_out_61;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_feedback_stall_out_81;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_feedback_stall_out_40;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_feedback_stall_out_82;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_feedback_stall_out_62;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_feedback_stall_out_41;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_feedback_stall_out_63;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_feedback_stall_out_42;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_feedback_stall_out_64;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_feedback_stall_out_43;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_feedback_stall_out_65;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_feedback_stall_out_44;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_feedback_stall_out_66;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_feedback_stall_out_45;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_feedback_stall_out_67;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_feedback_stall_out_46;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_feedback_stall_out_68;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_feedback_stall_out_47;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_feedback_stall_out_69;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_feedback_stall_out_48;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_feedback_stall_out_70;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_feedback_stall_out_49;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_feedback_stall_out_71;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_feedback_stall_out_39;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_feedback_stall_out_58;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_feedback_stall_out_57;
    wire [0:0] i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_valid_out;
    wire [1:0] i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_feedback_stall_out_51;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_feedback_stall_out_38;
    wire [0:0] i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_valid_out;
    wire [32:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_feedback_stall_out_37;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_feedback_stall_out_60;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_feedback_stall_out_59;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_feedback_stall_out_52;
    wire [0:0] i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_feedback_stall_out_54;
    wire [0:0] i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_feedback_stall_out_55;
    wire [0:0] i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_feedback_stall_out_53;
    wire [0:0] i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_out_56;
    wire [0:0] i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_valid_out_56;
    wire [0:0] i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_out_50;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_valid_out_50;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_out_72;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_valid_out_72;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_out_73;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_valid_out_73;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_out_74;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_valid_out_74;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_out_75;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_valid_out_75;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_out_76;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_valid_out_76;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_out_77;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_valid_out_77;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_out_78;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_valid_out_78;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_out_79;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_valid_out_79;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_out_80;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_valid_out_80;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_out_61;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_valid_out_61;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_out_81;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_valid_out_81;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_out_40;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_valid_out_40;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_out_82;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_valid_out_82;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_out_62;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_valid_out_62;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_out_41;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_valid_out_41;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_out_63;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_valid_out_63;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_valid_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_out_64;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_valid_out_64;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_valid_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_out_65;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_valid_out_65;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_valid_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_out_66;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_valid_out_66;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_valid_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_out_67;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_valid_out_67;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_valid_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_out_68;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_valid_out_68;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_out_47;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_valid_out_47;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_out_69;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_valid_out_69;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_out_48;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_valid_out_48;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_out_70;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_valid_out_70;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_out_49;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_valid_out_49;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_out_71;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_valid_out_71;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_out_39;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_valid_out_39;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_out_58;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_valid_out_58;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_out_5;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_valid_out_5;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_out_57;
    wire [0:0] i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_valid_out_57;
    wire [0:0] i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_out_51;
    wire [0:0] i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_valid_out_51;
    wire [0:0] i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_out_38;
    wire [0:0] i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_valid_out_38;
    wire [0:0] i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_valid_out;
    wire [63:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_out_37;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_valid_out_37;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_out_60;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_valid_out_60;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_out_59;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_valid_out_59;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_out_52;
    wire [0:0] i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_valid_out_52;
    wire [0:0] i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_out_54;
    wire [0:0] i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_valid_out_54;
    wire [0:0] i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_out_55;
    wire [0:0] i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_valid_out_55;
    wire [0:0] i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_out_53;
    wire [0:0] i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_valid_out_53;
    wire [0:0] i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_valid_out;
    wire [0:0] i_masked278_ff_rgb24toyv12_c276_qi;
    reg [0:0] i_masked278_ff_rgb24toyv12_c276_q;
    wire [32:0] i_mul_add238_ff_rgb24toyv12_c14_a;
    wire [32:0] i_mul_add238_ff_rgb24toyv12_c14_b;
    logic [32:0] i_mul_add238_ff_rgb24toyv12_c14_o;
    wire [32:0] i_mul_add238_ff_rgb24toyv12_c14_q;
    wire [31:0] i_mul_add238_ff_rgb24toyv12_c14_vt_join_q;
    wire [30:0] i_mul_add238_ff_rgb24toyv12_c14_vt_select_31_b;
    wire [0:0] i_next_cleanups277_ff_rgb24toyv12_c274_s;
    reg [1:0] i_next_cleanups277_ff_rgb24toyv12_c274_q;
    wire [0:0] i_notcmp266_ff_rgb24toyv12_c271_q;
    wire [0:0] i_or276_ff_rgb24toyv12_c273_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_0_ff_rgb24toyv12_c23_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_103_ff_rgb24toyv12_c182_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_105_ff_rgb24toyv12_c183_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_107_ff_rgb24toyv12_c185_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_112_ff_rgb24toyv12_c194_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_113_ff_rgb24toyv12_c195_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_142_ff_rgb24toyv12_c234_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_143_ff_rgb24toyv12_c239_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_144_ff_rgb24toyv12_c244_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_145_ff_rgb24toyv12_c249_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_153_ff_rgb24toyv12_c251_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_154_ff_rgb24toyv12_c252_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_156_ff_rgb24toyv12_c253_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_157_ff_rgb24toyv12_c254_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_158_ff_rgb24toyv12_c255_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_159_ff_rgb24toyv12_c256_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_160_ff_rgb24toyv12_c257_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_162_ff_rgb24toyv12_c259_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_3_ff_rgb24toyv12_c34_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_44_ff_rgb24toyv12_c104_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_4_ff_rgb24toyv12_c35_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_50_ff_rgb24toyv12_c126_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_51_ff_rgb24toyv12_c127_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_54_ff_rgb24toyv12_c130_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_55_ff_rgb24toyv12_c131_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_56_ff_rgb24toyv12_c132_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_57_ff_rgb24toyv12_c133_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_58_ff_rgb24toyv12_c134_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_5_ff_rgb24toyv12_c37_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_60_ff_rgb24toyv12_c137_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_62_ff_rgb24toyv12_c142_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_63_ff_rgb24toyv12_c143_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_64_ff_rgb24toyv12_c144_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_65_ff_rgb24toyv12_c150_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_66_ff_rgb24toyv12_c151_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_67_ff_rgb24toyv12_c152_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_68_ff_rgb24toyv12_c153_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_69_ff_rgb24toyv12_c154_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_6_ff_rgb24toyv12_c39_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_70_ff_rgb24toyv12_c155_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_71_ff_rgb24toyv12_c156_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_73_ff_rgb24toyv12_c158_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_74_ff_rgb24toyv12_c159_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_75_ff_rgb24toyv12_c160_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_76_ff_rgb24toyv12_c161_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_77_ff_rgb24toyv12_c162_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_78_ff_rgb24toyv12_c163_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_79_ff_rgb24toyv12_c164_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_7_ff_rgb24toyv12_c41_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_83_ff_rgb24toyv12_c167_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_84_ff_rgb24toyv12_c168_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_86_ff_rgb24toyv12_c170_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_87_ff_rgb24toyv12_c177_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_99_ff_rgb24toyv12_c179_q;
    wire [0:0] i_unnamed_ff_rgb24toyv12_c10_q;
    wire [31:0] i_unnamed_ff_rgb24toyv12_c12_vt_join_q;
    wire [30:0] i_unnamed_ff_rgb24toyv12_c12_vt_select_31_b;
    wire [1:0] i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q;
    wire [31:0] i_unnamed_ff_rgb24toyv12_c13_vt_join_q;
    wire [29:0] i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b;
    wire [0:0] i_unnamed_ff_rgb24toyv12_c270_q;
    wire [0:0] i_xor275_ff_rgb24toyv12_c2_q;
    wire [31:0] bgTrunc_i_add18_ff_rgb24toyv12_c52_sel_x_b;
    wire [31:0] bgTrunc_i_add27_ff_rgb24toyv12_c69_sel_x_b;
    wire [31:0] bgTrunc_i_add34_ff_rgb24toyv12_c79_sel_x_b;
    wire [31:0] bgTrunc_i_add41_ff_rgb24toyv12_c89_sel_x_b;
    wire [31:0] bgTrunc_i_add50_ff_rgb24toyv12_c188_sel_x_b;
    wire [31:0] bgTrunc_i_add54_ff_rgb24toyv12_c201_sel_x_b;
    wire [31:0] bgTrunc_i_add58_ff_rgb24toyv12_c207_sel_x_b;
    wire [31:0] bgTrunc_i_add67_ff_rgb24toyv12_c226_sel_x_b;
    wire [32:0] bgTrunc_i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_sel_x_b;
    wire [31:0] bgTrunc_i_inc_ff_rgb24toyv12_c263_sel_x_b;
    wire [63:0] bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_in;
    wire [31:0] bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b;
    wire [63:0] bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_in;
    wire [31:0] bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_b;
    wire [63:0] bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_in;
    wire [31:0] bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_b;
    wire [63:0] bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_in;
    wire [31:0] bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b;
    wire [63:0] bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_in;
    wire [31:0] bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_b;
    wire [63:0] bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_in;
    wire [31:0] bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_b;
    wire [63:0] bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_in;
    wire [31:0] bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b;
    wire [63:0] bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_in;
    wire [31:0] bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_b;
    wire [63:0] bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_in;
    wire [31:0] bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_b;
    wire [63:0] bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_in;
    wire [31:0] bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b;
    wire [63:0] bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_in;
    wire [31:0] bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_b;
    wire [63:0] bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_in;
    wire [31:0] bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_b;
    wire [31:0] bgTrunc_i_mul_add238_ff_rgb24toyv12_c14_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_2_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_4_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_5_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_6_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_7_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_8_tpl;
    wire [63:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_9_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_10_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_11_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_12_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_13_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_14_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_15_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_16_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_17_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_18_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_19_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_20_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_21_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_22_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_23_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_24_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_25_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_26_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_27_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_28_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_29_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_30_tpl;
    wire [0:0] ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_31_tpl;
    wire [64:0] i_arrayidx12_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx12_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx12_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx12_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [60:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q;
    wire [63:0] i_arrayidx12_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx12_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx16_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx16_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx16_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx16_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx16_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx16_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx20_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx20_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx20_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx20_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx20_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx20_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx43_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx43_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx43_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx43_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx43_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx43_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx45_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx45_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx45_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx45_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx45_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx48_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx48_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx48_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx48_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx48_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx48_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx52_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx52_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx52_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx52_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx52_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx52_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx56_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx56_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx56_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx56_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx56_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx56_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx60_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx60_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx60_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx60_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx60_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx60_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx71_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx71_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx71_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx71_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx71_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx71_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [0:0] i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b;
    wire [63:0] i_idxprom15_ff_rgb24toyv12_c48_sel_x_b;
    wire [63:0] i_idxprom19_ff_rgb24toyv12_c53_sel_x_b;
    wire [63:0] i_idxprom42_ff_rgb24toyv12_c90_sel_x_b;
    wire [63:0] i_idxprom47_ff_rgb24toyv12_c173_sel_x_b;
    wire [63:0] i_idxprom51_ff_rgb24toyv12_c189_sel_x_b;
    wire [63:0] i_idxprom55_ff_rgb24toyv12_c202_sel_x_b;
    wire [63:0] i_idxprom59_ff_rgb24toyv12_c208_sel_x_b;
    wire [63:0] i_idxprom70_ff_rgb24toyv12_c228_sel_x_b;
    wire [63:0] i_idxprom_ff_rgb24toyv12_c15_sel_x_b;
    wire [0:0] i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b;
    wire [0:0] i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b;
    wire [0:0] i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b;
    wire [0:0] i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b;
    wire [0:0] i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b;
    wire [0:0] i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b;
    wire [0:0] i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b;
    wire [0:0] i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b;
    wire [4:0] i_shr26_ff_rgb24toyv12_c0_shift_narrow_x_b;
    wire [4:0] i_shr66_ff_rgb24toyv12_c0_shift_narrow_x_b;
    wire [30:0] i_add14_ff_rgb24toyv12_c47_BitSelect_for_a_b;
    wire [31:0] i_add14_ff_rgb24toyv12_c47_join_q;
    wire [30:0] i_add69_ff_rgb24toyv12_c227_BitSelect_for_a_b;
    wire [31:0] i_add69_ff_rgb24toyv12_c227_join_q;
    wire [0:0] i_exitcond_ff_rgb24toyv12_c265_cmp_nsign_q;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_bs1_b;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_bs4_in;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_bs4_b;
    wire [63:0] i_mul21_ff_rgb24toyv12_c58_sums_join_0_q;
    wire [50:0] i_mul21_ff_rgb24toyv12_c58_sums_align_1_q;
    wire [50:0] i_mul21_ff_rgb24toyv12_c58_sums_align_1_qint;
    wire [64:0] i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_a;
    wire [64:0] i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_b;
    logic [64:0] i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_o;
    wire [64:0] i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_q;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_bs1_b;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_bs4_in;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_bs4_b;
    wire [63:0] i_mul22_ff_rgb24toyv12_c60_sums_join_0_q;
    wire [50:0] i_mul22_ff_rgb24toyv12_c60_sums_align_1_q;
    wire [50:0] i_mul22_ff_rgb24toyv12_c60_sums_align_1_qint;
    wire [64:0] i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_a;
    wire [64:0] i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_b;
    logic [64:0] i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_o;
    wire [64:0] i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_q;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_bs1_b;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_bs4_in;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_bs4_b;
    wire [63:0] i_mul24_ff_rgb24toyv12_c62_sums_join_0_q;
    wire [50:0] i_mul24_ff_rgb24toyv12_c62_sums_align_1_q;
    wire [50:0] i_mul24_ff_rgb24toyv12_c62_sums_align_1_qint;
    wire [64:0] i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_a;
    wire [64:0] i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_b;
    logic [64:0] i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_o;
    wire [64:0] i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_q;
    wire [63:0] i_mul28_ff_rgb24toyv12_c71_sums_join_0_q;
    wire [50:0] i_mul28_ff_rgb24toyv12_c71_sums_align_1_q;
    wire [50:0] i_mul28_ff_rgb24toyv12_c71_sums_align_1_qint;
    wire [64:0] i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_a;
    wire [64:0] i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_b;
    logic [64:0] i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_o;
    wire [64:0] i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_q;
    wire [63:0] i_mul29_ff_rgb24toyv12_c73_sums_join_0_q;
    wire [50:0] i_mul29_ff_rgb24toyv12_c73_sums_align_1_q;
    wire [50:0] i_mul29_ff_rgb24toyv12_c73_sums_align_1_qint;
    wire [64:0] i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_a;
    wire [64:0] i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_b;
    logic [64:0] i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_o;
    wire [64:0] i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_q;
    wire [63:0] i_mul31_ff_rgb24toyv12_c75_sums_join_0_q;
    wire [50:0] i_mul31_ff_rgb24toyv12_c75_sums_align_1_q;
    wire [50:0] i_mul31_ff_rgb24toyv12_c75_sums_align_1_qint;
    wire [64:0] i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_a;
    wire [64:0] i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_b;
    logic [64:0] i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_o;
    wire [64:0] i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_q;
    wire [63:0] i_mul35_ff_rgb24toyv12_c81_sums_join_0_q;
    wire [50:0] i_mul35_ff_rgb24toyv12_c81_sums_align_1_q;
    wire [50:0] i_mul35_ff_rgb24toyv12_c81_sums_align_1_qint;
    wire [64:0] i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_a;
    wire [64:0] i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_b;
    logic [64:0] i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_o;
    wire [64:0] i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_q;
    wire [63:0] i_mul36_ff_rgb24toyv12_c83_sums_join_0_q;
    wire [50:0] i_mul36_ff_rgb24toyv12_c83_sums_align_1_q;
    wire [50:0] i_mul36_ff_rgb24toyv12_c83_sums_align_1_qint;
    wire [64:0] i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_a;
    wire [64:0] i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_b;
    logic [64:0] i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_o;
    wire [64:0] i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_q;
    wire [63:0] i_mul38_ff_rgb24toyv12_c85_sums_join_0_q;
    wire [50:0] i_mul38_ff_rgb24toyv12_c85_sums_align_1_q;
    wire [50:0] i_mul38_ff_rgb24toyv12_c85_sums_align_1_qint;
    wire [64:0] i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_a;
    wire [64:0] i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_b;
    logic [64:0] i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_o;
    wire [64:0] i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_q;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_bs1_b;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_bs4_in;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_bs4_b;
    wire [63:0] i_mul61_ff_rgb24toyv12_c214_sums_join_0_q;
    wire [50:0] i_mul61_ff_rgb24toyv12_c214_sums_align_1_q;
    wire [50:0] i_mul61_ff_rgb24toyv12_c214_sums_align_1_qint;
    wire [64:0] i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_a;
    wire [64:0] i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_b;
    logic [64:0] i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_o;
    wire [64:0] i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_q;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_bs1_b;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_bs4_in;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_bs4_b;
    wire [63:0] i_mul62_ff_rgb24toyv12_c216_sums_join_0_q;
    wire [50:0] i_mul62_ff_rgb24toyv12_c216_sums_align_1_q;
    wire [50:0] i_mul62_ff_rgb24toyv12_c216_sums_align_1_qint;
    wire [64:0] i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_a;
    wire [64:0] i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_b;
    logic [64:0] i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_o;
    wire [64:0] i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_q;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_bs1_b;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_bs4_in;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_bs4_b;
    wire [63:0] i_mul64_ff_rgb24toyv12_c218_sums_join_0_q;
    wire [50:0] i_mul64_ff_rgb24toyv12_c218_sums_align_1_q;
    wire [50:0] i_mul64_ff_rgb24toyv12_c218_sums_align_1_qint;
    wire [64:0] i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_a;
    wire [64:0] i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_b;
    logic [64:0] i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_o;
    wire [64:0] i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [0:0] leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_in;
    wire [0:0] leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_b;
    wire [1:0] leftShiftStage0Idx1_uid1289_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_s;
    reg [1:0] leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1297_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid1298_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid1300_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid1301_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [2:0] rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage0Idx3_uid1303_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid1306_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [3:0] rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid1308_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid1309_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [7:0] rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx2_uid1311_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid1312_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [11:0] rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx3_uid1314_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid1317_i_shr26_ff_rgb24toyv12_c0_shift_x_b;
    wire [15:0] rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage2Idx1_uid1319_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1327_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid1328_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid1330_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid1331_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx3_uid1333_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid1336_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid1338_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid1339_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx2_uid1341_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid1342_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx3_uid1344_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid1347_i_shr33_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid1349_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1357_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid1358_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid1360_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid1361_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx3_uid1363_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid1366_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid1368_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid1369_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx2_uid1371_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid1372_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx3_uid1374_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid1377_i_shr40_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid1379_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid1385_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1387_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid1388_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid1390_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid1391_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx3_uid1393_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid1396_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid1398_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid1399_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx2_uid1401_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid1402_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx3_uid1404_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid1407_i_shr66_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid1409_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid1417_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_in;
    wire [29:0] leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid1425_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [11:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire i_mul21_ff_rgb24toyv12_c58_im0_cma_reset;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_im0_cma_a0;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_im0_cma_c0;
    wire [27:0] i_mul21_ff_rgb24toyv12_c58_im0_cma_s0;
    wire [27:0] i_mul21_ff_rgb24toyv12_c58_im0_cma_qq;
    wire [27:0] i_mul21_ff_rgb24toyv12_c58_im0_cma_q;
    wire i_mul21_ff_rgb24toyv12_c58_im0_cma_ena0;
    wire i_mul21_ff_rgb24toyv12_c58_im0_cma_ena1;
    wire i_mul21_ff_rgb24toyv12_c58_im0_cma_ena2;
    wire i_mul21_ff_rgb24toyv12_c58_im8_cma_reset;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_im8_cma_a0;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_im8_cma_c0;
    wire [35:0] i_mul21_ff_rgb24toyv12_c58_im8_cma_s0;
    wire [35:0] i_mul21_ff_rgb24toyv12_c58_im8_cma_qq;
    wire [35:0] i_mul21_ff_rgb24toyv12_c58_im8_cma_q;
    wire i_mul21_ff_rgb24toyv12_c58_im8_cma_ena0;
    wire i_mul21_ff_rgb24toyv12_c58_im8_cma_ena1;
    wire i_mul21_ff_rgb24toyv12_c58_im8_cma_ena2;
    wire i_mul22_ff_rgb24toyv12_c60_im0_cma_reset;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_im0_cma_a0;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_im0_cma_c0;
    wire [27:0] i_mul22_ff_rgb24toyv12_c60_im0_cma_s0;
    wire [27:0] i_mul22_ff_rgb24toyv12_c60_im0_cma_qq;
    wire [27:0] i_mul22_ff_rgb24toyv12_c60_im0_cma_q;
    wire i_mul22_ff_rgb24toyv12_c60_im0_cma_ena0;
    wire i_mul22_ff_rgb24toyv12_c60_im0_cma_ena1;
    wire i_mul22_ff_rgb24toyv12_c60_im0_cma_ena2;
    wire i_mul22_ff_rgb24toyv12_c60_im8_cma_reset;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_im8_cma_a0;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_im8_cma_c0;
    wire [35:0] i_mul22_ff_rgb24toyv12_c60_im8_cma_s0;
    wire [35:0] i_mul22_ff_rgb24toyv12_c60_im8_cma_qq;
    wire [35:0] i_mul22_ff_rgb24toyv12_c60_im8_cma_q;
    wire i_mul22_ff_rgb24toyv12_c60_im8_cma_ena0;
    wire i_mul22_ff_rgb24toyv12_c60_im8_cma_ena1;
    wire i_mul22_ff_rgb24toyv12_c60_im8_cma_ena2;
    wire i_mul24_ff_rgb24toyv12_c62_im0_cma_reset;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_im0_cma_a0;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_im0_cma_c0;
    wire [27:0] i_mul24_ff_rgb24toyv12_c62_im0_cma_s0;
    wire [27:0] i_mul24_ff_rgb24toyv12_c62_im0_cma_qq;
    wire [27:0] i_mul24_ff_rgb24toyv12_c62_im0_cma_q;
    wire i_mul24_ff_rgb24toyv12_c62_im0_cma_ena0;
    wire i_mul24_ff_rgb24toyv12_c62_im0_cma_ena1;
    wire i_mul24_ff_rgb24toyv12_c62_im0_cma_ena2;
    wire i_mul24_ff_rgb24toyv12_c62_im8_cma_reset;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_im8_cma_a0;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_im8_cma_c0;
    wire [35:0] i_mul24_ff_rgb24toyv12_c62_im8_cma_s0;
    wire [35:0] i_mul24_ff_rgb24toyv12_c62_im8_cma_qq;
    wire [35:0] i_mul24_ff_rgb24toyv12_c62_im8_cma_q;
    wire i_mul24_ff_rgb24toyv12_c62_im8_cma_ena0;
    wire i_mul24_ff_rgb24toyv12_c62_im8_cma_ena1;
    wire i_mul24_ff_rgb24toyv12_c62_im8_cma_ena2;
    wire i_mul28_ff_rgb24toyv12_c71_im0_cma_reset;
    wire [13:0] i_mul28_ff_rgb24toyv12_c71_im0_cma_a0;
    wire [13:0] i_mul28_ff_rgb24toyv12_c71_im0_cma_c0;
    wire [27:0] i_mul28_ff_rgb24toyv12_c71_im0_cma_s0;
    wire [27:0] i_mul28_ff_rgb24toyv12_c71_im0_cma_qq;
    wire [27:0] i_mul28_ff_rgb24toyv12_c71_im0_cma_q;
    wire i_mul28_ff_rgb24toyv12_c71_im0_cma_ena0;
    wire i_mul28_ff_rgb24toyv12_c71_im0_cma_ena1;
    wire i_mul28_ff_rgb24toyv12_c71_im0_cma_ena2;
    wire i_mul28_ff_rgb24toyv12_c71_im8_cma_reset;
    wire [17:0] i_mul28_ff_rgb24toyv12_c71_im8_cma_a0;
    wire [17:0] i_mul28_ff_rgb24toyv12_c71_im8_cma_c0;
    wire [35:0] i_mul28_ff_rgb24toyv12_c71_im8_cma_s0;
    wire [35:0] i_mul28_ff_rgb24toyv12_c71_im8_cma_qq;
    wire [35:0] i_mul28_ff_rgb24toyv12_c71_im8_cma_q;
    wire i_mul28_ff_rgb24toyv12_c71_im8_cma_ena0;
    wire i_mul28_ff_rgb24toyv12_c71_im8_cma_ena1;
    wire i_mul28_ff_rgb24toyv12_c71_im8_cma_ena2;
    wire i_mul29_ff_rgb24toyv12_c73_im0_cma_reset;
    wire [13:0] i_mul29_ff_rgb24toyv12_c73_im0_cma_a0;
    wire [13:0] i_mul29_ff_rgb24toyv12_c73_im0_cma_c0;
    wire [27:0] i_mul29_ff_rgb24toyv12_c73_im0_cma_s0;
    wire [27:0] i_mul29_ff_rgb24toyv12_c73_im0_cma_qq;
    wire [27:0] i_mul29_ff_rgb24toyv12_c73_im0_cma_q;
    wire i_mul29_ff_rgb24toyv12_c73_im0_cma_ena0;
    wire i_mul29_ff_rgb24toyv12_c73_im0_cma_ena1;
    wire i_mul29_ff_rgb24toyv12_c73_im0_cma_ena2;
    wire i_mul29_ff_rgb24toyv12_c73_im8_cma_reset;
    wire [17:0] i_mul29_ff_rgb24toyv12_c73_im8_cma_a0;
    wire [17:0] i_mul29_ff_rgb24toyv12_c73_im8_cma_c0;
    wire [35:0] i_mul29_ff_rgb24toyv12_c73_im8_cma_s0;
    wire [35:0] i_mul29_ff_rgb24toyv12_c73_im8_cma_qq;
    wire [35:0] i_mul29_ff_rgb24toyv12_c73_im8_cma_q;
    wire i_mul29_ff_rgb24toyv12_c73_im8_cma_ena0;
    wire i_mul29_ff_rgb24toyv12_c73_im8_cma_ena1;
    wire i_mul29_ff_rgb24toyv12_c73_im8_cma_ena2;
    wire i_mul31_ff_rgb24toyv12_c75_im0_cma_reset;
    wire [13:0] i_mul31_ff_rgb24toyv12_c75_im0_cma_a0;
    wire [13:0] i_mul31_ff_rgb24toyv12_c75_im0_cma_c0;
    wire [27:0] i_mul31_ff_rgb24toyv12_c75_im0_cma_s0;
    wire [27:0] i_mul31_ff_rgb24toyv12_c75_im0_cma_qq;
    wire [27:0] i_mul31_ff_rgb24toyv12_c75_im0_cma_q;
    wire i_mul31_ff_rgb24toyv12_c75_im0_cma_ena0;
    wire i_mul31_ff_rgb24toyv12_c75_im0_cma_ena1;
    wire i_mul31_ff_rgb24toyv12_c75_im0_cma_ena2;
    wire i_mul31_ff_rgb24toyv12_c75_im8_cma_reset;
    wire [17:0] i_mul31_ff_rgb24toyv12_c75_im8_cma_a0;
    wire [17:0] i_mul31_ff_rgb24toyv12_c75_im8_cma_c0;
    wire [35:0] i_mul31_ff_rgb24toyv12_c75_im8_cma_s0;
    wire [35:0] i_mul31_ff_rgb24toyv12_c75_im8_cma_qq;
    wire [35:0] i_mul31_ff_rgb24toyv12_c75_im8_cma_q;
    wire i_mul31_ff_rgb24toyv12_c75_im8_cma_ena0;
    wire i_mul31_ff_rgb24toyv12_c75_im8_cma_ena1;
    wire i_mul31_ff_rgb24toyv12_c75_im8_cma_ena2;
    wire i_mul35_ff_rgb24toyv12_c81_im0_cma_reset;
    wire [13:0] i_mul35_ff_rgb24toyv12_c81_im0_cma_a0;
    wire [13:0] i_mul35_ff_rgb24toyv12_c81_im0_cma_c0;
    wire [27:0] i_mul35_ff_rgb24toyv12_c81_im0_cma_s0;
    wire [27:0] i_mul35_ff_rgb24toyv12_c81_im0_cma_qq;
    wire [27:0] i_mul35_ff_rgb24toyv12_c81_im0_cma_q;
    wire i_mul35_ff_rgb24toyv12_c81_im0_cma_ena0;
    wire i_mul35_ff_rgb24toyv12_c81_im0_cma_ena1;
    wire i_mul35_ff_rgb24toyv12_c81_im0_cma_ena2;
    wire i_mul35_ff_rgb24toyv12_c81_im8_cma_reset;
    wire [17:0] i_mul35_ff_rgb24toyv12_c81_im8_cma_a0;
    wire [17:0] i_mul35_ff_rgb24toyv12_c81_im8_cma_c0;
    wire [35:0] i_mul35_ff_rgb24toyv12_c81_im8_cma_s0;
    wire [35:0] i_mul35_ff_rgb24toyv12_c81_im8_cma_qq;
    wire [35:0] i_mul35_ff_rgb24toyv12_c81_im8_cma_q;
    wire i_mul35_ff_rgb24toyv12_c81_im8_cma_ena0;
    wire i_mul35_ff_rgb24toyv12_c81_im8_cma_ena1;
    wire i_mul35_ff_rgb24toyv12_c81_im8_cma_ena2;
    wire i_mul36_ff_rgb24toyv12_c83_im0_cma_reset;
    wire [13:0] i_mul36_ff_rgb24toyv12_c83_im0_cma_a0;
    wire [13:0] i_mul36_ff_rgb24toyv12_c83_im0_cma_c0;
    wire [27:0] i_mul36_ff_rgb24toyv12_c83_im0_cma_s0;
    wire [27:0] i_mul36_ff_rgb24toyv12_c83_im0_cma_qq;
    wire [27:0] i_mul36_ff_rgb24toyv12_c83_im0_cma_q;
    wire i_mul36_ff_rgb24toyv12_c83_im0_cma_ena0;
    wire i_mul36_ff_rgb24toyv12_c83_im0_cma_ena1;
    wire i_mul36_ff_rgb24toyv12_c83_im0_cma_ena2;
    wire i_mul36_ff_rgb24toyv12_c83_im8_cma_reset;
    wire [17:0] i_mul36_ff_rgb24toyv12_c83_im8_cma_a0;
    wire [17:0] i_mul36_ff_rgb24toyv12_c83_im8_cma_c0;
    wire [35:0] i_mul36_ff_rgb24toyv12_c83_im8_cma_s0;
    wire [35:0] i_mul36_ff_rgb24toyv12_c83_im8_cma_qq;
    wire [35:0] i_mul36_ff_rgb24toyv12_c83_im8_cma_q;
    wire i_mul36_ff_rgb24toyv12_c83_im8_cma_ena0;
    wire i_mul36_ff_rgb24toyv12_c83_im8_cma_ena1;
    wire i_mul36_ff_rgb24toyv12_c83_im8_cma_ena2;
    wire i_mul38_ff_rgb24toyv12_c85_im0_cma_reset;
    wire [13:0] i_mul38_ff_rgb24toyv12_c85_im0_cma_a0;
    wire [13:0] i_mul38_ff_rgb24toyv12_c85_im0_cma_c0;
    wire [27:0] i_mul38_ff_rgb24toyv12_c85_im0_cma_s0;
    wire [27:0] i_mul38_ff_rgb24toyv12_c85_im0_cma_qq;
    wire [27:0] i_mul38_ff_rgb24toyv12_c85_im0_cma_q;
    wire i_mul38_ff_rgb24toyv12_c85_im0_cma_ena0;
    wire i_mul38_ff_rgb24toyv12_c85_im0_cma_ena1;
    wire i_mul38_ff_rgb24toyv12_c85_im0_cma_ena2;
    wire i_mul38_ff_rgb24toyv12_c85_im8_cma_reset;
    wire [17:0] i_mul38_ff_rgb24toyv12_c85_im8_cma_a0;
    wire [17:0] i_mul38_ff_rgb24toyv12_c85_im8_cma_c0;
    wire [35:0] i_mul38_ff_rgb24toyv12_c85_im8_cma_s0;
    wire [35:0] i_mul38_ff_rgb24toyv12_c85_im8_cma_qq;
    wire [35:0] i_mul38_ff_rgb24toyv12_c85_im8_cma_q;
    wire i_mul38_ff_rgb24toyv12_c85_im8_cma_ena0;
    wire i_mul38_ff_rgb24toyv12_c85_im8_cma_ena1;
    wire i_mul38_ff_rgb24toyv12_c85_im8_cma_ena2;
    wire i_mul61_ff_rgb24toyv12_c214_im0_cma_reset;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_im0_cma_a0;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_im0_cma_c0;
    wire [27:0] i_mul61_ff_rgb24toyv12_c214_im0_cma_s0;
    wire [27:0] i_mul61_ff_rgb24toyv12_c214_im0_cma_qq;
    wire [27:0] i_mul61_ff_rgb24toyv12_c214_im0_cma_q;
    wire i_mul61_ff_rgb24toyv12_c214_im0_cma_ena0;
    wire i_mul61_ff_rgb24toyv12_c214_im0_cma_ena1;
    wire i_mul61_ff_rgb24toyv12_c214_im0_cma_ena2;
    wire i_mul61_ff_rgb24toyv12_c214_im8_cma_reset;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_im8_cma_a0;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_im8_cma_c0;
    wire [35:0] i_mul61_ff_rgb24toyv12_c214_im8_cma_s0;
    wire [35:0] i_mul61_ff_rgb24toyv12_c214_im8_cma_qq;
    wire [35:0] i_mul61_ff_rgb24toyv12_c214_im8_cma_q;
    wire i_mul61_ff_rgb24toyv12_c214_im8_cma_ena0;
    wire i_mul61_ff_rgb24toyv12_c214_im8_cma_ena1;
    wire i_mul61_ff_rgb24toyv12_c214_im8_cma_ena2;
    wire i_mul62_ff_rgb24toyv12_c216_im0_cma_reset;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_im0_cma_a0;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_im0_cma_c0;
    wire [27:0] i_mul62_ff_rgb24toyv12_c216_im0_cma_s0;
    wire [27:0] i_mul62_ff_rgb24toyv12_c216_im0_cma_qq;
    wire [27:0] i_mul62_ff_rgb24toyv12_c216_im0_cma_q;
    wire i_mul62_ff_rgb24toyv12_c216_im0_cma_ena0;
    wire i_mul62_ff_rgb24toyv12_c216_im0_cma_ena1;
    wire i_mul62_ff_rgb24toyv12_c216_im0_cma_ena2;
    wire i_mul62_ff_rgb24toyv12_c216_im8_cma_reset;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_im8_cma_a0;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_im8_cma_c0;
    wire [35:0] i_mul62_ff_rgb24toyv12_c216_im8_cma_s0;
    wire [35:0] i_mul62_ff_rgb24toyv12_c216_im8_cma_qq;
    wire [35:0] i_mul62_ff_rgb24toyv12_c216_im8_cma_q;
    wire i_mul62_ff_rgb24toyv12_c216_im8_cma_ena0;
    wire i_mul62_ff_rgb24toyv12_c216_im8_cma_ena1;
    wire i_mul62_ff_rgb24toyv12_c216_im8_cma_ena2;
    wire i_mul64_ff_rgb24toyv12_c218_im0_cma_reset;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_im0_cma_a0;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_im0_cma_c0;
    wire [27:0] i_mul64_ff_rgb24toyv12_c218_im0_cma_s0;
    wire [27:0] i_mul64_ff_rgb24toyv12_c218_im0_cma_qq;
    wire [27:0] i_mul64_ff_rgb24toyv12_c218_im0_cma_q;
    wire i_mul64_ff_rgb24toyv12_c218_im0_cma_ena0;
    wire i_mul64_ff_rgb24toyv12_c218_im0_cma_ena1;
    wire i_mul64_ff_rgb24toyv12_c218_im0_cma_ena2;
    wire i_mul64_ff_rgb24toyv12_c218_im8_cma_reset;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_im8_cma_a0;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_im8_cma_c0;
    wire [35:0] i_mul64_ff_rgb24toyv12_c218_im8_cma_s0;
    wire [35:0] i_mul64_ff_rgb24toyv12_c218_im8_cma_qq;
    wire [35:0] i_mul64_ff_rgb24toyv12_c218_im8_cma_q;
    wire i_mul64_ff_rgb24toyv12_c218_im8_cma_ena0;
    wire i_mul64_ff_rgb24toyv12_c218_im8_cma_ena1;
    wire i_mul64_ff_rgb24toyv12_c218_im8_cma_ena2;
    wire i_mul21_ff_rgb24toyv12_c58_ma3_cma_reset;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_a0;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_c0;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_a1;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_c1;
    wire [32:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_s0;
    wire [32:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_qq;
    wire [32:0] i_mul21_ff_rgb24toyv12_c58_ma3_cma_q;
    wire i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena0;
    wire i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena1;
    wire i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena2;
    wire i_mul22_ff_rgb24toyv12_c60_ma3_cma_reset;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_a0;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_c0;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_a1;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_c1;
    wire [32:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_s0;
    wire [32:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_qq;
    wire [32:0] i_mul22_ff_rgb24toyv12_c60_ma3_cma_q;
    wire i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena0;
    wire i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena1;
    wire i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena2;
    wire i_mul24_ff_rgb24toyv12_c62_ma3_cma_reset;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_a0;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_c0;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_a1;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_c1;
    wire [32:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_s0;
    wire [32:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_qq;
    wire [32:0] i_mul24_ff_rgb24toyv12_c62_ma3_cma_q;
    wire i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena0;
    wire i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena1;
    wire i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena2;
    wire i_mul28_ff_rgb24toyv12_c71_ma3_cma_reset;
    wire [13:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_a0;
    wire [17:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_c0;
    wire [13:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_a1;
    wire [17:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_c1;
    wire [32:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_s0;
    wire [32:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_qq;
    wire [32:0] i_mul28_ff_rgb24toyv12_c71_ma3_cma_q;
    wire i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena0;
    wire i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena1;
    wire i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena2;
    wire i_mul29_ff_rgb24toyv12_c73_ma3_cma_reset;
    wire [13:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_a0;
    wire [17:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_c0;
    wire [13:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_a1;
    wire [17:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_c1;
    wire [32:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_s0;
    wire [32:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_qq;
    wire [32:0] i_mul29_ff_rgb24toyv12_c73_ma3_cma_q;
    wire i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena0;
    wire i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena1;
    wire i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena2;
    wire i_mul31_ff_rgb24toyv12_c75_ma3_cma_reset;
    wire [13:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_a0;
    wire [17:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_c0;
    wire [13:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_a1;
    wire [17:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_c1;
    wire [32:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_s0;
    wire [32:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_qq;
    wire [32:0] i_mul31_ff_rgb24toyv12_c75_ma3_cma_q;
    wire i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena0;
    wire i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena1;
    wire i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena2;
    wire i_mul35_ff_rgb24toyv12_c81_ma3_cma_reset;
    wire [13:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_a0;
    wire [17:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_c0;
    wire [13:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_a1;
    wire [17:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_c1;
    wire [32:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_s0;
    wire [32:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_qq;
    wire [32:0] i_mul35_ff_rgb24toyv12_c81_ma3_cma_q;
    wire i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena0;
    wire i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena1;
    wire i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena2;
    wire i_mul36_ff_rgb24toyv12_c83_ma3_cma_reset;
    wire [13:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_a0;
    wire [17:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_c0;
    wire [13:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_a1;
    wire [17:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_c1;
    wire [32:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_s0;
    wire [32:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_qq;
    wire [32:0] i_mul36_ff_rgb24toyv12_c83_ma3_cma_q;
    wire i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena0;
    wire i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena1;
    wire i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena2;
    wire i_mul38_ff_rgb24toyv12_c85_ma3_cma_reset;
    wire [13:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_a0;
    wire [17:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_c0;
    wire [13:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_a1;
    wire [17:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_c1;
    wire [32:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_s0;
    wire [32:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_qq;
    wire [32:0] i_mul38_ff_rgb24toyv12_c85_ma3_cma_q;
    wire i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena0;
    wire i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena1;
    wire i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena2;
    wire i_mul61_ff_rgb24toyv12_c214_ma3_cma_reset;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_a0;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_c0;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_a1;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_c1;
    wire [32:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_s0;
    wire [32:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_qq;
    wire [32:0] i_mul61_ff_rgb24toyv12_c214_ma3_cma_q;
    wire i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena0;
    wire i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena1;
    wire i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena2;
    wire i_mul62_ff_rgb24toyv12_c216_ma3_cma_reset;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_a0;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_c0;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_a1;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_c1;
    wire [32:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_s0;
    wire [32:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_qq;
    wire [32:0] i_mul62_ff_rgb24toyv12_c216_ma3_cma_q;
    wire i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena0;
    wire i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena1;
    wire i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena2;
    wire i_mul64_ff_rgb24toyv12_c218_ma3_cma_reset;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_a0;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_c0;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_a1;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_c1;
    wire [32:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_s0;
    wire [32:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_qq;
    wire [32:0] i_mul64_ff_rgb24toyv12_c218_ma3_cma_q;
    wire i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena0;
    wire i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena1;
    wire i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena2;
    wire [9:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [13:0] i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_b;
    wire [17:0] i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_c;
    wire [13:0] i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_b;
    wire [17:0] i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_c;
    wire [13:0] i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_b;
    wire [17:0] i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_c;
    wire [13:0] i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_b;
    wire [17:0] i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_c;
    wire [13:0] i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_b;
    wire [17:0] i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_c;
    wire [13:0] i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_b;
    wire [17:0] i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_c;
    wire [13:0] i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_b;
    wire [17:0] i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_c;
    wire [13:0] i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_b;
    wire [17:0] i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_c;
    wire [13:0] i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_b;
    wire [17:0] i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_c;
    wire [13:0] i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_b;
    wire [17:0] i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_c;
    wire [13:0] i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_b;
    wire [17:0] i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_c;
    wire [13:0] i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_b;
    wire [17:0] i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_c;
    wire [1:0] rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    wire [1:0] rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    wire [0:0] rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    wire [1:0] rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    wire [1:0] rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    wire [0:0] rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    wire [4:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [0:0] sel_for_coalesced_delay_0_d;
    wire [0:0] sel_for_coalesced_delay_0_e;
    wire [0:0] sel_for_coalesced_delay_0_f;
    wire [12:0] join_for_coalesced_delay_1_q;
    wire [0:0] sel_for_coalesced_delay_1_b;
    wire [0:0] sel_for_coalesced_delay_1_c;
    wire [0:0] sel_for_coalesced_delay_1_d;
    wire [0:0] sel_for_coalesced_delay_1_e;
    wire [0:0] sel_for_coalesced_delay_1_f;
    wire [0:0] sel_for_coalesced_delay_1_g;
    wire [0:0] sel_for_coalesced_delay_1_h;
    wire [0:0] sel_for_coalesced_delay_1_i;
    wire [0:0] sel_for_coalesced_delay_1_j;
    wire [0:0] sel_for_coalesced_delay_1_k;
    wire [0:0] sel_for_coalesced_delay_1_l;
    wire [0:0] sel_for_coalesced_delay_1_m;
    wire [0:0] sel_for_coalesced_delay_1_n;
    wire [130:0] join_for_coalesced_delay_2_q;
    wire [63:0] sel_for_coalesced_delay_2_b;
    wire [63:0] sel_for_coalesced_delay_2_c;
    wire [0:0] sel_for_coalesced_delay_2_d;
    wire [0:0] sel_for_coalesced_delay_2_e;
    wire [0:0] sel_for_coalesced_delay_2_f;
    wire [63:0] join_for_coalesced_delay_3_q;
    wire [31:0] sel_for_coalesced_delay_3_b;
    wire [31:0] sel_for_coalesced_delay_3_c;
    wire [63:0] join_for_coalesced_delay_4_q;
    wire [31:0] sel_for_coalesced_delay_4_b;
    wire [31:0] sel_for_coalesced_delay_4_c;
    wire [63:0] join_for_coalesced_delay_5_q;
    wire [31:0] sel_for_coalesced_delay_5_b;
    wire [31:0] sel_for_coalesced_delay_5_c;
    wire [63:0] join_for_coalesced_delay_6_q;
    wire [31:0] sel_for_coalesced_delay_6_b;
    wire [31:0] sel_for_coalesced_delay_6_c;
    wire [4:0] join_for_coalesced_delay_7_q;
    wire [0:0] sel_for_coalesced_delay_7_b;
    wire [0:0] sel_for_coalesced_delay_7_c;
    wire [0:0] sel_for_coalesced_delay_7_d;
    wire [0:0] sel_for_coalesced_delay_7_e;
    wire [0:0] sel_for_coalesced_delay_7_f;
    wire [0:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in;
    wire redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in;
    wire redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_data_in;
    wire [0:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out;
    wire redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out;
    wire redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_data_out;
    wire [0:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in;
    wire redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in;
    wire redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_data_in;
    wire [0:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out;
    wire redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out;
    wire redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_data_out;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in;
    wire redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in;
    wire redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_data_in;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out;
    wire redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out;
    wire redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_data_out;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in;
    wire redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in;
    wire redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_data_in;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out;
    wire redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out;
    wire redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_data_out;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in;
    wire redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in;
    wire redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_data_in;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out;
    wire redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out;
    wire redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_data_out;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in;
    wire redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in;
    wire redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_data_in;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out;
    wire redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out;
    wire redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_data_out;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in;
    wire redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in;
    wire redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_data_in;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out;
    wire redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out;
    wire redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_data_out;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in;
    wire redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in;
    wire redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_data_in;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out;
    wire redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out;
    wire redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_data_out;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in;
    wire redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in;
    wire redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_data_in;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out;
    wire redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out;
    wire redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_data_out;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in;
    wire redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in;
    wire redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_data_in;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out;
    wire redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out;
    wire redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_data_out;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in;
    wire redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in;
    wire redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_data_in;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out;
    wire redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out;
    wire redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_data_out;
    wire [0:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in;
    wire redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in;
    wire redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_data_in;
    wire [0:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out;
    wire redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out;
    wire redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_data_out;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in;
    wire redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in;
    wire redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_data_in;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out;
    wire redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out;
    wire redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_data_out;
    reg [0:0] redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in;
    wire redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in;
    wire redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_data_in;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out;
    wire redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out;
    wire redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_data_out;
    reg [0:0] redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    wire [0:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in;
    wire redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in;
    wire redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_data_in;
    wire [0:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out;
    wire redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out;
    wire redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_data_out;
    reg [31:0] redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q;
    reg [31:0] redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q;
    reg [31:0] redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q;
    reg [31:0] redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q;
    reg [31:0] redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_q;
    reg [31:0] redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_q;
    reg [31:0] redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_q;
    reg [31:0] redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_q;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in;
    wire redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in;
    wire redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_data_in;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out;
    wire redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out;
    wire redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_data_out;
    wire [0:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in;
    wire redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in;
    wire redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_data_in;
    wire [0:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out;
    wire redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out;
    wire redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_data_out;
    reg [0:0] redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_q;
    reg [0:0] redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_q;
    reg [0:0] redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_q;
    reg [0:0] redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_q;
    reg [0:0] redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_q;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in;
    wire redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in;
    wire redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_data_in;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out;
    wire redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out;
    wire redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_data_out;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in;
    wire redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in;
    wire redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_data_in;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out;
    wire redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out;
    wire redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_data_out;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in;
    wire redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in;
    wire redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_data_in;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out;
    wire redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out;
    wire redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_data_out;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in;
    wire redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in;
    wire redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_data_in;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out;
    wire redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out;
    wire redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_data_out;
    reg [0:0] redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_q;
    reg [0:0] redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_q;
    reg [0:0] redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_q;
    reg [0:0] redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_q;
    reg [0:0] redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_q;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in;
    wire redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in;
    wire redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_data_in;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out;
    wire redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out;
    wire redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_data_out;
    reg [0:0] redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_q;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in;
    wire redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in;
    wire redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_data_in;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out;
    wire redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out;
    wire redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_data_out;
    reg [31:0] redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q;
    wire [0:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in;
    wire redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in;
    wire redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_data_in;
    wire [0:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out;
    wire redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out;
    wire redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_data_out;
    wire [0:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in;
    wire redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in;
    wire redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_data_in;
    wire [0:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out;
    wire redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out;
    wire redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_data_out;
    wire [0:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in;
    wire redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in;
    wire redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_data_in;
    wire [0:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out;
    wire redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out;
    wire redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_data_out;
    wire [0:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in;
    wire redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in;
    wire redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_data_in;
    wire [0:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out;
    wire redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out;
    wire redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_data_out;
    wire [0:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in;
    wire redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in;
    wire redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_data_in;
    wire [0:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out;
    wire redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out;
    wire redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_data_out;
    wire [0:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in;
    wire redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in;
    wire redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_data_in;
    wire [0:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out;
    wire redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out;
    wire redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_data_out;
    wire [0:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in;
    wire redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in;
    wire redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_data_in;
    wire [0:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out;
    wire redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out;
    wire redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_data_out;
    reg [63:0] redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q;
    wire [0:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in;
    wire redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in;
    wire redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_data_in;
    wire [0:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out;
    wire redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out;
    wire redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_data_out;
    wire [0:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in;
    wire redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in;
    wire redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_data_in;
    wire [0:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out;
    wire redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out;
    wire redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_data_out;
    wire [0:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in;
    wire redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in;
    wire redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_data_in;
    wire [0:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out;
    wire redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out;
    wire redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_data_out;
    wire [0:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in;
    wire redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in;
    wire redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_data_in;
    wire [0:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out;
    wire redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out;
    wire redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_data_out;
    wire [0:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in;
    wire redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in;
    wire redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in_bitsignaltemp;
    wire [1:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_data_in;
    wire [0:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out;
    wire redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out;
    wire redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out_bitsignaltemp;
    wire [1:0] redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_data_out;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in;
    wire redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in;
    wire redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_data_in;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out;
    wire redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out;
    wire redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_data_out;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in;
    wire redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in;
    wire redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_data_in;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out;
    wire redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out;
    wire redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_data_out;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in;
    wire redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in;
    wire redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_data_in;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out;
    wire redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out;
    wire redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_data_out;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in;
    wire redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in;
    wire redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_data_in;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out;
    wire redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out;
    wire redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_data_out;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in;
    wire redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in;
    wire redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_data_in;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out;
    wire redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out;
    wire redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_data_out;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in;
    wire redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in;
    wire redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_data_in;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out;
    wire redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out;
    wire redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_data_out;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in;
    wire redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in;
    wire redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_data_in;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out;
    wire redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out;
    wire redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_data_out;
    reg [0:0] redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in;
    wire redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in;
    wire redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_data_in;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out;
    wire redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out;
    wire redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_data_out;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in;
    wire redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in;
    wire redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_data_in;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out;
    wire redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out;
    wire redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_data_out;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in;
    wire redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in;
    wire redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_data_in;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out;
    wire redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out;
    wire redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_data_out;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in;
    wire redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in;
    wire redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_data_in;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out;
    wire redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out;
    wire redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_data_out;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in;
    wire redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in;
    wire redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_data_in;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out;
    wire redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out;
    wire redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_data_out;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in;
    wire redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in;
    wire redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_data_in;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out;
    wire redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out;
    wire redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_data_out;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in;
    wire redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in;
    wire redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_data_in;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out;
    wire redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out;
    wire redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_data_out;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in;
    wire redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in;
    wire redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_data_in;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out;
    wire redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out;
    wire redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_data_out;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in;
    wire redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in;
    wire redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_data_in;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out;
    wire redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out;
    wire redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_data_out;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in;
    wire redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in;
    wire redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_data_in;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out;
    wire redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out;
    wire redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_data_out;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in;
    wire redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in;
    wire redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_data_in;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out;
    wire redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out;
    wire redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_data_out;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in;
    wire redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in;
    wire redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_data_in;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out;
    wire redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out;
    wire redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_data_out;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in;
    wire redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in;
    wire redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_data_in;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out;
    wire redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out;
    wire redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_data_out;
    reg [0:0] redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in;
    wire redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in;
    wire redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_data_in;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out;
    wire redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out;
    wire redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_data_out;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in;
    wire redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in;
    wire redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_data_in;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out;
    wire redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out;
    wire redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_data_out;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in;
    wire redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in;
    wire redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_data_in;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out;
    wire redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out;
    wire redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_data_out;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in;
    wire redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in;
    wire redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_data_in;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out;
    wire redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out;
    wire redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_data_out;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in;
    wire redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in;
    wire redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_data_in;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out;
    wire redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out;
    wire redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_data_out;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in;
    wire redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in;
    wire redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_data_in;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out;
    wire redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out;
    wire redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_data_out;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in;
    wire redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in;
    wire redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_data_in;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out;
    wire redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out;
    wire redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_data_out;
    reg [0:0] redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in;
    wire redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in;
    wire redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_data_in;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out;
    wire redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out;
    wire redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_data_out;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in;
    wire redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in;
    wire redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_data_in;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out;
    wire redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out;
    wire redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_data_out;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in;
    wire redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in;
    wire redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_data_in;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out;
    wire redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out;
    wire redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_data_out;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in;
    wire redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in;
    wire redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_data_in;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out;
    wire redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out;
    wire redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_data_out;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in;
    wire redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in;
    wire redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_data_in;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out;
    wire redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out;
    wire redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_data_out;
    reg [0:0] redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in;
    wire redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in;
    wire redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_data_in;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out;
    wire redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out;
    wire redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_data_out;
    reg [0:0] redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in;
    wire redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in;
    wire redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_data_in;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out;
    wire redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out;
    wire redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_data_out;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in;
    wire redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in;
    wire redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_data_in;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out;
    wire redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out;
    wire redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_data_out;
    reg [0:0] redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in;
    wire redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in;
    wire redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_data_in;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out;
    wire redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out;
    wire redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_data_out;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in;
    wire redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in;
    wire redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_data_in;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out;
    wire redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out;
    wire redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_data_out;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in;
    wire redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in;
    wire redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_data_in;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out;
    wire redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out;
    wire redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_data_out;
    wire [0:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in;
    wire redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in;
    wire redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in_bitsignaltemp;
    wire [30:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_data_in;
    wire [0:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out;
    wire redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out;
    wire redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out_bitsignaltemp;
    wire [30:0] redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_data_out;
    reg [30:0] redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_q;
    reg [30:0] redist132_i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b_1_0_q;
    reg [30:0] redist133_i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b_1_0_q;
    reg [0:0] redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_q;
    reg [0:0] redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_q;
    reg [0:0] redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_q;
    reg [0:0] redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_q;
    reg [0:0] redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in;
    wire redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in;
    wire redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_data_in;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out;
    wire redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out;
    wire redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_data_out;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in;
    wire redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in;
    wire redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_data_in;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out;
    wire redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out;
    wire redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_data_out;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in;
    wire redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in;
    wire redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_data_in;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out;
    wire redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out;
    wire redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_data_out;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in;
    wire redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in;
    wire redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_data_in;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out;
    wire redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out;
    wire redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_data_out;
    reg [0:0] redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_q;
    reg [0:0] redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_q;
    reg [0:0] redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_q;
    reg [0:0] redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_q;
    reg [0:0] redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in;
    wire redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in;
    wire redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_data_in;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out;
    wire redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out;
    wire redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_data_out;
    reg [30:0] redist141_i_add54_ff_rgb24toyv12_c201_vt_select_31_b_1_0_q;
    reg [4:0] coalesced_delay_0_0_q;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [12:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [12:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [130:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [130:0] coalesced_delay_2_fifo_data_out;
    reg [63:0] coalesced_delay_3_0_q;
    reg [63:0] coalesced_delay_4_0_q;
    reg [63:0] coalesced_delay_5_0_q;
    reg [63:0] coalesced_delay_6_0_q;
    reg [4:0] coalesced_delay_7_0_q;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_b;
    wire [32:0] bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_q;
    wire [32:0] bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_b;
    wire [1:0] bubble_join_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_q;
    wire [1:0] bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b;
    wire [32:0] bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_q;
    wire [32:0] bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_b;
    wire [409:0] bubble_join_stall_entry_q;
    wire [63:0] bubble_select_stall_entry_b;
    wire [63:0] bubble_select_stall_entry_c;
    wire [0:0] bubble_select_stall_entry_d;
    wire [0:0] bubble_select_stall_entry_e;
    wire [0:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [0:0] bubble_select_stall_entry_h;
    wire [0:0] bubble_select_stall_entry_i;
    wire [0:0] bubble_select_stall_entry_j;
    wire [0:0] bubble_select_stall_entry_k;
    wire [0:0] bubble_select_stall_entry_l;
    wire [0:0] bubble_select_stall_entry_m;
    wire [0:0] bubble_select_stall_entry_n;
    wire [0:0] bubble_select_stall_entry_o;
    wire [0:0] bubble_select_stall_entry_p;
    wire [0:0] bubble_select_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_r;
    wire [0:0] bubble_select_stall_entry_s;
    wire [0:0] bubble_select_stall_entry_t;
    wire [0:0] bubble_select_stall_entry_u;
    wire [0:0] bubble_select_stall_entry_v;
    wire [0:0] bubble_select_stall_entry_w;
    wire [0:0] bubble_select_stall_entry_x;
    wire [0:0] bubble_select_stall_entry_y;
    wire [0:0] bubble_select_stall_entry_z;
    wire [0:0] bubble_select_stall_entry_aa;
    wire [0:0] bubble_select_stall_entry_bb;
    wire [63:0] bubble_select_stall_entry_cc;
    wire [63:0] bubble_select_stall_entry_dd;
    wire [0:0] bubble_select_stall_entry_ee;
    wire [63:0] bubble_select_stall_entry_ff;
    wire [63:0] bubble_select_stall_entry_gg;
    wire [409:0] bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_c;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_d;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_e;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_f;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_g;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_h;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_i;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_j;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_k;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_l;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_m;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_n;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_o;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_p;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_r;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_s;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_t;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_u;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_v;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_w;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_x;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_y;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_z;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_aa;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_bb;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_cc;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_dd;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ee;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ff;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_gg;
    wire [27:0] bubble_join_i_mul21_ff_rgb24toyv12_c58_im0_cma_q;
    wire [27:0] bubble_select_i_mul21_ff_rgb24toyv12_c58_im0_cma_b;
    wire [35:0] bubble_join_i_mul21_ff_rgb24toyv12_c58_im8_cma_q;
    wire [35:0] bubble_select_i_mul21_ff_rgb24toyv12_c58_im8_cma_b;
    wire [27:0] bubble_join_i_mul22_ff_rgb24toyv12_c60_im0_cma_q;
    wire [27:0] bubble_select_i_mul22_ff_rgb24toyv12_c60_im0_cma_b;
    wire [35:0] bubble_join_i_mul22_ff_rgb24toyv12_c60_im8_cma_q;
    wire [35:0] bubble_select_i_mul22_ff_rgb24toyv12_c60_im8_cma_b;
    wire [27:0] bubble_join_i_mul24_ff_rgb24toyv12_c62_im0_cma_q;
    wire [27:0] bubble_select_i_mul24_ff_rgb24toyv12_c62_im0_cma_b;
    wire [35:0] bubble_join_i_mul24_ff_rgb24toyv12_c62_im8_cma_q;
    wire [35:0] bubble_select_i_mul24_ff_rgb24toyv12_c62_im8_cma_b;
    wire [27:0] bubble_join_i_mul28_ff_rgb24toyv12_c71_im0_cma_q;
    wire [27:0] bubble_select_i_mul28_ff_rgb24toyv12_c71_im0_cma_b;
    wire [35:0] bubble_join_i_mul28_ff_rgb24toyv12_c71_im8_cma_q;
    wire [35:0] bubble_select_i_mul28_ff_rgb24toyv12_c71_im8_cma_b;
    wire [27:0] bubble_join_i_mul29_ff_rgb24toyv12_c73_im0_cma_q;
    wire [27:0] bubble_select_i_mul29_ff_rgb24toyv12_c73_im0_cma_b;
    wire [35:0] bubble_join_i_mul29_ff_rgb24toyv12_c73_im8_cma_q;
    wire [35:0] bubble_select_i_mul29_ff_rgb24toyv12_c73_im8_cma_b;
    wire [27:0] bubble_join_i_mul31_ff_rgb24toyv12_c75_im0_cma_q;
    wire [27:0] bubble_select_i_mul31_ff_rgb24toyv12_c75_im0_cma_b;
    wire [35:0] bubble_join_i_mul31_ff_rgb24toyv12_c75_im8_cma_q;
    wire [35:0] bubble_select_i_mul31_ff_rgb24toyv12_c75_im8_cma_b;
    wire [27:0] bubble_join_i_mul35_ff_rgb24toyv12_c81_im0_cma_q;
    wire [27:0] bubble_select_i_mul35_ff_rgb24toyv12_c81_im0_cma_b;
    wire [35:0] bubble_join_i_mul35_ff_rgb24toyv12_c81_im8_cma_q;
    wire [35:0] bubble_select_i_mul35_ff_rgb24toyv12_c81_im8_cma_b;
    wire [27:0] bubble_join_i_mul36_ff_rgb24toyv12_c83_im0_cma_q;
    wire [27:0] bubble_select_i_mul36_ff_rgb24toyv12_c83_im0_cma_b;
    wire [35:0] bubble_join_i_mul36_ff_rgb24toyv12_c83_im8_cma_q;
    wire [35:0] bubble_select_i_mul36_ff_rgb24toyv12_c83_im8_cma_b;
    wire [27:0] bubble_join_i_mul38_ff_rgb24toyv12_c85_im0_cma_q;
    wire [27:0] bubble_select_i_mul38_ff_rgb24toyv12_c85_im0_cma_b;
    wire [35:0] bubble_join_i_mul38_ff_rgb24toyv12_c85_im8_cma_q;
    wire [35:0] bubble_select_i_mul38_ff_rgb24toyv12_c85_im8_cma_b;
    wire [27:0] bubble_join_i_mul61_ff_rgb24toyv12_c214_im0_cma_q;
    wire [27:0] bubble_select_i_mul61_ff_rgb24toyv12_c214_im0_cma_b;
    wire [35:0] bubble_join_i_mul61_ff_rgb24toyv12_c214_im8_cma_q;
    wire [35:0] bubble_select_i_mul61_ff_rgb24toyv12_c214_im8_cma_b;
    wire [27:0] bubble_join_i_mul62_ff_rgb24toyv12_c216_im0_cma_q;
    wire [27:0] bubble_select_i_mul62_ff_rgb24toyv12_c216_im0_cma_b;
    wire [35:0] bubble_join_i_mul62_ff_rgb24toyv12_c216_im8_cma_q;
    wire [35:0] bubble_select_i_mul62_ff_rgb24toyv12_c216_im8_cma_b;
    wire [27:0] bubble_join_i_mul64_ff_rgb24toyv12_c218_im0_cma_q;
    wire [27:0] bubble_select_i_mul64_ff_rgb24toyv12_c218_im0_cma_b;
    wire [35:0] bubble_join_i_mul64_ff_rgb24toyv12_c218_im8_cma_q;
    wire [35:0] bubble_select_i_mul64_ff_rgb24toyv12_c218_im8_cma_b;
    wire [32:0] bubble_join_i_mul21_ff_rgb24toyv12_c58_ma3_cma_q;
    wire [32:0] bubble_select_i_mul21_ff_rgb24toyv12_c58_ma3_cma_b;
    wire [32:0] bubble_join_i_mul22_ff_rgb24toyv12_c60_ma3_cma_q;
    wire [32:0] bubble_select_i_mul22_ff_rgb24toyv12_c60_ma3_cma_b;
    wire [32:0] bubble_join_i_mul24_ff_rgb24toyv12_c62_ma3_cma_q;
    wire [32:0] bubble_select_i_mul24_ff_rgb24toyv12_c62_ma3_cma_b;
    wire [32:0] bubble_join_i_mul28_ff_rgb24toyv12_c71_ma3_cma_q;
    wire [32:0] bubble_select_i_mul28_ff_rgb24toyv12_c71_ma3_cma_b;
    wire [32:0] bubble_join_i_mul29_ff_rgb24toyv12_c73_ma3_cma_q;
    wire [32:0] bubble_select_i_mul29_ff_rgb24toyv12_c73_ma3_cma_b;
    wire [32:0] bubble_join_i_mul31_ff_rgb24toyv12_c75_ma3_cma_q;
    wire [32:0] bubble_select_i_mul31_ff_rgb24toyv12_c75_ma3_cma_b;
    wire [32:0] bubble_join_i_mul35_ff_rgb24toyv12_c81_ma3_cma_q;
    wire [32:0] bubble_select_i_mul35_ff_rgb24toyv12_c81_ma3_cma_b;
    wire [32:0] bubble_join_i_mul36_ff_rgb24toyv12_c83_ma3_cma_q;
    wire [32:0] bubble_select_i_mul36_ff_rgb24toyv12_c83_ma3_cma_b;
    wire [32:0] bubble_join_i_mul38_ff_rgb24toyv12_c85_ma3_cma_q;
    wire [32:0] bubble_select_i_mul38_ff_rgb24toyv12_c85_ma3_cma_b;
    wire [32:0] bubble_join_i_mul61_ff_rgb24toyv12_c214_ma3_cma_q;
    wire [32:0] bubble_select_i_mul61_ff_rgb24toyv12_c214_ma3_cma_b;
    wire [32:0] bubble_join_i_mul62_ff_rgb24toyv12_c216_ma3_cma_q;
    wire [32:0] bubble_select_i_mul62_ff_rgb24toyv12_c216_ma3_cma_b;
    wire [32:0] bubble_join_i_mul64_ff_rgb24toyv12_c218_ma3_cma_q;
    wire [32:0] bubble_select_i_mul64_ff_rgb24toyv12_c218_ma3_cma_b;
    wire [31:0] bubble_join_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_q;
    wire [31:0] bubble_select_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_b;
    wire [31:0] bubble_join_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_q;
    wire [31:0] bubble_select_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_b;
    wire [0:0] bubble_join_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_q;
    wire [0:0] bubble_select_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_b;
    wire [0:0] bubble_join_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_q;
    wire [0:0] bubble_select_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_b;
    wire [0:0] bubble_join_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_q;
    wire [0:0] bubble_select_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_b;
    wire [0:0] bubble_join_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_q;
    wire [0:0] bubble_select_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_b;
    wire [0:0] bubble_join_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_q;
    wire [0:0] bubble_select_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_b;
    wire [0:0] bubble_join_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_q;
    wire [0:0] bubble_select_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_b;
    wire [0:0] bubble_join_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_q;
    wire [0:0] bubble_select_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_b;
    wire [0:0] bubble_join_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_q;
    wire [0:0] bubble_select_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_b;
    wire [0:0] bubble_join_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_q;
    wire [0:0] bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b;
    wire [63:0] bubble_join_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_q;
    wire [63:0] bubble_select_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_b;
    wire [0:0] bubble_join_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_q;
    wire [0:0] bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    wire [0:0] bubble_join_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_q;
    wire [0:0] bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_b;
    wire [63:0] bubble_join_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_q;
    wire [63:0] bubble_select_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_b;
    wire [0:0] bubble_join_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_q;
    wire [0:0] bubble_select_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_b;
    wire [31:0] bubble_join_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_q;
    wire [31:0] bubble_select_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_b;
    wire [0:0] bubble_join_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_q;
    wire [0:0] bubble_select_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_b;
    wire [0:0] bubble_join_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_q;
    wire [0:0] bubble_select_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_b;
    wire [0:0] bubble_join_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_q;
    wire [0:0] bubble_select_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_b;
    wire [0:0] bubble_join_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_q;
    wire [0:0] bubble_select_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_b;
    wire [0:0] bubble_join_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_q;
    wire [0:0] bubble_select_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_b;
    wire [0:0] bubble_join_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_q;
    wire [0:0] bubble_select_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_b;
    wire [31:0] bubble_join_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_q;
    wire [31:0] bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_b;
    wire [63:0] bubble_join_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_q;
    wire [63:0] bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_b;
    wire [63:0] bubble_join_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_q;
    wire [63:0] bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_b;
    wire [63:0] bubble_join_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_q;
    wire [63:0] bubble_select_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_b;
    wire [63:0] bubble_join_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_q;
    wire [63:0] bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_b;
    wire [63:0] bubble_join_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_q;
    wire [63:0] bubble_select_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_b;
    wire [63:0] bubble_join_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_q;
    wire [63:0] bubble_select_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_b;
    wire [63:0] bubble_join_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_q;
    wire [63:0] bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b;
    wire [63:0] bubble_join_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_q;
    wire [63:0] bubble_select_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_b;
    wire [31:0] bubble_join_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_q;
    wire [31:0] bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_b;
    wire [31:0] bubble_join_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_q;
    wire [31:0] bubble_select_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_b;
    wire [1:0] bubble_join_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_q;
    wire [1:0] bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b;
    wire [0:0] bubble_join_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_q;
    wire [0:0] bubble_select_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_b;
    wire [0:0] bubble_join_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_q;
    wire [0:0] bubble_select_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_b;
    wire [0:0] bubble_join_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_q;
    wire [0:0] bubble_select_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_b;
    wire [0:0] bubble_join_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_q;
    wire [0:0] bubble_select_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_b;
    wire [0:0] bubble_join_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_q;
    wire [0:0] bubble_select_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_b;
    wire [0:0] bubble_join_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_q;
    wire [0:0] bubble_select_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_b;
    wire [0:0] bubble_join_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_q;
    wire [0:0] bubble_select_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_b;
    wire [0:0] bubble_join_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_q;
    wire [0:0] bubble_select_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_b;
    wire [30:0] bubble_join_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_q;
    wire [30:0] bubble_select_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_b;
    wire [0:0] bubble_join_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_q;
    wire [0:0] bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_b;
    wire [0:0] bubble_join_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_q;
    wire [0:0] bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_b;
    wire [0:0] bubble_join_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_q;
    wire [0:0] bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_b;
    wire [0:0] bubble_join_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_q;
    wire [0:0] bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b;
    wire [0:0] bubble_join_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_q;
    wire [0:0] bubble_select_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_b;
    wire [12:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [12:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [130:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [130:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_StallValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg0;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg1;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_or0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireStall;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_StallValid;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg0;
    reg [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg0;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed0;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg1;
    reg [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg2;
    reg [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg2;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed2;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and0;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and2;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or0;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V0;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V1;
    wire [0:0] SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V2;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireStall;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_StallValid;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg0;
    reg [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg0;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed0;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg1;
    reg [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg1;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed1;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg2;
    reg [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg2;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed2;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or0;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or1;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V0;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V1;
    wire [0:0] SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg14;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg15;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg16;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg17;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg18;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg19;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg20;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg21;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg22;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg23;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg23;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed23;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg24;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg24;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed24;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg25;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg25;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed25;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg26;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg26;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed26;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg27;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg27;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed27;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg28;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg28;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed28;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg29;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg29;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed29;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg30;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg30;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed30;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg31;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg31;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed31;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg32;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg32;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed32;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg33;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg33;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed33;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg34;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg34;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed34;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg35;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg35;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed35;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg36;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg36;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed36;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg37;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg37;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed37;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg38;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg38;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed38;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or23;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or24;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or25;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or26;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or27;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or28;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or29;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or30;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or31;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or32;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or33;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or34;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or35;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or36;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or37;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V23;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V24;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V25;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V26;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V27;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V28;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V29;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V30;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V31;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V32;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V33;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V34;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V35;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V36;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V37;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V38;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_V0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_backStall;
    reg [0:0] SE_i_masked278_ff_rgb24toyv12_c276_R_v_0;
    wire [0:0] SE_i_masked278_ff_rgb24toyv12_c276_v_s_0;
    wire [0:0] SE_i_masked278_ff_rgb24toyv12_c276_s_tv_0;
    wire [0:0] SE_i_masked278_ff_rgb24toyv12_c276_backEN;
    wire [0:0] SE_i_masked278_ff_rgb24toyv12_c276_backStall;
    wire [0:0] SE_i_masked278_ff_rgb24toyv12_c276_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and3;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and4;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and5;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and6;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and7;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and8;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and9;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and10;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and3;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and4;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and5;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and6;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and7;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and3;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and4;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and5;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and3;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and4;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and5;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and6;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and7;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and8;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and9;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and10;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and11;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and12;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and13;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and14;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and2;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_V0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_wireValid;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_wireStall;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_StallValid;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_toReg0;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_fromReg0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_consumed0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_toReg1;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_fromReg1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_consumed1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_toReg2;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_fromReg2;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_consumed2;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_and0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_or0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_or1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_backStall;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_V0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_V1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c270_V2;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg16;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg16;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed16;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg17;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg17;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed17;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg18;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg18;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed18;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg19;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg19;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed19;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg20;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg20;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed20;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg21;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg21;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed21;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg22;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg22;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed22;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg23;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg23;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed23;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg24;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg24;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed24;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg25;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg25;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed25;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg26;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg26;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed26;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg27;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg27;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed27;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg28;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg28;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed28;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg29;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg29;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed29;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or16;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or17;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or18;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or19;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or20;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or21;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or22;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or23;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or24;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or25;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or26;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or27;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or28;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V16;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V17;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V18;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V19;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V20;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V21;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V22;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V23;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V24;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V25;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V26;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V27;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V28;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V29;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_wireValid;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_and0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_V0;
    reg [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0;
    wire [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_v_s_0;
    wire [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s_tv_0;
    wire [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN;
    wire [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_wireValid;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_and0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_V0;
    reg [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0;
    wire [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_v_s_0;
    wire [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s_tv_0;
    wire [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN;
    wire [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_wireValid;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and1;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and2;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and3;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and4;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and5;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and6;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and7;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and8;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_V0;
    reg [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_0;
    reg [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1;
    reg [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0;
    reg [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1;
    reg [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_v_s_0;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_and0;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or0;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or1;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backStall;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V0;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V1;
    wire [0:0] SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V2;
    reg [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_0;
    reg [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1;
    reg [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0;
    reg [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1;
    reg [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_v_s_0;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_and0;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or0;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or1;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backStall;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V0;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V1;
    wire [0:0] SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V2;
    reg [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_0;
    reg [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1;
    reg [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0;
    reg [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1;
    reg [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_v_s_0;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_and0;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or0;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or1;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backStall;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V0;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V1;
    wire [0:0] SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V2;
    reg [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_0;
    reg [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1;
    reg [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0;
    reg [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1;
    reg [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_v_s_0;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_and0;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or0;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or1;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backStall;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V0;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V1;
    wire [0:0] SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V2;
    reg [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_0;
    reg [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1;
    reg [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0;
    reg [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1;
    reg [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_v_s_0;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_and0;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or0;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or1;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backStall;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V0;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V1;
    wire [0:0] SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V2;
    reg [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_0;
    reg [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1;
    reg [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0;
    reg [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1;
    reg [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_v_s_0;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_and0;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or0;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or1;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backStall;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V0;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V1;
    wire [0:0] SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V2;
    reg [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_0;
    reg [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1;
    reg [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0;
    reg [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1;
    reg [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_v_s_0;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_and0;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or0;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or1;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backStall;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V0;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V1;
    wire [0:0] SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V2;
    reg [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_0;
    reg [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1;
    reg [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0;
    reg [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1;
    reg [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_v_s_0;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_and0;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or0;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or1;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backStall;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V0;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V1;
    wire [0:0] SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V2;
    reg [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_0;
    reg [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1;
    reg [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0;
    reg [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1;
    reg [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_v_s_0;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_and0;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or0;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or1;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backStall;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V0;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V1;
    wire [0:0] SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V2;
    reg [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_0;
    reg [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1;
    reg [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0;
    reg [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1;
    reg [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_v_s_0;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_and0;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or0;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or1;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backStall;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V0;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V1;
    wire [0:0] SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V2;
    reg [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_0;
    reg [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1;
    reg [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0;
    reg [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1;
    reg [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_v_s_0;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_and0;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or0;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or1;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backStall;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V0;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V1;
    wire [0:0] SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V2;
    reg [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_0;
    reg [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1;
    reg [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0;
    reg [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1;
    reg [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_v_s_0;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_and0;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or0;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or1;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backStall;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V0;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V1;
    wire [0:0] SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V2;
    wire [0:0] SE_join_for_coalesced_delay_7_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_7_and0;
    wire [0:0] SE_join_for_coalesced_delay_7_and1;
    wire [0:0] SE_join_for_coalesced_delay_7_and2;
    wire [0:0] SE_join_for_coalesced_delay_7_and3;
    wire [0:0] SE_join_for_coalesced_delay_7_backStall;
    wire [0:0] SE_join_for_coalesced_delay_7_V0;
    wire [0:0] SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_and0;
    wire [0:0] SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_backStall;
    wire [0:0] SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_V0;
    wire [0:0] SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_wireValid;
    wire [0:0] SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_and0;
    wire [0:0] SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_backStall;
    wire [0:0] SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_V0;
    wire [0:0] SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_wireValid;
    wire [0:0] SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_and0;
    wire [0:0] SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_backStall;
    wire [0:0] SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_V0;
    wire [0:0] SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_wireValid;
    wire [0:0] SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_and0;
    wire [0:0] SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_backStall;
    wire [0:0] SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_V0;
    wire [0:0] SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_wireValid;
    wire [0:0] SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_and0;
    wire [0:0] SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_backStall;
    wire [0:0] SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_V0;
    wire [0:0] SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_wireValid;
    wire [0:0] SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_and0;
    wire [0:0] SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_backStall;
    wire [0:0] SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_V0;
    wire [0:0] SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_wireValid;
    wire [0:0] SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_and0;
    wire [0:0] SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_backStall;
    wire [0:0] SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_V0;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireStall;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_StallValid;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg0;
    reg [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg0;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed0;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg1;
    reg [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg1;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed1;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_or0;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_backStall;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V0;
    wire [0:0] SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V1;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireStall;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_StallValid;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg0;
    reg [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg0;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed0;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg1;
    reg [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg1;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed1;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_or0;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_backStall;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V0;
    wire [0:0] SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V1;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireStall;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg0;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg0;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed0;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg1;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg1;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed1;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg2;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg2;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed2;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg3;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg3;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed3;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg4;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg4;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed4;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg5;
    reg [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg5;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed5;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or0;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or1;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or2;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or3;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or4;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_backStall;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V0;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V1;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V2;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V3;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V4;
    wire [0:0] SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V5;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4;
    reg [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_0;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_1;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_2;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_3;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_4;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_5;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or0;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or1;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or2;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or3;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or4;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V0;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V1;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V2;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V3;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V4;
    wire [0:0] SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V5;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireStall;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_StallValid;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg0;
    reg [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg0;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed0;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg1;
    reg [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg1;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed1;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg2;
    reg [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg2;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed2;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or0;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or1;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_backStall;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V0;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V1;
    wire [0:0] SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V2;
    reg [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0;
    reg [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_v_s_0;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_0;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_1;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_or0;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backStall;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V0;
    wire [0:0] SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V1;
    wire [0:0] SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_wireValid;
    wire [0:0] SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_and0;
    wire [0:0] SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_backStall;
    wire [0:0] SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_V0;
    reg [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_V0;
    reg [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_V0;
    reg [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_V0;
    reg [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_V0;
    reg [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_V0;
    reg [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_V0;
    reg [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_V0;
    reg [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_V0;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireStall;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_StallValid;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg0;
    reg [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg0;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed0;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg1;
    reg [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg1;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed1;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_or0;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_backStall;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V0;
    wire [0:0] SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V1;
    reg [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_v_s_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_s_tv_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backEN;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backStall;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_V0;
    reg [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_v_s_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_s_tv_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backEN;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backStall;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_V0;
    reg [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_v_s_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_s_tv_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backEN;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backStall;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_V0;
    reg [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_v_s_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_s_tv_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backEN;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backStall;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_V0;
    reg [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_v_s_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_s_tv_0;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall;
    wire [0:0] SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V0;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_wireValid;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and0;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and1;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and2;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and3;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and4;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall;
    wire [0:0] SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_V0;
    reg [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_v_s_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_s_tv_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V0;
    reg [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_v_s_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_s_tv_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backEN;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backStall;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_V0;
    reg [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_v_s_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_s_tv_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backEN;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backStall;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_V0;
    reg [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_v_s_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_s_tv_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backEN;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backStall;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_V0;
    reg [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_v_s_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_s_tv_0;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backEN;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backStall;
    wire [0:0] SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_V0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireStall;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_StallValid;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg0;
    reg [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg1;
    reg [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg1;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed1;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_and0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_or0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_backStall;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V0;
    wire [0:0] SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V1;
    reg [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0;
    wire [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_v_s_0;
    wire [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_s_tv_0;
    wire [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backEN;
    wire [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backStall;
    wire [0:0] SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_V0;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_wireValid;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and0;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and1;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and2;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and3;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and4;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall;
    wire [0:0] SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_V0;
    reg [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0;
    reg [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_v_s_0;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_0;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_1;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_or0;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backStall;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V0;
    wire [0:0] SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V1;
    wire [0:0] SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_wireValid;
    wire [0:0] SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_backStall;
    wire [0:0] SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_V0;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireStall;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_StallValid;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg0;
    reg [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg0;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed0;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg1;
    reg [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg1;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed1;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_or0;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_backStall;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V0;
    wire [0:0] SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V1;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireStall;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_StallValid;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg0;
    reg [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg0;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed0;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg1;
    reg [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg1;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed1;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_or0;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_backStall;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V0;
    wire [0:0] SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V1;
    wire [0:0] SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireStall;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_StallValid;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg0;
    reg [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg1;
    reg [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg1;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed1;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_or0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_backStall;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V1;
    wire [0:0] SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_wireValid;
    wire [0:0] SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_and0;
    wire [0:0] SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_backStall;
    wire [0:0] SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_V0;
    reg [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0;
    reg [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_v_s_0;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_0;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_1;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_or0;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backStall;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V0;
    wire [0:0] SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V1;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireStall;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_StallValid;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg0;
    reg [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg0;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed0;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg1;
    reg [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg1;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed1;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_or0;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_backStall;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V0;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V1;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireStall;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_StallValid;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg0;
    reg [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg1;
    reg [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg1;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed1;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg2;
    reg [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg2;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed2;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or1;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_backStall;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V1;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V2;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_wireValid;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg2;
    reg [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg2;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed2;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg3;
    reg [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg3;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed3;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or1;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or2;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V2;
    wire [0:0] SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V3;
    wire [0:0] SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_wireValid;
    wire [0:0] SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_and0;
    wire [0:0] SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_backStall;
    wire [0:0] SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_V0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V1;
    reg [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0;
    reg [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_v_s_0;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_0;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_1;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_or0;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backStall;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V0;
    wire [0:0] SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V1;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg2;
    reg [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg2;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed2;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or1;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V2;
    wire [0:0] SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_wireValid;
    wire [0:0] SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_and0;
    wire [0:0] SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_backStall;
    wire [0:0] SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_V0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_and0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg2;
    reg [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg2;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed2;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg3;
    reg [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg3;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed3;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or1;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or2;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V2;
    wire [0:0] SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V3;
    reg [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0;
    reg [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1;
    reg [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_0;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_1;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_2;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or0;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or1;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backStall;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V0;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V1;
    wire [0:0] SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V2;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireStall;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_StallValid;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg0;
    reg [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg0;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed0;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg1;
    reg [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg1;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed1;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_or0;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V1;
    wire [0:0] SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_and0;
    wire [0:0] SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg2;
    reg [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg2;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed2;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or1;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V2;
    reg [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0;
    reg [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_v_s_0;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_0;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_1;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_or0;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backStall;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V0;
    wire [0:0] SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V1;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireStall;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_StallValid;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg0;
    reg [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg0;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed0;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg1;
    reg [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg1;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed1;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_or0;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_backStall;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V0;
    wire [0:0] SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V1;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireStall;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_StallValid;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg0;
    reg [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg0;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed0;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg1;
    reg [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg1;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed1;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_or0;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V1;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireStall;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_StallValid;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg0;
    reg [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg0;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed0;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg1;
    reg [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg1;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed1;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_or0;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V1;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireStall;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_StallValid;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg0;
    reg [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg0;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed0;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg1;
    reg [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg1;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed1;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_or0;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V1;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireStall;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_StallValid;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg0;
    reg [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg0;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed0;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg1;
    reg [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg1;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed1;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_or0;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_backStall;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V0;
    wire [0:0] SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V1;
    reg [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0;
    reg [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_v_s_0;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_0;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_1;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_or0;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backStall;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V0;
    wire [0:0] SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V1;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg2;
    reg [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg2;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed2;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or1;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V2;
    reg [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0;
    reg [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_v_s_0;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_0;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_1;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_or0;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backStall;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V0;
    wire [0:0] SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V1;
    wire [0:0] SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_wireValid;
    wire [0:0] SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_and0;
    wire [0:0] SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_backStall;
    wire [0:0] SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_V0;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg2;
    reg [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg2;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed2;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or1;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V2;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8;
    reg [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_0;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_1;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_2;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_3;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_4;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_5;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_6;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_7;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_8;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_9;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or0;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or1;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or2;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or3;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or4;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or5;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or6;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or7;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or8;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backStall;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V0;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V1;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V2;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V3;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V4;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V5;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V6;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V7;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V8;
    wire [0:0] SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V9;
    wire [0:0] SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_wireValid;
    wire [0:0] SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_and0;
    wire [0:0] SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_backStall;
    wire [0:0] SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_V0;
    wire [0:0] SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_wireValid;
    wire [0:0] SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_and0;
    wire [0:0] SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_backStall;
    wire [0:0] SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_V0;
    wire [0:0] SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_wireValid;
    wire [0:0] SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_and0;
    wire [0:0] SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_backStall;
    wire [0:0] SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_V0;
    reg [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0;
    wire [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_v_s_0;
    wire [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_s_tv_0;
    wire [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN;
    wire [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backStall;
    wire [0:0] SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_V0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_v_s_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_s_tv_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backEN;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backStall;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_V0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_v_s_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_s_tv_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backEN;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backStall;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_V0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_v_s_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_s_tv_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backEN;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backStall;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_V0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_v_s_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_s_tv_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0;
    reg [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_v_s_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_1;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_or0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backStall;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V0;
    wire [0:0] SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V1;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireStall;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_StallValid;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg0;
    reg [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg0;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed0;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg1;
    reg [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg1;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed1;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_or0;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_backStall;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V0;
    wire [0:0] SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V1;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireStall;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_StallValid;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg0;
    reg [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg0;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed0;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg1;
    reg [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg1;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed1;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_or0;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_backStall;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V0;
    wire [0:0] SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V1;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_or0;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_backStall;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V0;
    wire [0:0] SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V1;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireStall;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_StallValid;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg0;
    reg [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg0;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed0;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg1;
    reg [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg1;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed1;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_or0;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_backStall;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V0;
    wire [0:0] SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V1;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_v_s_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_s_tv_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V0;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_v_s_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_s_tv_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backEN;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backStall;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_V0;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_v_s_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_s_tv_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backEN;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backStall;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_V0;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_v_s_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_s_tv_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backEN;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backStall;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_V0;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0;
    reg [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_v_s_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_1;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_or0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backStall;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V0;
    wire [0:0] SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V1;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_wireValid;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and0;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and1;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and2;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and3;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and4;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall;
    wire [0:0] SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_V0;
    reg [0:0] SE_coalesced_delay_0_0_R_v_0;
    reg [0:0] SE_coalesced_delay_0_0_R_v_1;
    reg [0:0] SE_coalesced_delay_0_0_R_v_2;
    reg [0:0] SE_coalesced_delay_0_0_R_v_3;
    reg [0:0] SE_coalesced_delay_0_0_R_v_4;
    reg [0:0] SE_coalesced_delay_0_0_R_v_5;
    reg [0:0] SE_coalesced_delay_0_0_R_v_6;
    reg [0:0] SE_coalesced_delay_0_0_R_v_7;
    reg [0:0] SE_coalesced_delay_0_0_R_v_8;
    reg [0:0] SE_coalesced_delay_0_0_R_v_9;
    wire [0:0] SE_coalesced_delay_0_0_v_s_0;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_1;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_2;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_3;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_4;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_5;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_6;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_7;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_8;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_9;
    wire [0:0] SE_coalesced_delay_0_0_backEN;
    wire [0:0] SE_coalesced_delay_0_0_or0;
    wire [0:0] SE_coalesced_delay_0_0_or1;
    wire [0:0] SE_coalesced_delay_0_0_or2;
    wire [0:0] SE_coalesced_delay_0_0_or3;
    wire [0:0] SE_coalesced_delay_0_0_or4;
    wire [0:0] SE_coalesced_delay_0_0_or5;
    wire [0:0] SE_coalesced_delay_0_0_or6;
    wire [0:0] SE_coalesced_delay_0_0_or7;
    wire [0:0] SE_coalesced_delay_0_0_or8;
    wire [0:0] SE_coalesced_delay_0_0_backStall;
    wire [0:0] SE_coalesced_delay_0_0_V0;
    wire [0:0] SE_coalesced_delay_0_0_V1;
    wire [0:0] SE_coalesced_delay_0_0_V2;
    wire [0:0] SE_coalesced_delay_0_0_V3;
    wire [0:0] SE_coalesced_delay_0_0_V4;
    wire [0:0] SE_coalesced_delay_0_0_V5;
    wire [0:0] SE_coalesced_delay_0_0_V6;
    wire [0:0] SE_coalesced_delay_0_0_V7;
    wire [0:0] SE_coalesced_delay_0_0_V8;
    wire [0:0] SE_coalesced_delay_0_0_V9;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg5;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg6;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg7;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg8;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg8;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed8;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg9;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg9;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed9;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg10;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg10;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed10;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg11;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg11;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed11;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg12;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg12;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed12;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or8;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or9;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or10;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or11;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V8;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V9;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V10;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V11;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V12;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V4;
    reg [0:0] SE_coalesced_delay_3_0_R_v_0;
    wire [0:0] SE_coalesced_delay_3_0_v_s_0;
    wire [0:0] SE_coalesced_delay_3_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_3_0_backEN;
    wire [0:0] SE_coalesced_delay_3_0_backStall;
    wire [0:0] SE_coalesced_delay_3_0_V0;
    reg [0:0] SE_coalesced_delay_4_0_R_v_0;
    wire [0:0] SE_coalesced_delay_4_0_v_s_0;
    wire [0:0] SE_coalesced_delay_4_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_4_0_backEN;
    wire [0:0] SE_coalesced_delay_4_0_backStall;
    wire [0:0] SE_coalesced_delay_4_0_V0;
    reg [0:0] SE_coalesced_delay_5_0_R_v_0;
    wire [0:0] SE_coalesced_delay_5_0_v_s_0;
    wire [0:0] SE_coalesced_delay_5_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_5_0_backEN;
    wire [0:0] SE_coalesced_delay_5_0_backStall;
    wire [0:0] SE_coalesced_delay_5_0_V0;
    reg [0:0] SE_coalesced_delay_6_0_R_v_0;
    wire [0:0] SE_coalesced_delay_6_0_v_s_0;
    wire [0:0] SE_coalesced_delay_6_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_6_0_backEN;
    wire [0:0] SE_coalesced_delay_6_0_backStall;
    wire [0:0] SE_coalesced_delay_6_0_V0;
    reg [0:0] SE_coalesced_delay_7_0_R_v_0;
    wire [0:0] SE_coalesced_delay_7_0_v_s_0;
    wire [0:0] SE_coalesced_delay_7_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_7_0_backEN;
    wire [0:0] SE_coalesced_delay_7_0_backStall;
    wire [0:0] SE_coalesced_delay_7_0_V0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_and0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and7;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and8;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and9;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and10;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and11;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and12;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and13;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and14;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_V0;
    wire [0:0] SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_V0;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_data_out;
    wire [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_i_valid;
    reg [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid;
    reg [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_data0;
    wire [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall;
    wire [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V;
    wire [0:0] SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_D0;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_i_valid;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_valid;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_and0;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data0;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data1;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data2;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data3;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data4;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data5;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data6;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data7;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data8;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data9;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data10;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data11;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data12;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data13;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data14;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data15;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data16;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data17;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data18;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data19;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data20;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data21;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data22;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data23;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data24;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data25;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_V;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D0;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D1;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D2;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D3;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D4;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D5;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D6;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D7;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D8;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D9;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D10;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D11;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D12;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D13;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D14;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D15;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D16;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D17;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D18;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D19;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D20;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D21;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D22;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D23;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D24;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D25;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_i_valid;
    reg [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_and0;
    reg [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data0;
    reg [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data1;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_backStall;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_V;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_D0;
    wire [0:0] SR_SE_i_masked278_ff_rgb24toyv12_c276_D1;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_i_valid;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_valid;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_and0;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data0;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data1;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data2;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data3;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data4;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data5;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data6;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data7;
    reg [63:0] SR_SE_out_coalesced_delay_2_fifo_r_data8;
    reg [63:0] SR_SE_out_coalesced_delay_2_fifo_r_data9;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_V;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D0;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D1;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D2;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D3;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D4;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D5;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D6;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D7;
    wire [63:0] SR_SE_out_coalesced_delay_2_fifo_D8;
    wire [63:0] SR_SE_out_coalesced_delay_2_fifo_D9;
    wire [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_i_valid;
    reg [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid;
    reg [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_data0;
    wire [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall;
    wire [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V;
    wire [0:0] SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_D0;
    wire [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_i_valid;
    reg [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid;
    reg [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_data0;
    wire [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall;
    wire [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V;
    wire [0:0] SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_D0;
    wire [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_i_valid;
    reg [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid;
    reg [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_data0;
    wire [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall;
    wire [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V;
    wire [0:0] SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_D0;
    wire [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_i_valid;
    reg [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid;
    wire [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_and0;
    reg [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data0;
    reg [31:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data1;
    reg [31:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data2;
    wire [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V;
    wire [0:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D0;
    wire [31:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D1;
    wire [31:0] SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D2;
    wire [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_i_valid;
    reg [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid;
    wire [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_and0;
    reg [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data0;
    reg [31:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data1;
    reg [31:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data2;
    wire [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V;
    wire [0:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D0;
    wire [31:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D1;
    wire [31:0] SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D2;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_i_valid;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and0;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and1;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and2;
    reg [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data0;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data1;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data2;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data3;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data4;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data5;
    reg [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data6;
    reg [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data7;
    reg [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data8;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V;
    wire [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D0;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D1;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D2;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D3;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D4;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D5;
    wire [0:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D6;
    wire [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D7;
    wire [63:0] SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D8;
    wire [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_i_valid;
    reg [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid;
    reg [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_data0;
    wire [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall;
    wire [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V;
    wire [0:0] SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_and0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D1;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_i_valid;
    reg [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and0;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and1;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and2;
    reg [1:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data0;
    reg [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data1;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V;
    wire [1:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D0;
    wire [0:0] SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D1;


    // SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268(STALLENABLE,2714)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_V0 = SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall = i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_and0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V1;
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V33 & SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_and0;

    // bubble_join_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4(BITJOIN,1914)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_q = i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4(BITSELECT,1915)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_q[0:0]);

    // leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x(BITSELECT,1287)@200
    assign leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_in = bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b[0:0];
    assign leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_in[0:0];

    // leftShiftStage0Idx1_uid1289_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x(BITJOIN,1288)@200
    assign leftShiftStage0Idx1_uid1289_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng1_uid1288_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_b, GND_q};

    // leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x(MUX,1290)@200
    assign leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_s or bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b or leftShiftStage0Idx1_uid1289_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q = bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b;
            1'b1 : leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid1289_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q = 2'b0;
        endcase
    end

    // i_cleanups_shl273_ff_rgb24toyv12_c3_vt_select_1(BITSELECT,80)@200
    assign i_cleanups_shl273_ff_rgb24toyv12_c3_vt_select_1_b = leftShiftStage0_uid1291_i_cleanups_shl273_ff_rgb24toyv12_c0_shift_x_q[1:1];

    // i_cleanups_shl273_ff_rgb24toyv12_c3_vt_join(BITJOIN,79)@200
    assign i_cleanups_shl273_ff_rgb24toyv12_c3_vt_join_q = {i_cleanups_shl273_ff_rgb24toyv12_c3_vt_select_1_b, GND_q};

    // bubble_join_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo(BITJOIN,2296)
    assign bubble_join_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_q = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_data_out;

    // bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo(BITSELECT,2297)
    assign bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b = $unsigned(bubble_join_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_q[1:0]);

    // bubble_join_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo(BITJOIN,2239)
    assign bubble_join_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_q = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_data_out;

    // bubble_select_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo(BITSELECT,2240)
    assign bubble_select_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_b = $unsigned(bubble_join_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_q[0:0]);

    // bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x(BITJOIN,2066)
    assign bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q = {ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_31_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_30_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_29_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_28_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_27_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_26_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_25_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_24_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_23_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_22_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_21_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_20_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_19_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_18_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_17_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_16_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_15_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_14_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_13_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_12_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_11_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_10_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_9_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_8_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_7_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_6_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_5_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_4_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_2_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_1_tpl, ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x(BITSELECT,2067)
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[0:0]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_c = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[64:1]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_d = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[128:65]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_e = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[192:129]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_f = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[256:193]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_g = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[257:257]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_h = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[258:258]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_i = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[259:259]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_j = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[323:260]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_k = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[387:324]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_l = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[388:388]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_m = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[389:389]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_n = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[390:390]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_o = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[391:391]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_p = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[392:392]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[393:393]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_r = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[394:394]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_s = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[395:395]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_t = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[396:396]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_u = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[397:397]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_v = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[398:398]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_w = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[399:399]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_x = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[400:400]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_y = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[401:401]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_z = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[402:402]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_aa = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[403:403]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_bb = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[404:404]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_cc = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[405:405]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_dd = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[406:406]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ee = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[407:407]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ff = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[408:408]);
    assign bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_gg = $unsigned(bubble_join_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q[409:409]);

    // join_for_coalesced_delay_2(BITJOIN,1676)
    assign join_for_coalesced_delay_2_q = {bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_i, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_h, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_g, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_k, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_j};

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,2434)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,2435)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[130:0]);

    // sel_for_coalesced_delay_2(BITSELECT,1677)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[63:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[127:64]);
    assign sel_for_coalesced_delay_2_d = $unsigned(bubble_select_coalesced_delay_2_fifo_b[128:128]);
    assign sel_for_coalesced_delay_2_e = $unsigned(bubble_select_coalesced_delay_2_fifo_b[129:129]);
    assign sel_for_coalesced_delay_2_f = $unsigned(bubble_select_coalesced_delay_2_fifo_b[130:130]);

    // SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286(STALLENABLE,2717)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid = i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_valid_out;

    // redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0(REG,1791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b1)
        begin
            redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b);
        end
    end

    // bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285(BITJOIN,2042)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_q = i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285(BITSELECT,2043)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_q[63:0]);

    // i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286(BLACKBOX,249)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_60@20000000
    // out out_feedback_valid_out_60@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024i32_add_ptr309_push60_0 thei_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_b),
        .in_feedback_stall_in_60(i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_feedback_stall_out_60),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_V0),
        .out_data_out(),
        .out_feedback_out_60(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_out_60),
        .out_feedback_valid_out_60(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_valid_out_60),
        .out_stall_out(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285(STALLENABLE,2621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed1 = (~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_StallValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_backStall & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_toReg1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_or0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_consumed1 & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_backStall = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_wireValid = i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_valid_out;

    // SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286(STALLENABLE,2716)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_V0 = SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall = i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_stall_out | ~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V6;
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_wireValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V1 & SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_and0;

    // SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280(STALLENABLE,2709)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid = i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279(BITJOIN,2028)
    assign bubble_join_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_q = i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279(BITSELECT,2029)
    assign bubble_select_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_q[0:0]);

    // i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280(BLACKBOX,245)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_57@20000000
    // out out_feedback_valid_out_57@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_push57_0 thei_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_b),
        .in_feedback_stall_in_57(i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_feedback_stall_out_57),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_V0),
        .out_data_out(),
        .out_feedback_out_57(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_out_57),
        .out_feedback_valid_out_57(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_valid_out_57),
        .out_stall_out(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279(STALLENABLE,2613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall) & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_StallValid = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_backStall & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg0 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_StallValid & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_toReg1 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_StallValid & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_or0 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_consumed1 & SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_or0);
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_backStall = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V0 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V1 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_wireValid = i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280(STALLENABLE,2708)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_V0 = SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall = i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V5;
    assign SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_wireValid = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V1 & SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_and0;

    // SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282(STALLENABLE,2705)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid = i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281(BITJOIN,2024)
    assign bubble_join_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_q = i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281(BITSELECT,2025)
    assign bubble_select_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_q[0:0]);

    // i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282(BLACKBOX,243)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_58@20000000
    // out out_feedback_valid_out_58@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_notcmp292305_push58_0 thei_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_b),
        .in_feedback_stall_in_58(i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_feedback_stall_out_58),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_V0),
        .out_data_out(),
        .out_feedback_out_58(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_out_58),
        .out_feedback_valid_out_58(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_valid_out_58),
        .out_stall_out(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281(STALLENABLE,2611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_StallValid = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_backStall & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg0 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_toReg1 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_or0 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_consumed1 & SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_or0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_backStall = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V0 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V1 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_wireValid = i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282(STALLENABLE,2704)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_V0 = SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall = i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V4;
    assign SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_wireValid = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V1 & SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231(STALLENABLE,2703)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid = i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_valid_out;

    // bubble_join_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo(BITJOIN,2416)
    assign bubble_join_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_q = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_data_out;

    // bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo(BITSELECT,2417)
    assign bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_b = $unsigned(bubble_join_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_q[0:0]);

    // bubble_join_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo(BITJOIN,2419)
    assign bubble_join_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_q = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_data_out;

    // bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo(BITSELECT,2420)
    assign bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_b = $unsigned(bubble_join_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_q[0:0]);

    // bubble_join_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo(BITJOIN,2422)
    assign bubble_join_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_q = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_data_out;

    // bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo(BITSELECT,2423)
    assign bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_b = $unsigned(bubble_join_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_q[0:0]);

    // bubble_join_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo(BITJOIN,2425)
    assign bubble_join_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_q = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_data_out;

    // bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo(BITSELECT,2426)
    assign bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b = $unsigned(bubble_join_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_q[0:0]);

    // redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0(REG,1808)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN == 1'b1)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_q <= $unsigned(SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_D0);
        end
    end

    // redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1(REG,1809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backEN == 1'b1)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_q <= $unsigned(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_q);
        end
    end

    // redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2(REG,1810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backEN == 1'b1)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_q <= $unsigned(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_q);
        end
    end

    // redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3(REG,1811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backEN == 1'b1)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_q <= $unsigned(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_q);
        end
    end

    // redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4(REG,1812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN == 1'b1)
        begin
            redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q <= $unsigned(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_q);
        end
    end

    // c_i32_16294(CONSTANT,39)
    assign c_i32_16294_q = $unsigned(32'b00000000000000000000000000010000);

    // rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x(CONSTANT,1317)
    assign rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q = $unsigned(16'b0000000000000000);

    // rightShiftStage2Idx1Rng16_uid1407_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1406)@170
    assign rightShiftStage2Idx1Rng16_uid1407_i_shr66_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid1409_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1408)@170
    assign rightShiftStage2Idx1_uid1409_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid1407_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x(CONSTANT,1312)
    assign rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q = $unsigned(12'b000000000000);

    // rightShiftStage1Idx3Rng12_uid1402_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1401)@170
    assign rightShiftStage1Idx3Rng12_uid1402_i_shr66_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid1404_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1403)@170
    assign rightShiftStage1Idx3_uid1404_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid1402_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x(CONSTANT,1309)
    assign rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q = $unsigned(8'b00000000);

    // rightShiftStage1Idx2Rng8_uid1399_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1398)@170
    assign rightShiftStage1Idx2Rng8_uid1399_i_shr66_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid1401_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1400)@170
    assign rightShiftStage1Idx2_uid1401_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid1399_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x(CONSTANT,1306)
    assign rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q = $unsigned(4'b0000);

    // rightShiftStage1Idx1Rng4_uid1396_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1395)@170
    assign rightShiftStage1Idx1Rng4_uid1396_i_shr66_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid1398_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1397)@170
    assign rightShiftStage1Idx1_uid1398_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid1396_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x(CONSTANT,1301)
    assign rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q = $unsigned(3'b000);

    // rightShiftStage0Idx3Rng3_uid1391_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1390)@170
    assign rightShiftStage0Idx3Rng3_uid1391_i_shr66_ff_rgb24toyv12_c0_shift_x_b = redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid1393_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1392)@170
    assign rightShiftStage0Idx3_uid1393_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid1391_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // i_unnamed_ff_rgb24toyv12_c13_vt_const_1(CONSTANT,379)
    assign i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q = $unsigned(2'b00);

    // rightShiftStage0Idx2Rng2_uid1388_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1387)@170
    assign rightShiftStage0Idx2Rng2_uid1388_i_shr66_ff_rgb24toyv12_c0_shift_x_b = redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid1390_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1389)@170
    assign rightShiftStage0Idx2_uid1390_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q, rightShiftStage0Idx2Rng2_uid1388_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1385_i_shr66_ff_rgb24toyv12_c0_shift_x(BITSELECT,1384)@170
    assign rightShiftStage0Idx1Rng1_uid1385_i_shr66_ff_rgb24toyv12_c0_shift_x_b = redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid1387_i_shr66_ff_rgb24toyv12_c0_shift_x(BITJOIN,1386)@170
    assign rightShiftStage0Idx1_uid1387_i_shr66_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1385_i_shr66_ff_rgb24toyv12_c0_shift_x_b};

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13(STALLENABLE,3804)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213(STALLENABLE,2503)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_backStall = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213(BLACKBOX,142)@165
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z57_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213(BITJOIN,1858)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213(BITSELECT,1859)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_q[31:0]);

    // i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select(BITSELECT,1522)@165
    assign i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_b[31:18];
    assign i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_b[17:0];

    // bubble_join_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204(BITJOIN,1892)
    assign bubble_join_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_q = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204(BITSELECT,1893)
    assign bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_q[31:0]);

    // i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x(BITSELECT,835)@165
    assign i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b = bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206(STALLENABLE,2691)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_wireValid = i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32(STALLENABLE,2663)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid = i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_valid_out;

    // redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0(REG,1772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN == 1'b1)
        begin
            redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q <= $unsigned(bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b);
        end
    end

    // SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo(STALLENABLE,3370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg0 <= '0;
            SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg0 <= SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg0;
            // Successor 1
            SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg1 <= SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall) & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid) | SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg0;
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed1 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid) | SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg1;
    // Consuming
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_StallValid = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_backStall & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid;
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg0 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_StallValid & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed0;
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_toReg1 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_StallValid & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_or0 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed0;
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireStall = ~ (SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_consumed1 & SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_or0);
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_backStall = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V0 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid & ~ (SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg0);
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V1 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid & ~ (SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_wireValid = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out;

    // SE_coalesced_delay_7_0(STALLENABLE,3444)
    // Valid signal propagation
    assign SE_coalesced_delay_7_0_V0 = SE_coalesced_delay_7_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_7_0_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & SE_coalesced_delay_7_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_7_0_backEN = ~ (SE_coalesced_delay_7_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_7_0_v_s_0 = SE_coalesced_delay_7_0_backEN & SE_join_for_coalesced_delay_7_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_7_0_backStall = ~ (SE_coalesced_delay_7_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_7_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_7_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_7_0_R_v_0 <= SE_coalesced_delay_7_0_R_v_0 & SE_coalesced_delay_7_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_7_0_R_v_0 <= SE_coalesced_delay_7_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106(STALLENABLE,2641)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid = i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102(BITJOIN,2018)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_q = i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102(BITSELECT,2019)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_q[0:0]);

    // SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo(STALLENABLE,3328)
    // Valid signal propagation
    assign SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_V0 = SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_stall_out | ~ (SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_and0 = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out;
    assign SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V30 & SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_and0;

    // redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo(STALLFIFO,1751)
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V2;
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in = SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_backStall;
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b;
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in_bitsignaltemp = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in[0];
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in_bitsignaltemp = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in[0];
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out[0] = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out[0] = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo (
        .valid_in(redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b),
        .valid_out(redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo(BITJOIN,2311)
    assign bubble_join_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_q = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_data_out;

    // bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo(BITSELECT,2312)
    assign bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b = $unsigned(bubble_join_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25(STALLENABLE,2685)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_wireValid = i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26(BITJOIN,1925)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_q = i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26(BITSELECT,1926)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_q[0:0]);

    // redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0(REG,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN == 1'b1)
        begin
            redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q <= $unsigned(bubble_select_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_b);
        end
    end

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24(BITJOIN,1994)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_q = i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24(BITSELECT,1995)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28(LOGICAL,314)@3
    assign i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_b | redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21(BITJOIN,1988)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_q = i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21(BITSELECT,1989)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_q[0:0]);

    // redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0(REG,1758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN == 1'b1)
        begin
            redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q <= $unsigned(bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_b);
        end
    end

    // redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo(STALLFIFO,1762)
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V1;
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_backStall;
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_b;
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in_bitsignaltemp = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in[0];
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in_bitsignaltemp = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in[0];
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out[0] = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out[0] = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo (
        .valid_in(redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_b),
        .valid_out(redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo(BITJOIN,2329)
    assign bubble_join_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_q = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_data_out;

    // bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo(BITSELECT,2330)
    assign bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_b = $unsigned(bubble_join_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121(BITJOIN,1949)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_q = i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121(BITSELECT,1950)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125(LOGICAL,330)@39
    assign i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118(BITJOIN,1946)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_q = i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118(BITSELECT,1947)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116(BITJOIN,1943)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_q = i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116(BITSELECT,1944)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120(LOGICAL,329)@39
    assign i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b;

    // i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129(LOGICAL,335)@39
    assign i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q = i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_q | i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_q;

    // redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo(STALLFIFO,1726)
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V1;
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall;
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_data_in = i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q;
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in_bitsignaltemp = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in[0];
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in_bitsignaltemp = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in[0];
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out[0] = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out_bitsignaltemp;
    assign redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out[0] = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(163),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo (
        .valid_in(redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q),
        .valid_out(redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260(STALLENABLE,2765)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_V0 = SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_s_tv_0 = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out & SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_and0 = SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_V0 & SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_v_s_0 = SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_V0 & SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258(STALLENABLE,2763)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_V0 = SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall = SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and0 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and1 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and2 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V0 & SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_wireValid = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V0 & SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_and2;

    // SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125(STALLENABLE,2782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall) & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_backStall) & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_StallValid = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_backStall & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_StallValid & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_StallValid & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_or0 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_backStall = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V0 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V1 = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V0 & SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120(STALLENABLE,2781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall) & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_backStall) & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_StallValid = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_backStall & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_StallValid & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_StallValid & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_or0 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_backStall = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V0 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V1 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V0 & SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129(STALLENABLE,2787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall) & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed1 = (~ (redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_stall_out) & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_StallValid = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_backStall & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_StallValid & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_StallValid & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_or0 = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_backStall = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V0 = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V1 = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_and0 = SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_wireValid = SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_V1 & SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115(STALLENABLE,2780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall) & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall) & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_StallValid = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_backStall & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_StallValid & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_StallValid & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_or0 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_backStall = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V0 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V1 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_wireValid = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112(STALLENABLE,2779)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall) & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_StallValid = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_backStall & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_StallValid & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_StallValid & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_or0 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_backStall = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V0 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V1 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V0 & SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128(STALLENABLE,2786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backStall) & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_StallValid = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_StallValid & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_StallValid & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_or0 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_backStall = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V0 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V1 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and0 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and1 = SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_V1 & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_wireValid = SE_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_V0 & SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_and1;

    // SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180(STALLENABLE,2736)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_V0 = SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall & SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_and0 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V0 & SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_v_s_0 = SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_V0 & SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99(STALLENABLE,2776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_backStall) & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_StallValid = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_backStall & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_StallValid & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_StallValid & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_or0 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_backStall = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V0 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V1 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V0 & SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_and0;

    // SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178(STALLENABLE,2825)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_V0 = SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_backStall = SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and0 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and1 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_wireValid = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V1 & SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_and1;

    // redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo(STALLFIFO,1761)
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V1;
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_backStall;
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_b;
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in_bitsignaltemp = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in[0];
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in_bitsignaltemp = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in[0];
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out[0] = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out[0] = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo (
        .valid_in(redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_b),
        .valid_out(redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo(STALLENABLE,3347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg0 <= SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg1 <= SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall) & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid) | SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid) | SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_StallValid = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_backStall & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid;
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg0 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_StallValid & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed0;
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_toReg1 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_StallValid & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_or0 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed0;
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireStall = ~ (SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_consumed1 & SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_or0);
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_backStall = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V0 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid & ~ (SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V1 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid & ~ (SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_wireValid = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_valid_out;

    // bubble_join_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo(BITJOIN,2320)
    assign bubble_join_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_q = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_data_out;

    // bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo(BITSELECT,2321)
    assign bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b = $unsigned(bubble_join_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22(STALLENABLE,2681)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_wireValid = i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_valid_out;

    // bubble_join_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo(BITJOIN,2323)
    assign bubble_join_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_q = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_data_out;

    // bubble_select_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo(BITSELECT,2324)
    assign bubble_select_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_b = $unsigned(bubble_join_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22(BLACKBOX,231)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_66@20000000
    // out out_feedback_valid_out_66@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_0 thei_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22 (
        .in_data_in(bubble_select_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_b),
        .in_feedback_stall_in_66(i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_feedback_stall_out_66),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_backStall),
        .in_valid_in(SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_66(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_out_66),
        .out_feedback_valid_out_66(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_valid_out_66),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo(STALLENABLE,3345)
    // Valid signal propagation
    assign SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_V0 = SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_stall_out | ~ (SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_and0 = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out;
    assign SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V20 & SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_and0;

    // redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo(STALLFIFO,1760)
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V2;
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in = SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_backStall;
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_data_in = bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b;
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in_bitsignaltemp = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in[0];
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in_bitsignaltemp = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in[0];
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out[0] = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out[0] = redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo (
        .valid_in(redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b),
        .valid_out(redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo(STALLFIFO,1759)
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V1;
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_backStall;
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_data_in = redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q;
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in_bitsignaltemp = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in[0];
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in_bitsignaltemp = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in[0];
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out[0] = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out[0] = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo (
        .valid_in(redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q),
        .valid_out(redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo(STALLENABLE,3343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg1 <= '0;
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg0 <= SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg1 <= SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg1;
            // Successor 2
            SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg2 <= SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall) & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid) | SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid) | SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg1;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed2 = (~ (redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_stall_out) & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid) | SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg2;
    // Consuming
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_StallValid = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_backStall & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg0 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_StallValid & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed0;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg1 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_StallValid & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed1;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_toReg2 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_StallValid & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or0 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed0;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or1 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed1 & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or0;
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireStall = ~ (SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_consumed2 & SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_or1);
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_backStall = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V0 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid & ~ (SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V1 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid & ~ (SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg1);
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V2 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid & ~ (SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_wireValid = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191(STALLENABLE,2742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed1 = (~ (SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backStall) & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_StallValid = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_StallValid & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_StallValid & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_or0 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V0 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V1 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and0 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and1 = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_wireValid = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_and1;

    // redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo(STALLFIFO,1764)
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V1;
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_backStall;
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_b;
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in_bitsignaltemp = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in[0];
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in_bitsignaltemp = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in[0];
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out[0] = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out[0] = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo (
        .valid_in(redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_b),
        .valid_out(redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo(STALLENABLE,3353)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg0 <= SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg1 <= SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_backStall) & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid) | SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_backStall) & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid) | SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_StallValid = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_backStall & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid;
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg0 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_StallValid & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed0;
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_toReg1 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_StallValid & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_or0 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed0;
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireStall = ~ (SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_consumed1 & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_or0);
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_backStall = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V0 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid & ~ (SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_V1 = SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid & ~ (SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_and0 = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_valid_out;
    assign SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_wireValid = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V0 & SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_and0;

    // SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo(STALLENABLE,3349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg0 <= SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg1 <= SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed0 = (~ (SE_out_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_backStall) & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid) | SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed1 = (~ (redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out) & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid) | SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_StallValid = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_backStall & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid;
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg0 = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_StallValid & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed0;
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_toReg1 = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_StallValid & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_or0 = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed0;
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireStall = ~ (SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_consumed1 & SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_or0);
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_backStall = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V0 = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid & ~ (SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V1 = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid & ~ (SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_wireValid = redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_valid_out;

    // redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo(STALLFIFO,1763)
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in = SE_out_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_V1;
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in = SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_backStall;
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_data_in = bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_b;
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in_bitsignaltemp = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in[0];
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in_bitsignaltemp = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in[0];
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out[0] = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out_bitsignaltemp;
    assign redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out[0] = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo (
        .valid_in(redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_b),
        .valid_out(redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo(STALLENABLE,3351)
    // Valid signal propagation
    assign SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_V0 = SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_stall_out | ~ (SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_and0 = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_valid_out;
    assign SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V18 & SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20(STALLENABLE,2677)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_wireValid = i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_valid_out;

    // bubble_join_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo(BITJOIN,2332)
    assign bubble_join_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_q = redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_data_out;

    // bubble_select_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo(BITSELECT,2333)
    assign bubble_select_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_b = $unsigned(bubble_join_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20(BLACKBOX,229)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_65@20000000
    // out out_feedback_valid_out_65@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_0 thei_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20 (
        .in_data_in(bubble_select_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_b),
        .in_feedback_stall_in_65(i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_feedback_stall_out_65),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_backStall),
        .in_valid_in(SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_V0),
        .out_data_out(),
        .out_feedback_out_65(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_out_65),
        .out_feedback_valid_out_65(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_valid_out_65),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19(BLACKBOX,182)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_65@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_0 thei_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19 (
        .in_data_in(sel_for_coalesced_delay_0_c),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_65(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_out_65),
        .in_feedback_valid_in_65(i_llvm_fpga_push_i1_memdep_phi29_pop19315_push65_ff_rgb24toyv12_c20_out_feedback_valid_out_65),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out),
        .out_feedback_stall_out_65(i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_feedback_stall_out_65),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19(BITJOIN,1982)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_q = i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19(BITSELECT,1983)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_0_ff_rgb24toyv12_c23(LOGICAL,283)@3
    assign i_reduction_ff_rgb24toyv12_c_0_ff_rgb24toyv12_c23_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_b | redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_q;

    // i_reduction_ff_rgb24toyv12_c_3_ff_rgb24toyv12_c34(LOGICAL,320)@3
    assign i_reduction_ff_rgb24toyv12_c_3_ff_rgb24toyv12_c34_q = i_reduction_ff_rgb24toyv12_c_0_ff_rgb24toyv12_c23_q | i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_q;

    // i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33(LOGICAL,317)@3
    assign i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_b;

    // i_reduction_ff_rgb24toyv12_c_4_ff_rgb24toyv12_c35(LOGICAL,331)@3
    assign i_reduction_ff_rgb24toyv12_c_4_ff_rgb24toyv12_c35_q = i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q | i_reduction_ff_rgb24toyv12_c_3_ff_rgb24toyv12_c34_q;

    // c_i32_128295(CONSTANT,37)
    assign c_i32_128295_q = $unsigned(32'b00000000000000000000000010000000);

    // rightShiftStage2Idx1Rng16_uid1377_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1376)@40
    assign rightShiftStage2Idx1Rng16_uid1377_i_shr40_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid1379_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1378)@40
    assign rightShiftStage2Idx1_uid1379_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid1377_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid1372_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1371)@40
    assign rightShiftStage1Idx3Rng12_uid1372_i_shr40_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid1374_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1373)@40
    assign rightShiftStage1Idx3_uid1374_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid1372_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid1369_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1368)@40
    assign rightShiftStage1Idx2Rng8_uid1369_i_shr40_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid1371_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1370)@40
    assign rightShiftStage1Idx2_uid1371_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid1369_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1366_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1365)@40
    assign rightShiftStage1Idx1Rng4_uid1366_i_shr40_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid1368_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1367)@40
    assign rightShiftStage1Idx1_uid1368_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid1366_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid1361_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1360)@40
    assign rightShiftStage0Idx3Rng3_uid1361_i_shr40_ff_rgb24toyv12_c0_shift_x_b = redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid1363_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1362)@40
    assign rightShiftStage0Idx3_uid1363_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid1361_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid1358_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1357)@40
    assign rightShiftStage0Idx2Rng2_uid1358_i_shr40_ff_rgb24toyv12_c0_shift_x_b = redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid1360_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1359)@40
    assign rightShiftStage0Idx2_uid1360_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q, rightShiftStage0Idx2Rng2_uid1358_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x(BITSELECT,1354)@40
    assign rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_b = redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid1357_i_shr40_ff_rgb24toyv12_c0_shift_x(BITJOIN,1356)@40
    assign rightShiftStage0Idx1_uid1357_i_shr40_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_b};

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10(STALLENABLE,3798)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80(STALLENABLE,2497)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_backStall = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80(BLACKBOX,139)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z54_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80(BITJOIN,1849)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80(BITSELECT,1850)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_q[31:0]);

    // i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select(BITSELECT,1519)@35
    assign i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_b[31:18];
    assign i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_b[17:0];

    // i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x(BITSELECT,832)@35
    assign i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b = bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241(STALLENABLE,2667)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_wireValid = i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_valid_out;

    // bubble_join_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo(BITJOIN,2215)
    assign bubble_join_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_q = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_data_out;

    // bubble_select_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo(BITSELECT,2216)
    assign bubble_select_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_b = $unsigned(bubble_join_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241(BLACKBOX,224)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_41@20000000
    // out out_feedback_valid_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi22_push41_0 thei_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241 (
        .in_data_in(bubble_select_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_b),
        .in_feedback_stall_in_41(i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_feedback_stall_out_41),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_backStall),
        .in_valid_in(SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_V0),
        .out_data_out(),
        .out_feedback_out_41(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_out_41),
        .out_feedback_valid_out_41(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_valid_out_41),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo(STALLENABLE,3249)
    // Valid signal propagation
    assign SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_V0 = SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_stall_out | ~ (SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_and0 = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out;
    assign SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V13 & SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_and0;

    // redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo(STALLFIFO,1700)
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V3;
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in = SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_backStall;
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_data_in = i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b;
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in_bitsignaltemp = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in[0];
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in_bitsignaltemp = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in[0];
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out[0] = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out_bitsignaltemp;
    assign redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out[0] = redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(166),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo (
        .valid_in(redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b),
        .valid_out(redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul21_ff_rgb24toyv12_c58_bs4(BITSELECT,928)@35
    assign i_mul21_ff_rgb24toyv12_c58_bs4_in = bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_b[17:0];
    assign i_mul21_ff_rgb24toyv12_c58_bs4_b = i_mul21_ff_rgb24toyv12_c58_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7(STALLENABLE,3792)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70(BLACKBOX,136)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z51_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70 (
        .in_intel_reserved_ffwd_8_0(in_intel_reserved_ffwd_8_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_V0),
        .out_dest_data_out_8_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_dest_data_out_8_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70(BITJOIN,1840)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_dest_data_out_8_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70(BITSELECT,1841)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_q[31:0]);

    // i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select(BITSELECT,1516)@35
    assign i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_b[31:18];
    assign i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_b[17:0];

    // i_mul28_ff_rgb24toyv12_c71_ma3_cma(CHAINMULTADD,1495)@35 + 3
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_reset = ~ (resetn);
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena0 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0];
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena1 = i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena0;
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena2 = i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena0;

    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_c0 = i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_c;
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_a1 = i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_b;
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_c1 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul28_ff_rgb24toyv12_c71_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena2, i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena1, i_mul28_ff_rgb24toyv12_c71_ma3_cma_ena0 }),
        .aclr({ i_mul28_ff_rgb24toyv12_c71_ma3_cma_reset, i_mul28_ff_rgb24toyv12_c71_ma3_cma_reset }),
        .ay(i_mul28_ff_rgb24toyv12_c71_ma3_cma_a1),
        .by(i_mul28_ff_rgb24toyv12_c71_ma3_cma_a0),
        .ax(i_mul28_ff_rgb24toyv12_c71_ma3_cma_c1),
        .bx(i_mul28_ff_rgb24toyv12_c71_ma3_cma_c0),
        .resulta(i_mul28_ff_rgb24toyv12_c71_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul28_ff_rgb24toyv12_c71_ma3_cma_delay ( .xin(i_mul28_ff_rgb24toyv12_c71_ma3_cma_s0), .xout(i_mul28_ff_rgb24toyv12_c71_ma3_cma_qq), .ena(SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul28_ff_rgb24toyv12_c71_ma3_cma_q = $unsigned(i_mul28_ff_rgb24toyv12_c71_ma3_cma_qq[32:0]);

    // bubble_join_i_mul28_ff_rgb24toyv12_c71_ma3_cma(BITJOIN,2167)
    assign bubble_join_i_mul28_ff_rgb24toyv12_c71_ma3_cma_q = i_mul28_ff_rgb24toyv12_c71_ma3_cma_q;

    // rightShiftStage2Idx1Rng16_uid1347_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1346)@40
    assign rightShiftStage2Idx1Rng16_uid1347_i_shr33_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid1349_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1348)@40
    assign rightShiftStage2Idx1_uid1349_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid1347_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid1342_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1341)@40
    assign rightShiftStage1Idx3Rng12_uid1342_i_shr33_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid1344_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1343)@40
    assign rightShiftStage1Idx3_uid1344_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid1342_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid1339_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1338)@40
    assign rightShiftStage1Idx2Rng8_uid1339_i_shr33_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid1341_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1340)@40
    assign rightShiftStage1Idx2_uid1341_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid1339_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1336_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1335)@40
    assign rightShiftStage1Idx1Rng4_uid1336_i_shr33_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid1338_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1337)@40
    assign rightShiftStage1Idx1_uid1338_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid1336_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid1331_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1330)@40
    assign rightShiftStage0Idx3Rng3_uid1331_i_shr33_ff_rgb24toyv12_c0_shift_x_b = redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid1333_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1332)@40
    assign rightShiftStage0Idx3_uid1333_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid1331_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid1328_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1327)@40
    assign rightShiftStage0Idx2Rng2_uid1328_i_shr33_ff_rgb24toyv12_c0_shift_x_b = redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid1330_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1329)@40
    assign rightShiftStage0Idx2_uid1330_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q, rightShiftStage0Idx2Rng2_uid1328_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x(BITSELECT,1324)@40
    assign rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_b = redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid1327_i_shr33_ff_rgb24toyv12_c0_shift_x(BITJOIN,1326)@40
    assign rightShiftStage0Idx1_uid1327_i_shr33_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_b};

    // i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x(BITSELECT,831)@35
    assign i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b = bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236(STALLENABLE,2661)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_wireValid = i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_valid_out;

    // bubble_join_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo(BITJOIN,2218)
    assign bubble_join_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_q = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_data_out;

    // bubble_select_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo(BITSELECT,2219)
    assign bubble_select_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_b = $unsigned(bubble_join_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236(BLACKBOX,221)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_40@20000000
    // out out_feedback_valid_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi19_push40_0 thei_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236 (
        .in_data_in(bubble_select_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_b),
        .in_feedback_stall_in_40(i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_feedback_stall_out_40),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_backStall),
        .in_valid_in(SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_V0),
        .out_data_out(),
        .out_feedback_out_40(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_out_40),
        .out_feedback_valid_out_40(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_valid_out_40),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo(STALLENABLE,3251)
    // Valid signal propagation
    assign SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_V0 = SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_stall_out | ~ (SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_and0 = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out;
    assign SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V11 & SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_and0;

    // redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo(STALLFIFO,1701)
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V3;
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in = SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_backStall;
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_data_in = i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b;
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in_bitsignaltemp = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in[0];
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in_bitsignaltemp = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in[0];
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out[0] = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out_bitsignaltemp;
    assign redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out[0] = redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(166),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo (
        .valid_in(redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b),
        .valid_out(redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11(STALLENABLE,3800)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82(BLACKBOX,140)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z55_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82(BITJOIN,1852)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82(BITSELECT,1853)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_q[31:0]);

    // i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select(BITSELECT,1520)@35
    assign i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_b[31:18];
    assign i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_b[17:0];

    // i_mul36_ff_rgb24toyv12_c83_ma3_cma(CHAINMULTADD,1499)@35 + 3
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_reset = ~ (resetn);
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena0 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0];
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena1 = i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena0;
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena2 = i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena0;

    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_c0 = i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_c;
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_a1 = i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_b;
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_c1 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul36_ff_rgb24toyv12_c83_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena2, i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena1, i_mul36_ff_rgb24toyv12_c83_ma3_cma_ena0 }),
        .aclr({ i_mul36_ff_rgb24toyv12_c83_ma3_cma_reset, i_mul36_ff_rgb24toyv12_c83_ma3_cma_reset }),
        .ay(i_mul36_ff_rgb24toyv12_c83_ma3_cma_a1),
        .by(i_mul36_ff_rgb24toyv12_c83_ma3_cma_a0),
        .ax(i_mul36_ff_rgb24toyv12_c83_ma3_cma_c1),
        .bx(i_mul36_ff_rgb24toyv12_c83_ma3_cma_c0),
        .resulta(i_mul36_ff_rgb24toyv12_c83_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul36_ff_rgb24toyv12_c83_ma3_cma_delay ( .xin(i_mul36_ff_rgb24toyv12_c83_ma3_cma_s0), .xout(i_mul36_ff_rgb24toyv12_c83_ma3_cma_qq), .ena(SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul36_ff_rgb24toyv12_c83_ma3_cma_q = $unsigned(i_mul36_ff_rgb24toyv12_c83_ma3_cma_qq[32:0]);

    // bubble_join_i_mul36_ff_rgb24toyv12_c83_ma3_cma(BITJOIN,2179)
    assign bubble_join_i_mul36_ff_rgb24toyv12_c83_ma3_cma_q = i_mul36_ff_rgb24toyv12_c83_ma3_cma_q;

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12(STALLENABLE,3802)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84(STALLENABLE,2501)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_backStall = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84(BLACKBOX,141)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z56_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84 (
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_V0),
        .out_dest_data_out_7_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_dest_data_out_7_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84(BITJOIN,1855)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_out_dest_data_out_7_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84(BITSELECT,1856)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_q[31:0]);

    // i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select(BITSELECT,1521)@35
    assign i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_b[31:18];
    assign i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_b[17:0];

    // i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x(BITSELECT,830)@35
    assign i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b = bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_b[0:0];

    // redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo(STALLFIFO,1702)
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V3;
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_backStall;
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_data_in = i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b;
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in_bitsignaltemp = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in[0];
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in_bitsignaltemp = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in[0];
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out[0] = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out_bitsignaltemp;
    assign redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out[0] = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(167),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo (
        .valid_in(redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_in_bitsignaltemp),
        .stall_in(redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b),
        .valid_out(redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out_bitsignaltemp),
        .stall_out(redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out_bitsignaltemp),
        .data_out(redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul24_ff_rgb24toyv12_c62_bs4(BITSELECT,958)@35
    assign i_mul24_ff_rgb24toyv12_c62_bs4_in = bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_b[17:0];
    assign i_mul24_ff_rgb24toyv12_c62_bs4_b = i_mul24_ff_rgb24toyv12_c62_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9(STALLENABLE,3796)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74(BLACKBOX,138)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z53_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74 (
        .in_intel_reserved_ffwd_10_0(in_intel_reserved_ffwd_10_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_V0),
        .out_dest_data_out_10_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_dest_data_out_10_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74(BITJOIN,1846)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_dest_data_out_10_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74(BITSELECT,1847)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_q[31:0]);

    // i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select(BITSELECT,1518)@35
    assign i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_b[31:18];
    assign i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_b[17:0];

    // i_mul31_ff_rgb24toyv12_c75_ma3_cma(CHAINMULTADD,1497)@35 + 3
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_reset = ~ (resetn);
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena0 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0];
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena1 = i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena0;
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena2 = i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena0;

    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_c0 = i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_c;
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_a1 = i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_b;
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_c1 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul31_ff_rgb24toyv12_c75_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena2, i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena1, i_mul31_ff_rgb24toyv12_c75_ma3_cma_ena0 }),
        .aclr({ i_mul31_ff_rgb24toyv12_c75_ma3_cma_reset, i_mul31_ff_rgb24toyv12_c75_ma3_cma_reset }),
        .ay(i_mul31_ff_rgb24toyv12_c75_ma3_cma_a1),
        .by(i_mul31_ff_rgb24toyv12_c75_ma3_cma_a0),
        .ax(i_mul31_ff_rgb24toyv12_c75_ma3_cma_c1),
        .bx(i_mul31_ff_rgb24toyv12_c75_ma3_cma_c0),
        .resulta(i_mul31_ff_rgb24toyv12_c75_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul31_ff_rgb24toyv12_c75_ma3_cma_delay ( .xin(i_mul31_ff_rgb24toyv12_c75_ma3_cma_s0), .xout(i_mul31_ff_rgb24toyv12_c75_ma3_cma_qq), .ena(SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul31_ff_rgb24toyv12_c75_ma3_cma_q = $unsigned(i_mul31_ff_rgb24toyv12_c75_ma3_cma_qq[32:0]);

    // bubble_join_i_mul31_ff_rgb24toyv12_c75_ma3_cma(BITJOIN,2173)
    assign bubble_join_i_mul31_ff_rgb24toyv12_c75_ma3_cma_q = i_mul31_ff_rgb24toyv12_c75_ma3_cma_q;

    // bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg(STALLFIFO,4331)
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V2;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_data_in = bubble_join_i_mul31_ff_rgb24toyv12_c75_ma3_cma_q;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul31_ff_rgb24toyv12_c75_ma3_cma_q),
        .valid_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul31_ff_rgb24toyv12_c75_im8_cma(CHAINMULTADD,1479)@35 + 3
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_reset = ~ (resetn);
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_ena0 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0];
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_ena1 = i_mul31_ff_rgb24toyv12_c75_im8_cma_ena0;
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_ena2 = i_mul31_ff_rgb24toyv12_c75_im8_cma_ena0;

    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_c0 = i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul31_ff_rgb24toyv12_c75_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul31_ff_rgb24toyv12_c75_im8_cma_ena2, i_mul31_ff_rgb24toyv12_c75_im8_cma_ena1, i_mul31_ff_rgb24toyv12_c75_im8_cma_ena0 }),
        .aclr({ i_mul31_ff_rgb24toyv12_c75_im8_cma_reset, i_mul31_ff_rgb24toyv12_c75_im8_cma_reset }),
        .ay(i_mul31_ff_rgb24toyv12_c75_im8_cma_a0),
        .ax(i_mul31_ff_rgb24toyv12_c75_im8_cma_c0),
        .resulta(i_mul31_ff_rgb24toyv12_c75_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul31_ff_rgb24toyv12_c75_im8_cma_delay ( .xin(i_mul31_ff_rgb24toyv12_c75_im8_cma_s0), .xout(i_mul31_ff_rgb24toyv12_c75_im8_cma_qq), .ena(SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul31_ff_rgb24toyv12_c75_im8_cma_q = $unsigned(i_mul31_ff_rgb24toyv12_c75_im8_cma_qq[35:0]);

    // bubble_join_i_mul31_ff_rgb24toyv12_c75_im8_cma(BITJOIN,2119)
    assign bubble_join_i_mul31_ff_rgb24toyv12_c75_im8_cma_q = i_mul31_ff_rgb24toyv12_c75_im8_cma_q;

    // bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg(STALLFIFO,4313)
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V1;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_data_in = bubble_join_i_mul31_ff_rgb24toyv12_c75_im8_cma_q;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul31_ff_rgb24toyv12_c75_im8_cma_q),
        .valid_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul31_ff_rgb24toyv12_c75_im0_cma(CHAINMULTADD,1478)@35 + 3
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_reset = ~ (resetn);
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_ena0 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0];
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_ena1 = i_mul31_ff_rgb24toyv12_c75_im0_cma_ena0;
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_ena2 = i_mul31_ff_rgb24toyv12_c75_im0_cma_ena0;

    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_c0 = i_mul31_ff_rgb24toyv12_c75_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul31_ff_rgb24toyv12_c75_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul31_ff_rgb24toyv12_c75_im0_cma_ena2, i_mul31_ff_rgb24toyv12_c75_im0_cma_ena1, i_mul31_ff_rgb24toyv12_c75_im0_cma_ena0 }),
        .aclr({ i_mul31_ff_rgb24toyv12_c75_im0_cma_reset, i_mul31_ff_rgb24toyv12_c75_im0_cma_reset }),
        .ay(i_mul31_ff_rgb24toyv12_c75_im0_cma_a0),
        .ax(i_mul31_ff_rgb24toyv12_c75_im0_cma_c0),
        .resulta(i_mul31_ff_rgb24toyv12_c75_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul31_ff_rgb24toyv12_c75_im0_cma_delay ( .xin(i_mul31_ff_rgb24toyv12_c75_im0_cma_s0), .xout(i_mul31_ff_rgb24toyv12_c75_im0_cma_qq), .ena(SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul31_ff_rgb24toyv12_c75_im0_cma_q = $unsigned(i_mul31_ff_rgb24toyv12_c75_im0_cma_qq[27:0]);

    // bubble_join_i_mul31_ff_rgb24toyv12_c75_im0_cma(BITJOIN,2116)
    assign bubble_join_i_mul31_ff_rgb24toyv12_c75_im0_cma_q = i_mul31_ff_rgb24toyv12_c75_im0_cma_q;

    // bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg(STALLFIFO,4312)
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V0;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_data_in = bubble_join_i_mul31_ff_rgb24toyv12_c75_im0_cma_q;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul31_ff_rgb24toyv12_c75_im0_cma_q),
        .valid_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74(STALLENABLE,2495)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_backStall = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_out_valid_out;

    // SE_i_mul31_ff_rgb24toyv12_c75_im0_cma(STALLENABLE,3169)
    // Valid signal propagation
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V0 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V1 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_V2 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_0 = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_stall_out & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_1 = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_stall_out & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_2 = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_stall_out & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or0 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_0;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or1 = SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_1 | SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or0;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN = ~ (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_2 | SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V1 & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN;
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c53_ff_rgb24toyv12_c74_V0 & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backStall = ~ (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_0 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_v_s_0;
            end

            if (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_0;
            end

            if (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0 & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_0 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1;
            end

            if (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1 & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_1 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1;
            end

            if (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2 & SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_v_2 <= SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5(STALLENABLE,3788)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61(BLACKBOX,135)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z50_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61(BITJOIN,1837)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61(BITSELECT,1838)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_q[31:0]);

    // i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select(BITSELECT,1515)@35
    assign i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_b[31:18];
    assign i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_b[17:0];

    // i_mul24_ff_rgb24toyv12_c62_ma3_cma(CHAINMULTADD,1494)@35 + 3
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_reset = ~ (resetn);
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena0 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0];
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena1 = i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena0;
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena2 = i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena0;

    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_c0 = i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_c;
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_a1 = i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_b;
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_c1 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul24_ff_rgb24toyv12_c62_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena2, i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena1, i_mul24_ff_rgb24toyv12_c62_ma3_cma_ena0 }),
        .aclr({ i_mul24_ff_rgb24toyv12_c62_ma3_cma_reset, i_mul24_ff_rgb24toyv12_c62_ma3_cma_reset }),
        .ay(i_mul24_ff_rgb24toyv12_c62_ma3_cma_a1),
        .by(i_mul24_ff_rgb24toyv12_c62_ma3_cma_a0),
        .ax(i_mul24_ff_rgb24toyv12_c62_ma3_cma_c1),
        .bx(i_mul24_ff_rgb24toyv12_c62_ma3_cma_c0),
        .resulta(i_mul24_ff_rgb24toyv12_c62_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul24_ff_rgb24toyv12_c62_ma3_cma_delay ( .xin(i_mul24_ff_rgb24toyv12_c62_ma3_cma_s0), .xout(i_mul24_ff_rgb24toyv12_c62_ma3_cma_qq), .ena(SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul24_ff_rgb24toyv12_c62_ma3_cma_q = $unsigned(i_mul24_ff_rgb24toyv12_c62_ma3_cma_qq[32:0]);

    // bubble_join_i_mul24_ff_rgb24toyv12_c62_ma3_cma(BITJOIN,2164)
    assign bubble_join_i_mul24_ff_rgb24toyv12_c62_ma3_cma_q = i_mul24_ff_rgb24toyv12_c62_ma3_cma_q;

    // rightShiftStage2Idx1Rng16_uid1317_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1316)@40
    assign rightShiftStage2Idx1Rng16_uid1317_i_shr26_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid1319_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1318)@40
    assign rightShiftStage2Idx1_uid1319_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid1318_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid1317_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid1312_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1311)@40
    assign rightShiftStage1Idx3Rng12_uid1312_i_shr26_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid1314_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1313)@40
    assign rightShiftStage1Idx3_uid1314_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid1313_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid1312_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid1309_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1308)@40
    assign rightShiftStage1Idx2Rng8_uid1309_i_shr26_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid1311_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1310)@40
    assign rightShiftStage1Idx2_uid1311_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid1310_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid1309_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1306_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1305)@40
    assign rightShiftStage1Idx1Rng4_uid1306_i_shr26_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid1308_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1307)@40
    assign rightShiftStage1Idx1_uid1308_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid1307_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid1306_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid1301_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1300)@40
    assign rightShiftStage0Idx3Rng3_uid1301_i_shr26_ff_rgb24toyv12_c0_shift_x_b = redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid1303_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1302)@40
    assign rightShiftStage0Idx3_uid1303_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid1302_i_shr26_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid1301_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid1298_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1297)@40
    assign rightShiftStage0Idx2Rng2_uid1298_i_shr26_ff_rgb24toyv12_c0_shift_x_b = redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid1300_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1299)@40
    assign rightShiftStage0Idx2_uid1300_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q, rightShiftStage0Idx2Rng2_uid1298_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x(BITSELECT,1294)@40
    assign rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_b = redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid1297_i_shr26_ff_rgb24toyv12_c0_shift_x(BITJOIN,1296)@40
    assign rightShiftStage0Idx1_uid1297_i_shr26_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_b};

    // bubble_select_i_mul22_ff_rgb24toyv12_c60_ma3_cma(BITSELECT,2162)
    assign bubble_select_i_mul22_ff_rgb24toyv12_c60_ma3_cma_b = $unsigned(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_data_out[32:0]);

    // i_mul22_ff_rgb24toyv12_c60_sums_align_1(BITSHIFT,951)@38
    assign i_mul22_ff_rgb24toyv12_c60_sums_align_1_qint = { bubble_select_i_mul22_ff_rgb24toyv12_c60_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul22_ff_rgb24toyv12_c60_sums_align_1_q = i_mul22_ff_rgb24toyv12_c60_sums_align_1_qint[50:0];

    // bubble_select_i_mul22_ff_rgb24toyv12_c60_im0_cma(BITSELECT,2093)
    assign bubble_select_i_mul22_ff_rgb24toyv12_c60_im0_cma_b = $unsigned(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul22_ff_rgb24toyv12_c60_im8_cma(BITSELECT,2096)
    assign bubble_select_i_mul22_ff_rgb24toyv12_c60_im8_cma_b = $unsigned(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_data_out[35:0]);

    // i_mul22_ff_rgb24toyv12_c60_sums_join_0(BITJOIN,950)@38
    assign i_mul22_ff_rgb24toyv12_c60_sums_join_0_q = {bubble_select_i_mul22_ff_rgb24toyv12_c60_im0_cma_b, bubble_select_i_mul22_ff_rgb24toyv12_c60_im8_cma_b};

    // i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0(ADD,953)@38
    assign i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_a = {1'b0, i_mul22_ff_rgb24toyv12_c60_sums_join_0_q};
    assign i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_b = {14'b00000000000000, i_mul22_ff_rgb24toyv12_c60_sums_align_1_q};
    assign i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_o = $unsigned(i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_a) + $unsigned(i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_b);
    assign i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_q = i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x(BITSELECT,666)@38
    assign bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_in = i_mul22_ff_rgb24toyv12_c60_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_b = bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_in[31:0];

    // bubble_select_i_mul24_ff_rgb24toyv12_c62_ma3_cma(BITSELECT,2165)
    assign bubble_select_i_mul24_ff_rgb24toyv12_c62_ma3_cma_b = $unsigned(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_data_out[32:0]);

    // i_mul24_ff_rgb24toyv12_c62_sums_align_1(BITSHIFT,966)@38
    assign i_mul24_ff_rgb24toyv12_c62_sums_align_1_qint = { bubble_select_i_mul24_ff_rgb24toyv12_c62_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul24_ff_rgb24toyv12_c62_sums_align_1_q = i_mul24_ff_rgb24toyv12_c62_sums_align_1_qint[50:0];

    // bubble_select_i_mul24_ff_rgb24toyv12_c62_im0_cma(BITSELECT,2099)
    assign bubble_select_i_mul24_ff_rgb24toyv12_c62_im0_cma_b = $unsigned(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul24_ff_rgb24toyv12_c62_im8_cma(BITSELECT,2102)
    assign bubble_select_i_mul24_ff_rgb24toyv12_c62_im8_cma_b = $unsigned(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_data_out[35:0]);

    // i_mul24_ff_rgb24toyv12_c62_sums_join_0(BITJOIN,965)@38
    assign i_mul24_ff_rgb24toyv12_c62_sums_join_0_q = {bubble_select_i_mul24_ff_rgb24toyv12_c62_im0_cma_b, bubble_select_i_mul24_ff_rgb24toyv12_c62_im8_cma_b};

    // i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0(ADD,968)@38
    assign i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_a = {1'b0, i_mul24_ff_rgb24toyv12_c62_sums_join_0_q};
    assign i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_b = {14'b00000000000000, i_mul24_ff_rgb24toyv12_c62_sums_align_1_q};
    assign i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_o = $unsigned(i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_a) + $unsigned(i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_b);
    assign i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_q = i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x(BITSELECT,667)@38
    assign bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_in = i_mul24_ff_rgb24toyv12_c62_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_b = bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_in[31:0];

    // join_for_coalesced_delay_4(BITJOIN,1682)
    assign join_for_coalesced_delay_4_q = {bgTrunc_i_mul22_ff_rgb24toyv12_c60_sel_x_b, bgTrunc_i_mul24_ff_rgb24toyv12_c62_sel_x_b};

    // coalesced_delay_4_0(REG,1819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_4_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_4_0_backEN == 1'b1)
        begin
            coalesced_delay_4_0_q <= $unsigned(join_for_coalesced_delay_4_q);
        end
    end

    // sel_for_coalesced_delay_4(BITSELECT,1683)
    assign sel_for_coalesced_delay_4_b = $unsigned(coalesced_delay_4_0_q[31:0]);
    assign sel_for_coalesced_delay_4_c = $unsigned(coalesced_delay_4_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63(ADD,315)@39
    assign i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_a = {1'b0, sel_for_coalesced_delay_4_c};
    assign i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_b = {1'b0, sel_for_coalesced_delay_4_b};
    assign i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_o = $unsigned(i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_b);
    assign i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_q = i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_sel_x(BITSELECT,680)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_sel_x_b = i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_q[31:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3(STALLENABLE,3784)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57(STALLENABLE,2485)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_backStall = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57(BLACKBOX,133)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z48_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57(BITJOIN,1831)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57(BITSELECT,1832)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_q[31:0]);

    // i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select(BITSELECT,1513)@35
    assign i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_b[31:18];
    assign i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_b[17:0];

    // i_mul21_ff_rgb24toyv12_c58_ma3_cma(CHAINMULTADD,1492)@35 + 3
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_reset = ~ (resetn);
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena0 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0];
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena1 = i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena0;
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena2 = i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena0;

    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_c0 = i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_c;
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_a1 = i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_b;
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_c1 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul21_ff_rgb24toyv12_c58_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena2, i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena1, i_mul21_ff_rgb24toyv12_c58_ma3_cma_ena0 }),
        .aclr({ i_mul21_ff_rgb24toyv12_c58_ma3_cma_reset, i_mul21_ff_rgb24toyv12_c58_ma3_cma_reset }),
        .ay(i_mul21_ff_rgb24toyv12_c58_ma3_cma_a1),
        .by(i_mul21_ff_rgb24toyv12_c58_ma3_cma_a0),
        .ax(i_mul21_ff_rgb24toyv12_c58_ma3_cma_c1),
        .bx(i_mul21_ff_rgb24toyv12_c58_ma3_cma_c0),
        .resulta(i_mul21_ff_rgb24toyv12_c58_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul21_ff_rgb24toyv12_c58_ma3_cma_delay ( .xin(i_mul21_ff_rgb24toyv12_c58_ma3_cma_s0), .xout(i_mul21_ff_rgb24toyv12_c58_ma3_cma_qq), .ena(SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul21_ff_rgb24toyv12_c58_ma3_cma_q = $unsigned(i_mul21_ff_rgb24toyv12_c58_ma3_cma_qq[32:0]);

    // bubble_join_i_mul21_ff_rgb24toyv12_c58_ma3_cma(BITJOIN,2158)
    assign bubble_join_i_mul21_ff_rgb24toyv12_c58_ma3_cma_q = i_mul21_ff_rgb24toyv12_c58_ma3_cma_q;

    // i_mul21_ff_rgb24toyv12_c58_im0_cma(CHAINMULTADD,1468)@35 + 3
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_reset = ~ (resetn);
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_ena0 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0];
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_ena1 = i_mul21_ff_rgb24toyv12_c58_im0_cma_ena0;
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_ena2 = i_mul21_ff_rgb24toyv12_c58_im0_cma_ena0;

    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_c0 = i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul21_ff_rgb24toyv12_c58_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul21_ff_rgb24toyv12_c58_im0_cma_ena2, i_mul21_ff_rgb24toyv12_c58_im0_cma_ena1, i_mul21_ff_rgb24toyv12_c58_im0_cma_ena0 }),
        .aclr({ i_mul21_ff_rgb24toyv12_c58_im0_cma_reset, i_mul21_ff_rgb24toyv12_c58_im0_cma_reset }),
        .ay(i_mul21_ff_rgb24toyv12_c58_im0_cma_a0),
        .ax(i_mul21_ff_rgb24toyv12_c58_im0_cma_c0),
        .resulta(i_mul21_ff_rgb24toyv12_c58_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul21_ff_rgb24toyv12_c58_im0_cma_delay ( .xin(i_mul21_ff_rgb24toyv12_c58_im0_cma_s0), .xout(i_mul21_ff_rgb24toyv12_c58_im0_cma_qq), .ena(SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul21_ff_rgb24toyv12_c58_im0_cma_q = $unsigned(i_mul21_ff_rgb24toyv12_c58_im0_cma_qq[27:0]);

    // bubble_join_i_mul21_ff_rgb24toyv12_c58_im0_cma(BITJOIN,2086)
    assign bubble_join_i_mul21_ff_rgb24toyv12_c58_im0_cma_q = i_mul21_ff_rgb24toyv12_c58_im0_cma_q;

    // bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg(STALLFIFO,4302)
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V0;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_backStall;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_data_in = bubble_join_i_mul21_ff_rgb24toyv12_c58_im0_cma_q;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul21_ff_rgb24toyv12_c58_im0_cma_q),
        .valid_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul21_ff_rgb24toyv12_c58_im8_cma(CHAINMULTADD,1469)@35 + 3
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_reset = ~ (resetn);
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_ena0 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0];
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_ena1 = i_mul21_ff_rgb24toyv12_c58_im8_cma_ena0;
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_ena2 = i_mul21_ff_rgb24toyv12_c58_im8_cma_ena0;

    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_c0 = i_mul21_ff_rgb24toyv12_c58_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul21_ff_rgb24toyv12_c58_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul21_ff_rgb24toyv12_c58_im8_cma_ena2, i_mul21_ff_rgb24toyv12_c58_im8_cma_ena1, i_mul21_ff_rgb24toyv12_c58_im8_cma_ena0 }),
        .aclr({ i_mul21_ff_rgb24toyv12_c58_im8_cma_reset, i_mul21_ff_rgb24toyv12_c58_im8_cma_reset }),
        .ay(i_mul21_ff_rgb24toyv12_c58_im8_cma_a0),
        .ax(i_mul21_ff_rgb24toyv12_c58_im8_cma_c0),
        .resulta(i_mul21_ff_rgb24toyv12_c58_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul21_ff_rgb24toyv12_c58_im8_cma_delay ( .xin(i_mul21_ff_rgb24toyv12_c58_im8_cma_s0), .xout(i_mul21_ff_rgb24toyv12_c58_im8_cma_qq), .ena(SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul21_ff_rgb24toyv12_c58_im8_cma_q = $unsigned(i_mul21_ff_rgb24toyv12_c58_im8_cma_qq[35:0]);

    // bubble_join_i_mul21_ff_rgb24toyv12_c58_im8_cma(BITJOIN,2089)
    assign bubble_join_i_mul21_ff_rgb24toyv12_c58_im8_cma_q = i_mul21_ff_rgb24toyv12_c58_im8_cma_q;

    // bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg(STALLFIFO,4303)
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V1;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_backStall;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_data_in = bubble_join_i_mul21_ff_rgb24toyv12_c58_im8_cma_q;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul21_ff_rgb24toyv12_c58_im8_cma_q),
        .valid_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data(STALLENABLE,3910)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_V0 = SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_backStall = SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and0 = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and1 = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_wireValid = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_and1;

    // bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg(STALLFIFO,4326)
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V2;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_backStall;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_data_in = bubble_join_i_mul21_ff_rgb24toyv12_c58_ma3_cma_q;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul21_ff_rgb24toyv12_c58_ma3_cma_q),
        .valid_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_mul21_ff_rgb24toyv12_c58_ma3_cma(BITSELECT,2159)
    assign bubble_select_i_mul21_ff_rgb24toyv12_c58_ma3_cma_b = $unsigned(bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_data_out[32:0]);

    // i_mul21_ff_rgb24toyv12_c58_sums_align_1(BITSHIFT,936)@38
    assign i_mul21_ff_rgb24toyv12_c58_sums_align_1_qint = { bubble_select_i_mul21_ff_rgb24toyv12_c58_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul21_ff_rgb24toyv12_c58_sums_align_1_q = i_mul21_ff_rgb24toyv12_c58_sums_align_1_qint[50:0];

    // bubble_select_i_mul21_ff_rgb24toyv12_c58_im0_cma(BITSELECT,2087)
    assign bubble_select_i_mul21_ff_rgb24toyv12_c58_im0_cma_b = $unsigned(bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul21_ff_rgb24toyv12_c58_im8_cma(BITSELECT,2090)
    assign bubble_select_i_mul21_ff_rgb24toyv12_c58_im8_cma_b = $unsigned(bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_data_out[35:0]);

    // i_mul21_ff_rgb24toyv12_c58_sums_join_0(BITJOIN,935)@38
    assign i_mul21_ff_rgb24toyv12_c58_sums_join_0_q = {bubble_select_i_mul21_ff_rgb24toyv12_c58_im0_cma_b, bubble_select_i_mul21_ff_rgb24toyv12_c58_im8_cma_b};

    // i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0(ADD,938)@38
    assign i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_a = {1'b0, i_mul21_ff_rgb24toyv12_c58_sums_join_0_q};
    assign i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_b = {14'b00000000000000, i_mul21_ff_rgb24toyv12_c58_sums_align_1_q};
    assign i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_o = $unsigned(i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_a) + $unsigned(i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_b);
    assign i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_q = i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x(BITSELECT,665)@38
    assign bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_in = i_mul21_ff_rgb24toyv12_c58_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b = bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_in[31:0];

    // redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0(REG,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64(ADD,316)@39
    assign i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_a = {1'b0, redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_o = $unsigned(i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_b);
    assign i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_q = i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x(BITSELECT,681)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b = i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_q[31:0];

    // redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0(REG,1712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b);
        end
    end

    // rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x(MUX,1304)@40
    assign rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_s or redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q or rightShiftStage0Idx1_uid1297_i_shr26_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid1300_i_shr26_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid1303_i_shr26_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q = redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid1297_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid1300_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid1303_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x(MUX,1315)@40
    assign rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid1308_i_shr26_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid1311_i_shr26_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid1314_i_shr26_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid1305_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid1308_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid1311_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid1314_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x(MUX,1320)@40 + 1
    assign rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q <= 32'b0;
        end
        else if (SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN == 1'b1)
        begin
            unique case (rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s)
                1'b0 : rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q <= SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D1;
                1'b1 : rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q <= SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D2;
                default : rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q <= 32'b0;
            endcase
        end
    end

    // redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo(STALLFIFO,1694)
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in = SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V0;
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in = SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall;
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_data_in = rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in_bitsignaltemp = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in[0];
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in_bitsignaltemp = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in[0];
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out[0] = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out_bitsignaltemp;
    assign redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out[0] = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo (
        .valid_in(redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_in_bitsignaltemp),
        .data_in(rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q),
        .valid_out(redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x(STALLENABLE,3061)
    // Valid signal propagation
    assign SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0;
    // Stall signal propagation
    assign SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s_tv_0 = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_stall_out & SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0;
    // Backward Enable generation
    assign SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN = ~ (SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_v_s_0 = SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN & SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V;
    // Backward Stall generation
    assign SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall = ~ (SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backEN == 1'b0)
            begin
                SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0 <= SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0 & SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_s_tv_0;
            end
            else
            begin
                SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_R_v_0 <= SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_v_s_0;
            end

        end
    end

    // SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x(STALLREG,4345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid <= 1'b0;
            SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data0 <= 1'bx;
            SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data2 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid <= SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall & (SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid | SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_i_valid);

            if (SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data0 <= $unsigned(rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d);
                SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data1 <= $unsigned(rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q);
                SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data2 <= $unsigned(rightShiftStage2Idx1_uid1319_i_shr26_ff_rgb24toyv12_c0_shift_x_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_and0 = SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_V0;
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_i_valid = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V1 & SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_and0;
    // Stall signal propagation
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid | ~ (SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_i_valid);

    // Valid
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_V = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid : SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_i_valid;

    // Data0
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D0 = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data0 : rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    // Data1
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D1 = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data1 : rightShiftStage1_uid1316_i_shr26_ff_rgb24toyv12_c0_shift_x_q;
    // Data2
    assign SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_D2 = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_r_data2 : rightShiftStage2Idx1_uid1319_i_shr26_ff_rgb24toyv12_c0_shift_x_q;

    // SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x(STALLENABLE,3045)
    // Valid signal propagation
    assign SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_wireValid;
    // Backward Stall generation
    assign SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall = SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall | ~ (SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_and0 = SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_V0;
    assign SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_wireValid = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V0 & SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_and0;

    // SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0(STALLENABLE,3268)
    // Valid signal propagation
    assign SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_V0 = SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backEN = ~ (SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_v_s_0 = SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_V0;
    // Backward Stall generation
    assign SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backStall = ~ (SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0 <= SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0 & SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_R_v_0 <= SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0(STALLENABLE,3273)
    // Valid signal propagation
    assign SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_V0 = SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_backStall & SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backEN = ~ (SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_v_s_0 = SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backStall = ~ (SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0 <= SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0 & SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_R_v_0 <= SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63(STALLENABLE,2767)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_V0 = SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_backStall = SE_redist42_bgTrunc_i_reduction_ff_rgb24toyv12_c_28_ff_rgb24toyv12_c64_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_and0 = SE_coalesced_delay_4_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_wireValid = SE_redist55_bgTrunc_i_mul21_ff_rgb24toyv12_c58_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_and0;

    // SE_coalesced_delay_4_0(STALLENABLE,3441)
    // Valid signal propagation
    assign SE_coalesced_delay_4_0_V0 = SE_coalesced_delay_4_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_4_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_27_ff_rgb24toyv12_c63_backStall & SE_coalesced_delay_4_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_4_0_backEN = ~ (SE_coalesced_delay_4_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_4_0_v_s_0 = SE_coalesced_delay_4_0_backEN & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_4_0_backStall = ~ (SE_coalesced_delay_4_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_4_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_4_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_R_v_0 & SE_coalesced_delay_4_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4(STALLENABLE,3786)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59(STALLENABLE,2487)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_backStall = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59(BLACKBOX,134)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z49_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59(BITJOIN,1834)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59(BITSELECT,1835)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_q[31:0]);

    // i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select(BITSELECT,1514)@35
    assign i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_b[31:18];
    assign i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_b[17:0];

    // i_mul22_ff_rgb24toyv12_c60_im0_cma(CHAINMULTADD,1470)@35 + 3
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_reset = ~ (resetn);
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_ena0 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0];
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_ena1 = i_mul22_ff_rgb24toyv12_c60_im0_cma_ena0;
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_ena2 = i_mul22_ff_rgb24toyv12_c60_im0_cma_ena0;

    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_c0 = i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul22_ff_rgb24toyv12_c60_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul22_ff_rgb24toyv12_c60_im0_cma_ena2, i_mul22_ff_rgb24toyv12_c60_im0_cma_ena1, i_mul22_ff_rgb24toyv12_c60_im0_cma_ena0 }),
        .aclr({ i_mul22_ff_rgb24toyv12_c60_im0_cma_reset, i_mul22_ff_rgb24toyv12_c60_im0_cma_reset }),
        .ay(i_mul22_ff_rgb24toyv12_c60_im0_cma_a0),
        .ax(i_mul22_ff_rgb24toyv12_c60_im0_cma_c0),
        .resulta(i_mul22_ff_rgb24toyv12_c60_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul22_ff_rgb24toyv12_c60_im0_cma_delay ( .xin(i_mul22_ff_rgb24toyv12_c60_im0_cma_s0), .xout(i_mul22_ff_rgb24toyv12_c60_im0_cma_qq), .ena(SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul22_ff_rgb24toyv12_c60_im0_cma_q = $unsigned(i_mul22_ff_rgb24toyv12_c60_im0_cma_qq[27:0]);

    // bubble_join_i_mul22_ff_rgb24toyv12_c60_im0_cma(BITJOIN,2092)
    assign bubble_join_i_mul22_ff_rgb24toyv12_c60_im0_cma_q = i_mul22_ff_rgb24toyv12_c60_im0_cma_q;

    // bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg(STALLFIFO,4304)
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V0;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_data_in = bubble_join_i_mul22_ff_rgb24toyv12_c60_im0_cma_q;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul22_ff_rgb24toyv12_c60_im0_cma_q),
        .valid_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul22_ff_rgb24toyv12_c60_im8_cma(CHAINMULTADD,1471)@35 + 3
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_reset = ~ (resetn);
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_ena0 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0];
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_ena1 = i_mul22_ff_rgb24toyv12_c60_im8_cma_ena0;
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_ena2 = i_mul22_ff_rgb24toyv12_c60_im8_cma_ena0;

    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_c0 = i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul22_ff_rgb24toyv12_c60_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul22_ff_rgb24toyv12_c60_im8_cma_ena2, i_mul22_ff_rgb24toyv12_c60_im8_cma_ena1, i_mul22_ff_rgb24toyv12_c60_im8_cma_ena0 }),
        .aclr({ i_mul22_ff_rgb24toyv12_c60_im8_cma_reset, i_mul22_ff_rgb24toyv12_c60_im8_cma_reset }),
        .ay(i_mul22_ff_rgb24toyv12_c60_im8_cma_a0),
        .ax(i_mul22_ff_rgb24toyv12_c60_im8_cma_c0),
        .resulta(i_mul22_ff_rgb24toyv12_c60_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul22_ff_rgb24toyv12_c60_im8_cma_delay ( .xin(i_mul22_ff_rgb24toyv12_c60_im8_cma_s0), .xout(i_mul22_ff_rgb24toyv12_c60_im8_cma_qq), .ena(SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul22_ff_rgb24toyv12_c60_im8_cma_q = $unsigned(i_mul22_ff_rgb24toyv12_c60_im8_cma_qq[35:0]);

    // bubble_join_i_mul22_ff_rgb24toyv12_c60_im8_cma(BITJOIN,2095)
    assign bubble_join_i_mul22_ff_rgb24toyv12_c60_im8_cma_q = i_mul22_ff_rgb24toyv12_c60_im8_cma_q;

    // bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg(STALLFIFO,4305)
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V1;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_data_in = bubble_join_i_mul22_ff_rgb24toyv12_c60_im8_cma_q;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul22_ff_rgb24toyv12_c60_im8_cma_q),
        .valid_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul22_ff_rgb24toyv12_c60_ma3_cma(CHAINMULTADD,1493)@35 + 3
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_reset = ~ (resetn);
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena0 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0];
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena1 = i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena0;
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena2 = i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena0;

    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_c0 = i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_c;
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_a1 = i_mul22_ff_rgb24toyv12_c60_bs2_merged_bit_select_b;
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_c1 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul22_ff_rgb24toyv12_c60_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena2, i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena1, i_mul22_ff_rgb24toyv12_c60_ma3_cma_ena0 }),
        .aclr({ i_mul22_ff_rgb24toyv12_c60_ma3_cma_reset, i_mul22_ff_rgb24toyv12_c60_ma3_cma_reset }),
        .ay(i_mul22_ff_rgb24toyv12_c60_ma3_cma_a1),
        .by(i_mul22_ff_rgb24toyv12_c60_ma3_cma_a0),
        .ax(i_mul22_ff_rgb24toyv12_c60_ma3_cma_c1),
        .bx(i_mul22_ff_rgb24toyv12_c60_ma3_cma_c0),
        .resulta(i_mul22_ff_rgb24toyv12_c60_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul22_ff_rgb24toyv12_c60_ma3_cma_delay ( .xin(i_mul22_ff_rgb24toyv12_c60_ma3_cma_s0), .xout(i_mul22_ff_rgb24toyv12_c60_ma3_cma_qq), .ena(SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul22_ff_rgb24toyv12_c60_ma3_cma_q = $unsigned(i_mul22_ff_rgb24toyv12_c60_ma3_cma_qq[32:0]);

    // bubble_join_i_mul22_ff_rgb24toyv12_c60_ma3_cma(BITJOIN,2161)
    assign bubble_join_i_mul22_ff_rgb24toyv12_c60_ma3_cma_q = i_mul22_ff_rgb24toyv12_c60_ma3_cma_q;

    // bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg(STALLFIFO,4327)
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V2;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_data_in = bubble_join_i_mul22_ff_rgb24toyv12_c60_ma3_cma_q;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul22_ff_rgb24toyv12_c60_ma3_cma_q),
        .valid_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data(STALLENABLE,3918)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_V0 = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall = SE_coalesced_delay_4_0_backStall | ~ (SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and0 = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and1 = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and2 = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and3 = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and4 = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_wireValid = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_and4;

    // bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg(STALLFIFO,4328)
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V2;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_data_in = bubble_join_i_mul24_ff_rgb24toyv12_c62_ma3_cma_q;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul24_ff_rgb24toyv12_c62_ma3_cma_q),
        .valid_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul24_ff_rgb24toyv12_c62_im8_cma(CHAINMULTADD,1473)@35 + 3
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_reset = ~ (resetn);
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_ena0 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0];
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_ena1 = i_mul24_ff_rgb24toyv12_c62_im8_cma_ena0;
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_ena2 = i_mul24_ff_rgb24toyv12_c62_im8_cma_ena0;

    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_c0 = i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul24_ff_rgb24toyv12_c62_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul24_ff_rgb24toyv12_c62_im8_cma_ena2, i_mul24_ff_rgb24toyv12_c62_im8_cma_ena1, i_mul24_ff_rgb24toyv12_c62_im8_cma_ena0 }),
        .aclr({ i_mul24_ff_rgb24toyv12_c62_im8_cma_reset, i_mul24_ff_rgb24toyv12_c62_im8_cma_reset }),
        .ay(i_mul24_ff_rgb24toyv12_c62_im8_cma_a0),
        .ax(i_mul24_ff_rgb24toyv12_c62_im8_cma_c0),
        .resulta(i_mul24_ff_rgb24toyv12_c62_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul24_ff_rgb24toyv12_c62_im8_cma_delay ( .xin(i_mul24_ff_rgb24toyv12_c62_im8_cma_s0), .xout(i_mul24_ff_rgb24toyv12_c62_im8_cma_qq), .ena(SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul24_ff_rgb24toyv12_c62_im8_cma_q = $unsigned(i_mul24_ff_rgb24toyv12_c62_im8_cma_qq[35:0]);

    // bubble_join_i_mul24_ff_rgb24toyv12_c62_im8_cma(BITJOIN,2101)
    assign bubble_join_i_mul24_ff_rgb24toyv12_c62_im8_cma_q = i_mul24_ff_rgb24toyv12_c62_im8_cma_q;

    // bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg(STALLFIFO,4307)
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V1;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_data_in = bubble_join_i_mul24_ff_rgb24toyv12_c62_im8_cma_q;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul24_ff_rgb24toyv12_c62_im8_cma_q),
        .valid_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul24_ff_rgb24toyv12_c62_im0_cma(CHAINMULTADD,1472)@35 + 3
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_reset = ~ (resetn);
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_ena0 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0];
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_ena1 = i_mul24_ff_rgb24toyv12_c62_im0_cma_ena0;
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_ena2 = i_mul24_ff_rgb24toyv12_c62_im0_cma_ena0;

    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_c0 = i_mul24_ff_rgb24toyv12_c62_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul24_ff_rgb24toyv12_c62_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul24_ff_rgb24toyv12_c62_im0_cma_ena2, i_mul24_ff_rgb24toyv12_c62_im0_cma_ena1, i_mul24_ff_rgb24toyv12_c62_im0_cma_ena0 }),
        .aclr({ i_mul24_ff_rgb24toyv12_c62_im0_cma_reset, i_mul24_ff_rgb24toyv12_c62_im0_cma_reset }),
        .ay(i_mul24_ff_rgb24toyv12_c62_im0_cma_a0),
        .ax(i_mul24_ff_rgb24toyv12_c62_im0_cma_c0),
        .resulta(i_mul24_ff_rgb24toyv12_c62_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul24_ff_rgb24toyv12_c62_im0_cma_delay ( .xin(i_mul24_ff_rgb24toyv12_c62_im0_cma_s0), .xout(i_mul24_ff_rgb24toyv12_c62_im0_cma_qq), .ena(SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul24_ff_rgb24toyv12_c62_im0_cma_q = $unsigned(i_mul24_ff_rgb24toyv12_c62_im0_cma_qq[27:0]);

    // bubble_join_i_mul24_ff_rgb24toyv12_c62_im0_cma(BITJOIN,2098)
    assign bubble_join_i_mul24_ff_rgb24toyv12_c62_im0_cma_q = i_mul24_ff_rgb24toyv12_c62_im0_cma_q;

    // bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg(STALLFIFO,4306)
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V0;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_backStall;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_data_in = bubble_join_i_mul24_ff_rgb24toyv12_c62_im0_cma_q;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul24_ff_rgb24toyv12_c62_im0_cma_q),
        .valid_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61(STALLENABLE,2489)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_backStall = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_out_valid_out;

    // SE_i_mul24_ff_rgb24toyv12_c62_im0_cma(STALLENABLE,3163)
    // Valid signal propagation
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V0 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V1 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_V2 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_0 = bubble_out_i_mul24_ff_rgb24toyv12_c62_im0_cma_data_reg_stall_out & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_1 = bubble_out_i_mul24_ff_rgb24toyv12_c62_im8_cma_data_reg_stall_out & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_2 = bubble_out_i_mul24_ff_rgb24toyv12_c62_ma3_cma_data_reg_stall_out & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or0 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_0;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or1 = SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_1 | SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or0;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN = ~ (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_2 | SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V0 & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN;
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c50_ff_rgb24toyv12_c61_V0 & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backStall = ~ (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_0 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_v_s_0;
            end

            if (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_0;
            end

            if (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0 & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_0 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1;
            end

            if (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1 & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_1 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1;
            end

            if (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2 & SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_v_2 <= SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45(STALLENABLE,2515)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg0 <= SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg1 <= SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg2 <= SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg3 <= SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed0 = (~ (SE_i_mul24_ff_rgb24toyv12_c62_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid) | SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed1 = (~ (SE_i_mul31_ff_rgb24toyv12_c75_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid) | SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed2 = (~ (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid) | SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed3 = (~ (redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid) | SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_backStall & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg1 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg2 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_toReg3 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_StallValid & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or1 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed1 & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or0;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or2 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed2 & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or1;
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_consumed3 & SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_or2);
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_backStall = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V1 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V2 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V3 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_wireValid = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_valid;

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x(CONSTANT,723)
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // c_i32_0291(CONSTANT,36)
    assign c_i32_0291_q = $unsigned(32'b00000000000000000000000000000000);

    // SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0(STALLENABLE,3411)
    // Valid signal propagation
    assign SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_V0 = SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_s_tv_0 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall & SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN = ~ (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_v_s_0 = SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN & SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_V0;
    // Backward Stall generation
    assign SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backStall = ~ (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN == 1'b0)
            begin
                SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0 <= SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0 & SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_R_v_0 <= SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo(STALLENABLE,3303)
    // Valid signal propagation
    assign SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_V0 = SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_backStall = SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backStall | ~ (SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_wireValid = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out;

    // redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo(STALLFIFO,1738)
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V0;
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in = SE_out_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_backStall;
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_data_in = redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q;
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in_bitsignaltemp = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in[0];
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in_bitsignaltemp = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in[0];
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out[0] = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out_bitsignaltemp;
    assign redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out[0] = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo (
        .valid_in(redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_in_bitsignaltemp),
        .data_in(redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q),
        .valid_out(redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITSELECT,1415)@2
    assign leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_in = bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b[30:0];
    assign leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid1417_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITJOIN,1416)@2
    assign leftShiftStage0Idx1_uid1417_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng1_uid1416_i_unnamed_ff_rgb24toyv12_c0_shift_x_b, GND_q};

    // bubble_join_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11(BITJOIN,2035)
    assign bubble_join_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_q = i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11(BITSELECT,2036)
    assign bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_q[31:0]);

    // leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x(MUX,1418)@2
    assign leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_s or bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b or leftShiftStage0Idx1_uid1417_i_unnamed_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b;
            1'b1 : leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid1417_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_unnamed_ff_rgb24toyv12_c12_vt_select_31(BITSELECT,378)@2
    assign i_unnamed_ff_rgb24toyv12_c12_vt_select_31_b = leftShiftStage0_uid1419_i_unnamed_ff_rgb24toyv12_c0_shift_x_q[31:1];

    // i_unnamed_ff_rgb24toyv12_c12_vt_join(BITJOIN,377)@2
    assign i_unnamed_ff_rgb24toyv12_c12_vt_join_q = {i_unnamed_ff_rgb24toyv12_c12_vt_select_31_b, GND_q};

    // SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo(STALLENABLE,3277)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg0 <= '0;
            SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg0 <= SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg0;
            // Successor 1
            SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg1 <= SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed0 = (~ (redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out) & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid) | SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg0;
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed1 = (~ (SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall) & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid) | SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg1;
    // Consuming
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_StallValid = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_backStall & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid;
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg0 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_StallValid & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed0;
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_toReg1 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_StallValid & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_or0 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed0;
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireStall = ~ (SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_consumed1 & SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_or0);
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_backStall = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V0 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid & ~ (SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg0);
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V1 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid & ~ (SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_wireValid = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out;

    // redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo(STALLFIFO,1719)
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V1;
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_backStall;
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_data_in = i_unnamed_ff_rgb24toyv12_c12_vt_join_q;
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in_bitsignaltemp = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in[0];
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in_bitsignaltemp = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in[0];
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out[0] = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out_bitsignaltemp;
    assign redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out[0] = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo (
        .valid_in(redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_ff_rgb24toyv12_c12_vt_join_q),
        .valid_out(redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo(BITJOIN,2290)
    assign bubble_join_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_q = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_data_out;

    // bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo(BITSELECT,2291)
    assign bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_b = $unsigned(bubble_join_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_q[31:0]);

    // i_idxprom42_ff_rgb24toyv12_c90_sel_x(BITSELECT,823)@40
    assign i_idxprom42_ff_rgb24toyv12_c90_sel_x_b = {32'b00000000000000000000000000000000, bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_b[31:0]};

    // i_idxprom42_ff_rgb24toyv12_c90_vt_select_31(BITSELECT,99)@40
    assign i_idxprom42_ff_rgb24toyv12_c90_vt_select_31_b = i_idxprom42_ff_rgb24toyv12_c90_sel_x_b[31:0];

    // i_idxprom42_ff_rgb24toyv12_c90_vt_join(BITJOIN,98)@40
    assign i_idxprom42_ff_rgb24toyv12_c90_vt_join_q = {c_i32_0291_q, i_idxprom42_ff_rgb24toyv12_c90_vt_select_31_b};

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1506)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom42_ff_rgb24toyv12_c90_vt_join_q[63:54];
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom42_ff_rgb24toyv12_c90_vt_join_q[53:36];
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom42_ff_rgb24toyv12_c90_vt_join_q[35:18];
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom42_ff_rgb24toyv12_c90_vt_join_q[17:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1444)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1191)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1446)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1190)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1192)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1445)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1188)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1447)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1189)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1193)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,762)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx45_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,764)@40
    assign i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx45_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo(STALLFIFO,1704)
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V2;
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in = SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall;
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_data_in = i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b;
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in[0];
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in[0];
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out[0] = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    assign redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out[0] = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo (
        .valid_in(redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b),
        .valid_out(redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264(STALLENABLE,2713)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_wireValid = i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_valid_out;

    // c_i32_1292(CONSTANT,38)
    assign c_i32_1292_q = $unsigned(32'b00000000000000000000000000000001);

    // bubble_join_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo(BITJOIN,2293)
    assign bubble_join_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_q = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_data_out;

    // bubble_select_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo(BITSELECT,2294)
    assign bubble_select_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_b = $unsigned(bubble_join_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_q[31:0]);

    // i_inc_ff_rgb24toyv12_c263(ADD,130)@200
    assign i_inc_ff_rgb24toyv12_c263_a = {1'b0, bubble_select_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_b};
    assign i_inc_ff_rgb24toyv12_c263_b = {1'b0, c_i32_1292_q};
    assign i_inc_ff_rgb24toyv12_c263_o = $unsigned(i_inc_ff_rgb24toyv12_c263_a) + $unsigned(i_inc_ff_rgb24toyv12_c263_b);
    assign i_inc_ff_rgb24toyv12_c263_q = i_inc_ff_rgb24toyv12_c263_o[32:0];

    // bgTrunc_i_inc_ff_rgb24toyv12_c263_sel_x(BITSELECT,664)@200
    assign bgTrunc_i_inc_ff_rgb24toyv12_c263_sel_x_b = i_inc_ff_rgb24toyv12_c263_q[31:0];

    // i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264(BLACKBOX,247)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_38@20000000
    // out out_feedback_valid_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i32_i_0103_push38_0 thei_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264 (
        .in_data_in(bgTrunc_i_inc_ff_rgb24toyv12_c263_sel_x_b),
        .in_feedback_stall_in_38(i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_feedback_stall_out_38),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_backStall),
        .in_valid_in(SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_38(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_out_38),
        .out_feedback_valid_out_38(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_valid_out_38),
        .out_stall_out(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo(STALLENABLE,3324)
    // Valid signal propagation
    assign SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_V0 = SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_stall_out | ~ (SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_and0 = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out;
    assign SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V32 & SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_and0;

    // redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo(STALLFIFO,1749)
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V0;
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in = SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_backStall;
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_data_in = bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_b;
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in_bitsignaltemp = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in[0];
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in_bitsignaltemp = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in[0];
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out[0] = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out[0] = redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo (
        .valid_in(redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_b),
        .valid_out(redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo(STALLENABLE,3322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg0 <= '0;
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg1 <= '0;
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg0 <= SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg0;
            // Successor 1
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg1 <= SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg1;
            // Successor 2
            SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg2 <= SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed0 = (~ (redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_stall_out) & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid) | SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg0;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid) | SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg1;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed2 = (~ (redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_stall_out) & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid) | SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg2;
    // Consuming
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_StallValid = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_backStall & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg0 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_StallValid & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed0;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg1 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_StallValid & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed1;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_toReg2 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_StallValid & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or0 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed0;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or1 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed1 & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or0;
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireStall = ~ (SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_consumed2 & SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_or1);
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_backStall = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V0 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid & ~ (SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg0);
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V1 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid & ~ (SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg1);
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V2 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid & ~ (SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_wireValid = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out;

    // redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo(STALLFIFO,1748)
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V0;
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_backStall;
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b;
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in_bitsignaltemp = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in[0];
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in_bitsignaltemp = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in[0];
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out[0] = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out_bitsignaltemp;
    assign redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out[0] = redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(39),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo (
        .valid_in(redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_in_bitsignaltemp),
        .stall_in(redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b),
        .valid_out(redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_valid_out_bitsignaltemp),
        .stall_out(redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out_bitsignaltemp),
        .data_out(redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11(STALLENABLE,2617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg2 <= SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed0 = (~ (redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed1 = (~ (redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed2 = (~ (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backStall) & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_StallValid = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_backStall & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg0 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg1 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed1;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_toReg2 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or0 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or1 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed1 & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_consumed2 & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_or1);
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_backStall = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V0 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V1 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V2 = SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_wireValid = i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_valid_out;

    // SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0(STALLENABLE,3301)
    // Valid signal propagation
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V0 = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0;
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V1 = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_0 = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_stall_out & SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0;
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_1 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall & SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_or0 = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_0;
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN = ~ (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_1 | SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_v_s_0 = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN & SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_V2;
    // Backward Stall generation
    assign SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backStall = ~ (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0 <= 1'b0;
            SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN == 1'b0)
            begin
                SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0 <= SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0 & SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_0 <= SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_v_s_0;
            end

            if (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN == 1'b0)
            begin
                SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1 <= SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1 & SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_R_v_1 <= SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_v_s_0;
            end

        end
    end

    // leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITSELECT,1423)@2
    assign leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_in = bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b[29:0];
    assign leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_in[29:0];

    // leftShiftStage0Idx1_uid1425_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITJOIN,1424)@2
    assign leftShiftStage0Idx1_uid1425_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng2_uid1424_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_b, i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q};

    // leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x(MUX,1426)@2
    assign leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_s or bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b or leftShiftStage0Idx1_uid1425_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = bubble_select_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_b;
            1'b1 : leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid1425_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_unnamed_ff_rgb24toyv12_c13_vt_select_31(BITSELECT,381)@2
    assign i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b = leftShiftStage0_uid1427_dupName_0_i_unnamed_ff_rgb24toyv12_c0_shift_x_q[31:2];

    // i_unnamed_ff_rgb24toyv12_c13_vt_join(BITJOIN,380)@2
    assign i_unnamed_ff_rgb24toyv12_c13_vt_join_q = {i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b, i_unnamed_ff_rgb24toyv12_c13_vt_const_1_q};

    // i_mul_add238_ff_rgb24toyv12_c14(ADD,276)@2
    assign i_mul_add238_ff_rgb24toyv12_c14_a = {1'b0, i_unnamed_ff_rgb24toyv12_c12_vt_join_q};
    assign i_mul_add238_ff_rgb24toyv12_c14_b = {1'b0, i_unnamed_ff_rgb24toyv12_c13_vt_join_q};
    assign i_mul_add238_ff_rgb24toyv12_c14_o = $unsigned(i_mul_add238_ff_rgb24toyv12_c14_a) + $unsigned(i_mul_add238_ff_rgb24toyv12_c14_b);
    assign i_mul_add238_ff_rgb24toyv12_c14_q = i_mul_add238_ff_rgb24toyv12_c14_o[32:0];

    // bgTrunc_i_mul_add238_ff_rgb24toyv12_c14_sel_x(BITSELECT,677)@2
    assign bgTrunc_i_mul_add238_ff_rgb24toyv12_c14_sel_x_b = i_mul_add238_ff_rgb24toyv12_c14_q[31:0];

    // i_mul_add238_ff_rgb24toyv12_c14_vt_select_31(BITSELECT,279)@2
    assign i_mul_add238_ff_rgb24toyv12_c14_vt_select_31_b = bgTrunc_i_mul_add238_ff_rgb24toyv12_c14_sel_x_b[31:1];

    // i_mul_add238_ff_rgb24toyv12_c14_vt_join(BITJOIN,278)@2
    assign i_mul_add238_ff_rgb24toyv12_c14_vt_join_q = {i_mul_add238_ff_rgb24toyv12_c14_vt_select_31_b, GND_q};

    // redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0(REG,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN == 1'b1)
        begin
            redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q <= $unsigned(i_mul_add238_ff_rgb24toyv12_c14_vt_join_q);
        end
    end

    // i_idxprom_ff_rgb24toyv12_c15_sel_x(BITSELECT,829)@3
    assign i_idxprom_ff_rgb24toyv12_c15_sel_x_b = {32'b00000000000000000000000000000000, redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q[31:0]};

    // i_idxprom_ff_rgb24toyv12_c15_vt_select_31(BITSELECT,129)@3
    assign i_idxprom_ff_rgb24toyv12_c15_vt_select_31_b = i_idxprom_ff_rgb24toyv12_c15_sel_x_b[31:1];

    // i_idxprom_ff_rgb24toyv12_c15_vt_join(BITJOIN,128)@3
    assign i_idxprom_ff_rgb24toyv12_c15_vt_join_q = {c_i32_0291_q, i_idxprom_ff_rgb24toyv12_c15_vt_select_31_b, GND_q};

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1512)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom_ff_rgb24toyv12_c15_vt_join_q[63:54];
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom_ff_rgb24toyv12_c15_vt_join_q[53:36];
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom_ff_rgb24toyv12_c15_vt_join_q[35:18];
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom_ff_rgb24toyv12_c15_vt_join_q[17:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1428)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1119)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1430)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1118)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1120)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1429)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1116)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1431)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx12_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1117)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1121)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,722)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx12_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx12_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,724)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx12_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // bubble_join_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo(BITJOIN,2284)
    assign bubble_join_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_q = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_data_out;

    // bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo(BITSELECT,2285)
    assign bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b = $unsigned(bubble_join_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_q[63:0]);

    // SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17(STALLENABLE,2721)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_wireValid = i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_valid_out;

    // bubble_join_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo(BITJOIN,2287)
    assign bubble_join_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_q = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_data_out;

    // bubble_select_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo(BITSELECT,2288)
    assign bubble_select_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_b = $unsigned(bubble_join_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17(BLACKBOX,251)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_52@20000000
    // out out_feedback_valid_out_52@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024iA000000Zlace_phi300_push52_0 thei_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17 (
        .in_data_in(bubble_select_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_b),
        .in_feedback_stall_in_52(i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_feedback_stall_out_52),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_backStall),
        .in_valid_in(SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_52(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_out_52),
        .out_feedback_valid_out_52(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_valid_out_52),
        .out_stall_out(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo(STALLENABLE,3320)
    // Valid signal propagation
    assign SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_V0 = SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_backStall = i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_stall_out | ~ (SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_and0 = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out;
    assign SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V34 & SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_and0;

    // redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo(STALLFIFO,1747)
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V1;
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in = SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_backStall;
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_data_in = bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b;
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in_bitsignaltemp = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in[0];
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in_bitsignaltemp = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in[0];
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out[0] = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out[0] = redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(68),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo (
        .valid_in(redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b),
        .valid_out(redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo(STALLENABLE,3318)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg0 <= '0;
            SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg0 <= SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg0;
            // Successor 1
            SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg1 <= SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed0 = (~ (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall) & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid) | SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg0;
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed1 = (~ (redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_stall_out) & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid) | SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg1;
    // Consuming
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_StallValid = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_backStall & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid;
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg0 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_StallValid & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed0;
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_toReg1 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_StallValid & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_or0 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed0;
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireStall = ~ (SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_consumed1 & SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_or0);
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_backStall = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V0 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid & ~ (SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg0);
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V1 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid & ~ (SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_wireValid = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out;

    // redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo(STALLFIFO,1746)
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V1;
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_backStall;
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_data_in = redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q;
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in_bitsignaltemp = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in[0];
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in_bitsignaltemp = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in[0];
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out[0] = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out_bitsignaltemp;
    assign redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out[0] = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(131),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo (
        .valid_in(redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_in_bitsignaltemp),
        .data_in(redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q),
        .valid_out(redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16(STALLENABLE,2625)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_V0 = SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_backStall = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backStall | ~ (SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_wireValid = i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_valid_out;

    // SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0(STALLENABLE,3316)
    // Valid signal propagation
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V0 = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0;
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V1 = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_0 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall & SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0;
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_1 = redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_stall_out & SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_or0 = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_0;
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN = ~ (SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_1 | SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_v_s_0 = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN & SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_V0;
    // Backward Stall generation
    assign SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backStall = ~ (SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0 <= 1'b0;
            SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0 <= SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0 & SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_0;
            end
            else
            begin
                SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_0 <= SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_v_s_0;
            end

            if (SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1 <= SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1 & SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_s_tv_1;
            end
            else
            begin
                SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_R_v_1 <= SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_v_s_0;
            end

        end
    end

    // bubble_join_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16(BITJOIN,2050)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_q = i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16(BITSELECT,2051)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_q[63:0]);

    // redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0(REG,1745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_backEN == 1'b1)
        begin
            redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q <= $unsigned(bubble_select_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_b);
        end
    end

    // i_arrayidx12_ff_rgb24toyv12_c0_add_x(ADD,716)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_add_x_a = {1'b0, redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q};
    assign i_arrayidx12_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx12_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx12_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx12_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx12_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx12_ff_rgb24toyv12_c0_add_x_q = i_arrayidx12_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx12_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,725)@3
    assign i_arrayidx12_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx12_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45(BLACKBOX,148)@3
    // in in_i_stall@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm1_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm1_0 thei_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx12_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q),
        .in_i_predicate(i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_backStall),
        .in_i_valid(SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V1),
        .in_lm1_ff_rgb24toyv12_c_avm_readdata(in_lm1_ff_rgb24toyv12_c_avm_readdata),
        .in_lm1_ff_rgb24toyv12_c_avm_readdatavalid(in_lm1_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm1_ff_rgb24toyv12_c_avm_waitrequest(in_lm1_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm1_ff_rgb24toyv12_c_avm_writeack(in_lm1_ff_rgb24toyv12_c_avm_writeack),
        .out_lm1_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_address),
        .out_lm1_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm1_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm1_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_enable),
        .out_lm1_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_read),
        .out_lm1_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_write),
        .out_lm1_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45(BITJOIN,1877)
    assign bubble_join_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_q = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45(BITSELECT,1878)
    assign bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_q[31:0]);

    // i_mul24_ff_rgb24toyv12_c62_bs1(BITSELECT,955)@35
    assign i_mul24_ff_rgb24toyv12_c62_bs1_b = bubble_select_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_b[31:18];

    // i_mul38_ff_rgb24toyv12_c85_im0_cma(CHAINMULTADD,1484)@35 + 3
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_reset = ~ (resetn);
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_ena0 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0];
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_ena1 = i_mul38_ff_rgb24toyv12_c85_im0_cma_ena0;
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_ena2 = i_mul38_ff_rgb24toyv12_c85_im0_cma_ena0;

    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_c0 = i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul38_ff_rgb24toyv12_c85_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul38_ff_rgb24toyv12_c85_im0_cma_ena2, i_mul38_ff_rgb24toyv12_c85_im0_cma_ena1, i_mul38_ff_rgb24toyv12_c85_im0_cma_ena0 }),
        .aclr({ i_mul38_ff_rgb24toyv12_c85_im0_cma_reset, i_mul38_ff_rgb24toyv12_c85_im0_cma_reset }),
        .ay(i_mul38_ff_rgb24toyv12_c85_im0_cma_a0),
        .ax(i_mul38_ff_rgb24toyv12_c85_im0_cma_c0),
        .resulta(i_mul38_ff_rgb24toyv12_c85_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul38_ff_rgb24toyv12_c85_im0_cma_delay ( .xin(i_mul38_ff_rgb24toyv12_c85_im0_cma_s0), .xout(i_mul38_ff_rgb24toyv12_c85_im0_cma_qq), .ena(SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul38_ff_rgb24toyv12_c85_im0_cma_q = $unsigned(i_mul38_ff_rgb24toyv12_c85_im0_cma_qq[27:0]);

    // bubble_join_i_mul38_ff_rgb24toyv12_c85_im0_cma(BITJOIN,2134)
    assign bubble_join_i_mul38_ff_rgb24toyv12_c85_im0_cma_q = i_mul38_ff_rgb24toyv12_c85_im0_cma_q;

    // SE_i_mul38_ff_rgb24toyv12_c85_im0_cma(STALLENABLE,3175)
    // Valid signal propagation
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V0 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V1 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V2 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_0 = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_1 = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_2 = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or0 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_0;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or1 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_1 | SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or0;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN = ~ (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_2 | SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_V2 & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN;
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c56_ff_rgb24toyv12_c84_V0 & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backStall = ~ (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_0 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_v_s_0;
            end

            if (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_0;
            end

            if (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0 & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_0 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1;
            end

            if (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1 & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_1 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1;
            end

            if (SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2 & SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_v_2 <= SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg(STALLFIFO,4318)
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V0;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_data_in = bubble_join_i_mul38_ff_rgb24toyv12_c85_im0_cma_q;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul38_ff_rgb24toyv12_c85_im0_cma_q),
        .valid_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul38_ff_rgb24toyv12_c85_im8_cma(CHAINMULTADD,1485)@35 + 3
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_reset = ~ (resetn);
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_ena0 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0];
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_ena1 = i_mul38_ff_rgb24toyv12_c85_im8_cma_ena0;
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_ena2 = i_mul38_ff_rgb24toyv12_c85_im8_cma_ena0;

    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_c0 = i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul38_ff_rgb24toyv12_c85_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul38_ff_rgb24toyv12_c85_im8_cma_ena2, i_mul38_ff_rgb24toyv12_c85_im8_cma_ena1, i_mul38_ff_rgb24toyv12_c85_im8_cma_ena0 }),
        .aclr({ i_mul38_ff_rgb24toyv12_c85_im8_cma_reset, i_mul38_ff_rgb24toyv12_c85_im8_cma_reset }),
        .ay(i_mul38_ff_rgb24toyv12_c85_im8_cma_a0),
        .ax(i_mul38_ff_rgb24toyv12_c85_im8_cma_c0),
        .resulta(i_mul38_ff_rgb24toyv12_c85_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul38_ff_rgb24toyv12_c85_im8_cma_delay ( .xin(i_mul38_ff_rgb24toyv12_c85_im8_cma_s0), .xout(i_mul38_ff_rgb24toyv12_c85_im8_cma_qq), .ena(SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul38_ff_rgb24toyv12_c85_im8_cma_q = $unsigned(i_mul38_ff_rgb24toyv12_c85_im8_cma_qq[35:0]);

    // bubble_join_i_mul38_ff_rgb24toyv12_c85_im8_cma(BITJOIN,2137)
    assign bubble_join_i_mul38_ff_rgb24toyv12_c85_im8_cma_q = i_mul38_ff_rgb24toyv12_c85_im8_cma_q;

    // bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg(STALLFIFO,4319)
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V1;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_data_in = bubble_join_i_mul38_ff_rgb24toyv12_c85_im8_cma_q;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul38_ff_rgb24toyv12_c85_im8_cma_q),
        .valid_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul38_ff_rgb24toyv12_c85_ma3_cma(CHAINMULTADD,1500)@35 + 3
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_reset = ~ (resetn);
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena0 = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0];
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena1 = i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena0;
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena2 = i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena0;

    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_a0 = i_mul24_ff_rgb24toyv12_c62_bs1_b;
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_c0 = i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_c;
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_a1 = i_mul38_ff_rgb24toyv12_c85_bs2_merged_bit_select_b;
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_c1 = i_mul24_ff_rgb24toyv12_c62_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul38_ff_rgb24toyv12_c85_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena2, i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena1, i_mul38_ff_rgb24toyv12_c85_ma3_cma_ena0 }),
        .aclr({ i_mul38_ff_rgb24toyv12_c85_ma3_cma_reset, i_mul38_ff_rgb24toyv12_c85_ma3_cma_reset }),
        .ay(i_mul38_ff_rgb24toyv12_c85_ma3_cma_a1),
        .by(i_mul38_ff_rgb24toyv12_c85_ma3_cma_a0),
        .ax(i_mul38_ff_rgb24toyv12_c85_ma3_cma_c1),
        .bx(i_mul38_ff_rgb24toyv12_c85_ma3_cma_c0),
        .resulta(i_mul38_ff_rgb24toyv12_c85_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul38_ff_rgb24toyv12_c85_ma3_cma_delay ( .xin(i_mul38_ff_rgb24toyv12_c85_ma3_cma_s0), .xout(i_mul38_ff_rgb24toyv12_c85_ma3_cma_qq), .ena(SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul38_ff_rgb24toyv12_c85_ma3_cma_q = $unsigned(i_mul38_ff_rgb24toyv12_c85_ma3_cma_qq[32:0]);

    // bubble_join_i_mul38_ff_rgb24toyv12_c85_ma3_cma(BITJOIN,2182)
    assign bubble_join_i_mul38_ff_rgb24toyv12_c85_ma3_cma_q = i_mul38_ff_rgb24toyv12_c85_ma3_cma_q;

    // bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg(STALLFIFO,4334)
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in = SE_i_mul38_ff_rgb24toyv12_c85_im0_cma_V2;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_data_in = bubble_join_i_mul38_ff_rgb24toyv12_c85_ma3_cma_q;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul38_ff_rgb24toyv12_c85_ma3_cma_q),
        .valid_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data(STALLENABLE,3942)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_V0 = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall = SE_coalesced_delay_6_0_backStall | ~ (SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and0 = bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and1 = bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and2 = bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and3 = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and4 = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_wireValid = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_and4;

    // bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg(STALLFIFO,4333)
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V2;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_data_in = bubble_join_i_mul36_ff_rgb24toyv12_c83_ma3_cma_q;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul36_ff_rgb24toyv12_c83_ma3_cma_q),
        .valid_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul36_ff_rgb24toyv12_c83_im8_cma(CHAINMULTADD,1483)@35 + 3
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_reset = ~ (resetn);
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_ena0 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0];
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_ena1 = i_mul36_ff_rgb24toyv12_c83_im8_cma_ena0;
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_ena2 = i_mul36_ff_rgb24toyv12_c83_im8_cma_ena0;

    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_c0 = i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul36_ff_rgb24toyv12_c83_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul36_ff_rgb24toyv12_c83_im8_cma_ena2, i_mul36_ff_rgb24toyv12_c83_im8_cma_ena1, i_mul36_ff_rgb24toyv12_c83_im8_cma_ena0 }),
        .aclr({ i_mul36_ff_rgb24toyv12_c83_im8_cma_reset, i_mul36_ff_rgb24toyv12_c83_im8_cma_reset }),
        .ay(i_mul36_ff_rgb24toyv12_c83_im8_cma_a0),
        .ax(i_mul36_ff_rgb24toyv12_c83_im8_cma_c0),
        .resulta(i_mul36_ff_rgb24toyv12_c83_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul36_ff_rgb24toyv12_c83_im8_cma_delay ( .xin(i_mul36_ff_rgb24toyv12_c83_im8_cma_s0), .xout(i_mul36_ff_rgb24toyv12_c83_im8_cma_qq), .ena(SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul36_ff_rgb24toyv12_c83_im8_cma_q = $unsigned(i_mul36_ff_rgb24toyv12_c83_im8_cma_qq[35:0]);

    // bubble_join_i_mul36_ff_rgb24toyv12_c83_im8_cma(BITJOIN,2131)
    assign bubble_join_i_mul36_ff_rgb24toyv12_c83_im8_cma_q = i_mul36_ff_rgb24toyv12_c83_im8_cma_q;

    // bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg(STALLFIFO,4317)
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V1;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_data_in = bubble_join_i_mul36_ff_rgb24toyv12_c83_im8_cma_q;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul36_ff_rgb24toyv12_c83_im8_cma_q),
        .valid_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul36_ff_rgb24toyv12_c83_im0_cma(CHAINMULTADD,1482)@35 + 3
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_reset = ~ (resetn);
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_ena0 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0];
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_ena1 = i_mul36_ff_rgb24toyv12_c83_im0_cma_ena0;
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_ena2 = i_mul36_ff_rgb24toyv12_c83_im0_cma_ena0;

    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_c0 = i_mul36_ff_rgb24toyv12_c83_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul36_ff_rgb24toyv12_c83_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul36_ff_rgb24toyv12_c83_im0_cma_ena2, i_mul36_ff_rgb24toyv12_c83_im0_cma_ena1, i_mul36_ff_rgb24toyv12_c83_im0_cma_ena0 }),
        .aclr({ i_mul36_ff_rgb24toyv12_c83_im0_cma_reset, i_mul36_ff_rgb24toyv12_c83_im0_cma_reset }),
        .ay(i_mul36_ff_rgb24toyv12_c83_im0_cma_a0),
        .ax(i_mul36_ff_rgb24toyv12_c83_im0_cma_c0),
        .resulta(i_mul36_ff_rgb24toyv12_c83_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul36_ff_rgb24toyv12_c83_im0_cma_delay ( .xin(i_mul36_ff_rgb24toyv12_c83_im0_cma_s0), .xout(i_mul36_ff_rgb24toyv12_c83_im0_cma_qq), .ena(SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul36_ff_rgb24toyv12_c83_im0_cma_q = $unsigned(i_mul36_ff_rgb24toyv12_c83_im0_cma_qq[27:0]);

    // bubble_join_i_mul36_ff_rgb24toyv12_c83_im0_cma(BITJOIN,2128)
    assign bubble_join_i_mul36_ff_rgb24toyv12_c83_im0_cma_q = i_mul36_ff_rgb24toyv12_c83_im0_cma_q;

    // bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg(STALLFIFO,4316)
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V0;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_backStall;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_data_in = bubble_join_i_mul36_ff_rgb24toyv12_c83_im0_cma_q;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul36_ff_rgb24toyv12_c83_im0_cma_q),
        .valid_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82(STALLENABLE,2499)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_backStall = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_out_valid_out;

    // SE_i_mul36_ff_rgb24toyv12_c83_im0_cma(STALLENABLE,3173)
    // Valid signal propagation
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V0 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V1 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_V2 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_0 = bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_stall_out & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_1 = bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_stall_out & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_2 = bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_stall_out & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or0 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_0;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or1 = SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_1 | SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or0;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN = ~ (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_2 | SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V2 & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN;
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c55_ff_rgb24toyv12_c82_V0 & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backStall = ~ (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_0 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_v_s_0;
            end

            if (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_0;
            end

            if (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0 & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_0 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1;
            end

            if (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1 & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_1 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1;
            end

            if (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2 & SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_v_2 <= SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_R_s_1;
            end

        end
    end

    // SE_i_mul22_ff_rgb24toyv12_c60_im0_cma(STALLENABLE,3161)
    // Valid signal propagation
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V0 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V1 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_V2 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_0 = bubble_out_i_mul22_ff_rgb24toyv12_c60_im0_cma_data_reg_stall_out & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_1 = bubble_out_i_mul22_ff_rgb24toyv12_c60_im8_cma_data_reg_stall_out & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_2 = bubble_out_i_mul22_ff_rgb24toyv12_c60_ma3_cma_data_reg_stall_out & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or0 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_0;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or1 = SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_1 | SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or0;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN = ~ (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_2 | SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V0 & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN;
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c49_ff_rgb24toyv12_c59_V0 & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backStall = ~ (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_0 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_v_s_0;
            end

            if (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_0;
            end

            if (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0 & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_0 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1;
            end

            if (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1 & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_1 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1;
            end

            if (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2 & SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_v_2 <= SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50(STALLENABLE,2517)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg0 <= SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg1 <= SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg2 <= SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg3 <= SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed0 = (~ (SE_i_mul22_ff_rgb24toyv12_c60_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid) | SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed1 = (~ (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid) | SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed2 = (~ (SE_i_mul36_ff_rgb24toyv12_c83_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid) | SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed3 = (~ (redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid) | SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_backStall & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg1 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg2 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_toReg3 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_StallValid & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or1 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed1 & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or0;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or2 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed2 & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or1;
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_consumed3 & SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_or2);
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_backStall = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V1 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V2 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V3 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_wireValid = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_valid;

    // i_add14_ff_rgb24toyv12_c47_BitSelect_for_a(BITSELECT,918)@3
    assign i_add14_ff_rgb24toyv12_c47_BitSelect_for_a_b = redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_q[31:1];

    // i_add14_ff_rgb24toyv12_c47_join(BITJOIN,919)@3
    assign i_add14_ff_rgb24toyv12_c47_join_q = {i_add14_ff_rgb24toyv12_c47_BitSelect_for_a_b, VCC_q};

    // i_add14_ff_rgb24toyv12_c47_vt_select_31(BITSELECT,53)@3
    assign i_add14_ff_rgb24toyv12_c47_vt_select_31_b = i_add14_ff_rgb24toyv12_c47_join_q[31:1];

    // i_add14_ff_rgb24toyv12_c47_vt_join(BITJOIN,52)@3
    assign i_add14_ff_rgb24toyv12_c47_vt_join_q = {i_add14_ff_rgb24toyv12_c47_vt_select_31_b, VCC_q};

    // i_idxprom15_ff_rgb24toyv12_c48_sel_x(BITSELECT,821)@3
    assign i_idxprom15_ff_rgb24toyv12_c48_sel_x_b = {32'b00000000000000000000000000000000, i_add14_ff_rgb24toyv12_c47_vt_join_q[31:0]};

    // i_idxprom15_ff_rgb24toyv12_c48_vt_select_31(BITSELECT,90)@3
    assign i_idxprom15_ff_rgb24toyv12_c48_vt_select_31_b = i_idxprom15_ff_rgb24toyv12_c48_sel_x_b[31:1];

    // i_idxprom15_ff_rgb24toyv12_c48_vt_join(BITJOIN,89)@3
    assign i_idxprom15_ff_rgb24toyv12_c48_vt_join_q = {c_i32_0291_q, i_idxprom15_ff_rgb24toyv12_c48_vt_select_31_b, VCC_q};

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1504)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom15_ff_rgb24toyv12_c48_vt_join_q[63:54];
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom15_ff_rgb24toyv12_c48_vt_join_q[53:36];
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom15_ff_rgb24toyv12_c48_vt_join_q[35:18];
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom15_ff_rgb24toyv12_c48_vt_join_q[17:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1432)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1137)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1434)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1136)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1138)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1433)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1134)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1435)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx16_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1135)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1139)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,732)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx16_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx16_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,734)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx16_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_add_x(ADD,726)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_add_x_a = {1'b0, redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q};
    assign i_arrayidx16_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx16_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx16_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx16_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx16_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx16_ff_rgb24toyv12_c0_add_x_q = i_arrayidx16_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx16_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,735)@3
    assign i_arrayidx16_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx16_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50(BLACKBOX,149)@3
    // in in_i_stall@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm302_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm302_0 thei_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx16_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q),
        .in_i_predicate(i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_backStall),
        .in_i_valid(SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V2),
        .in_lm302_ff_rgb24toyv12_c_avm_readdata(in_lm302_ff_rgb24toyv12_c_avm_readdata),
        .in_lm302_ff_rgb24toyv12_c_avm_readdatavalid(in_lm302_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm302_ff_rgb24toyv12_c_avm_waitrequest(in_lm302_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm302_ff_rgb24toyv12_c_avm_writeack(in_lm302_ff_rgb24toyv12_c_avm_writeack),
        .out_lm302_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_address),
        .out_lm302_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm302_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm302_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_enable),
        .out_lm302_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_read),
        .out_lm302_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_write),
        .out_lm302_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50(BITJOIN,1880)
    assign bubble_join_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_q = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50(BITSELECT,1881)
    assign bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_q[31:0]);

    // i_mul22_ff_rgb24toyv12_c60_bs4(BITSELECT,943)@35
    assign i_mul22_ff_rgb24toyv12_c60_bs4_in = bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_b[17:0];
    assign i_mul22_ff_rgb24toyv12_c60_bs4_b = i_mul22_ff_rgb24toyv12_c60_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8(STALLENABLE,3794)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72(STALLENABLE,2493)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_backStall = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72(BLACKBOX,137)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z52_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72 (
        .in_intel_reserved_ffwd_9_0(in_intel_reserved_ffwd_9_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_V0),
        .out_dest_data_out_9_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_dest_data_out_9_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72(BITJOIN,1843)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_out_dest_data_out_9_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72(BITSELECT,1844)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_q[31:0]);

    // i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select(BITSELECT,1517)@35
    assign i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_b[31:18];
    assign i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_b[17:0];

    // i_mul22_ff_rgb24toyv12_c60_bs1(BITSELECT,940)@35
    assign i_mul22_ff_rgb24toyv12_c60_bs1_b = bubble_select_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_b[31:18];

    // i_mul29_ff_rgb24toyv12_c73_ma3_cma(CHAINMULTADD,1496)@35 + 3
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_reset = ~ (resetn);
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena0 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0];
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena1 = i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena0;
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena2 = i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena0;

    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_c0 = i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_c;
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_a1 = i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_b;
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_c1 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul29_ff_rgb24toyv12_c73_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena2, i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena1, i_mul29_ff_rgb24toyv12_c73_ma3_cma_ena0 }),
        .aclr({ i_mul29_ff_rgb24toyv12_c73_ma3_cma_reset, i_mul29_ff_rgb24toyv12_c73_ma3_cma_reset }),
        .ay(i_mul29_ff_rgb24toyv12_c73_ma3_cma_a1),
        .by(i_mul29_ff_rgb24toyv12_c73_ma3_cma_a0),
        .ax(i_mul29_ff_rgb24toyv12_c73_ma3_cma_c1),
        .bx(i_mul29_ff_rgb24toyv12_c73_ma3_cma_c0),
        .resulta(i_mul29_ff_rgb24toyv12_c73_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul29_ff_rgb24toyv12_c73_ma3_cma_delay ( .xin(i_mul29_ff_rgb24toyv12_c73_ma3_cma_s0), .xout(i_mul29_ff_rgb24toyv12_c73_ma3_cma_qq), .ena(SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul29_ff_rgb24toyv12_c73_ma3_cma_q = $unsigned(i_mul29_ff_rgb24toyv12_c73_ma3_cma_qq[32:0]);

    // bubble_join_i_mul29_ff_rgb24toyv12_c73_ma3_cma(BITJOIN,2170)
    assign bubble_join_i_mul29_ff_rgb24toyv12_c73_ma3_cma_q = i_mul29_ff_rgb24toyv12_c73_ma3_cma_q;

    // i_mul29_ff_rgb24toyv12_c73_im0_cma(CHAINMULTADD,1476)@35 + 3
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_reset = ~ (resetn);
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_ena0 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0];
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_ena1 = i_mul29_ff_rgb24toyv12_c73_im0_cma_ena0;
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_ena2 = i_mul29_ff_rgb24toyv12_c73_im0_cma_ena0;

    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs1_b;
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_c0 = i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul29_ff_rgb24toyv12_c73_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul29_ff_rgb24toyv12_c73_im0_cma_ena2, i_mul29_ff_rgb24toyv12_c73_im0_cma_ena1, i_mul29_ff_rgb24toyv12_c73_im0_cma_ena0 }),
        .aclr({ i_mul29_ff_rgb24toyv12_c73_im0_cma_reset, i_mul29_ff_rgb24toyv12_c73_im0_cma_reset }),
        .ay(i_mul29_ff_rgb24toyv12_c73_im0_cma_a0),
        .ax(i_mul29_ff_rgb24toyv12_c73_im0_cma_c0),
        .resulta(i_mul29_ff_rgb24toyv12_c73_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul29_ff_rgb24toyv12_c73_im0_cma_delay ( .xin(i_mul29_ff_rgb24toyv12_c73_im0_cma_s0), .xout(i_mul29_ff_rgb24toyv12_c73_im0_cma_qq), .ena(SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul29_ff_rgb24toyv12_c73_im0_cma_q = $unsigned(i_mul29_ff_rgb24toyv12_c73_im0_cma_qq[27:0]);

    // bubble_join_i_mul29_ff_rgb24toyv12_c73_im0_cma(BITJOIN,2110)
    assign bubble_join_i_mul29_ff_rgb24toyv12_c73_im0_cma_q = i_mul29_ff_rgb24toyv12_c73_im0_cma_q;

    // bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg(STALLFIFO,4310)
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V0;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_data_in = bubble_join_i_mul29_ff_rgb24toyv12_c73_im0_cma_q;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul29_ff_rgb24toyv12_c73_im0_cma_q),
        .valid_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul29_ff_rgb24toyv12_c73_im8_cma(CHAINMULTADD,1477)@35 + 3
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_reset = ~ (resetn);
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_ena0 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0];
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_ena1 = i_mul29_ff_rgb24toyv12_c73_im8_cma_ena0;
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_ena2 = i_mul29_ff_rgb24toyv12_c73_im8_cma_ena0;

    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_a0 = i_mul22_ff_rgb24toyv12_c60_bs4_b;
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_c0 = i_mul29_ff_rgb24toyv12_c73_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul29_ff_rgb24toyv12_c73_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul29_ff_rgb24toyv12_c73_im8_cma_ena2, i_mul29_ff_rgb24toyv12_c73_im8_cma_ena1, i_mul29_ff_rgb24toyv12_c73_im8_cma_ena0 }),
        .aclr({ i_mul29_ff_rgb24toyv12_c73_im8_cma_reset, i_mul29_ff_rgb24toyv12_c73_im8_cma_reset }),
        .ay(i_mul29_ff_rgb24toyv12_c73_im8_cma_a0),
        .ax(i_mul29_ff_rgb24toyv12_c73_im8_cma_c0),
        .resulta(i_mul29_ff_rgb24toyv12_c73_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul29_ff_rgb24toyv12_c73_im8_cma_delay ( .xin(i_mul29_ff_rgb24toyv12_c73_im8_cma_s0), .xout(i_mul29_ff_rgb24toyv12_c73_im8_cma_qq), .ena(SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul29_ff_rgb24toyv12_c73_im8_cma_q = $unsigned(i_mul29_ff_rgb24toyv12_c73_im8_cma_qq[35:0]);

    // bubble_join_i_mul29_ff_rgb24toyv12_c73_im8_cma(BITJOIN,2113)
    assign bubble_join_i_mul29_ff_rgb24toyv12_c73_im8_cma_q = i_mul29_ff_rgb24toyv12_c73_im8_cma_q;

    // bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg(STALLFIFO,4311)
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V1;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_data_in = bubble_join_i_mul29_ff_rgb24toyv12_c73_im8_cma_q;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul29_ff_rgb24toyv12_c73_im8_cma_q),
        .valid_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data(STALLENABLE,3930)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_V0 = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall = SE_coalesced_delay_5_0_backStall | ~ (SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and0 = bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and1 = bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and2 = bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and3 = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and4 = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_wireValid = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_and4;

    // SE_i_mul29_ff_rgb24toyv12_c73_im0_cma(STALLENABLE,3167)
    // Valid signal propagation
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V0 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V1 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V2 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_0 = bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_stall_out & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_1 = bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_stall_out & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_2 = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or0 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_0;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or1 = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_1 | SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or0;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN = ~ (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_2 | SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_V1 & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN;
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c52_ff_rgb24toyv12_c72_V0 & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backStall = ~ (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_0 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_v_s_0;
            end

            if (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_0;
            end

            if (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0 & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_0 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1;
            end

            if (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1 & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_1 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1;
            end

            if (SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2 & SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_v_2 <= SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg(STALLFIFO,4330)
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in = SE_i_mul29_ff_rgb24toyv12_c73_im0_cma_V2;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_backStall;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_data_in = bubble_join_i_mul29_ff_rgb24toyv12_c73_ma3_cma_q;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul29_ff_rgb24toyv12_c73_ma3_cma_q),
        .valid_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_mul29_ff_rgb24toyv12_c73_ma3_cma(BITSELECT,2171)
    assign bubble_select_i_mul29_ff_rgb24toyv12_c73_ma3_cma_b = $unsigned(bubble_out_i_mul29_ff_rgb24toyv12_c73_ma3_cma_data_reg_data_out[32:0]);

    // i_mul29_ff_rgb24toyv12_c73_sums_align_1(BITSHIFT,996)@38
    assign i_mul29_ff_rgb24toyv12_c73_sums_align_1_qint = { bubble_select_i_mul29_ff_rgb24toyv12_c73_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul29_ff_rgb24toyv12_c73_sums_align_1_q = i_mul29_ff_rgb24toyv12_c73_sums_align_1_qint[50:0];

    // bubble_select_i_mul29_ff_rgb24toyv12_c73_im0_cma(BITSELECT,2111)
    assign bubble_select_i_mul29_ff_rgb24toyv12_c73_im0_cma_b = $unsigned(bubble_out_i_mul29_ff_rgb24toyv12_c73_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul29_ff_rgb24toyv12_c73_im8_cma(BITSELECT,2114)
    assign bubble_select_i_mul29_ff_rgb24toyv12_c73_im8_cma_b = $unsigned(bubble_out_i_mul29_ff_rgb24toyv12_c73_im8_cma_data_reg_data_out[35:0]);

    // i_mul29_ff_rgb24toyv12_c73_sums_join_0(BITJOIN,995)@38
    assign i_mul29_ff_rgb24toyv12_c73_sums_join_0_q = {bubble_select_i_mul29_ff_rgb24toyv12_c73_im0_cma_b, bubble_select_i_mul29_ff_rgb24toyv12_c73_im8_cma_b};

    // i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0(ADD,998)@38
    assign i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_a = {1'b0, i_mul29_ff_rgb24toyv12_c73_sums_join_0_q};
    assign i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_b = {14'b00000000000000, i_mul29_ff_rgb24toyv12_c73_sums_align_1_q};
    assign i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_o = $unsigned(i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_a) + $unsigned(i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_b);
    assign i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_q = i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x(BITSELECT,669)@38
    assign bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_in = i_mul29_ff_rgb24toyv12_c73_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_b = bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_in[31:0];

    // bubble_select_i_mul31_ff_rgb24toyv12_c75_ma3_cma(BITSELECT,2174)
    assign bubble_select_i_mul31_ff_rgb24toyv12_c75_ma3_cma_b = $unsigned(bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_reg_data_out[32:0]);

    // i_mul31_ff_rgb24toyv12_c75_sums_align_1(BITSHIFT,1011)@38
    assign i_mul31_ff_rgb24toyv12_c75_sums_align_1_qint = { bubble_select_i_mul31_ff_rgb24toyv12_c75_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul31_ff_rgb24toyv12_c75_sums_align_1_q = i_mul31_ff_rgb24toyv12_c75_sums_align_1_qint[50:0];

    // bubble_select_i_mul31_ff_rgb24toyv12_c75_im0_cma(BITSELECT,2117)
    assign bubble_select_i_mul31_ff_rgb24toyv12_c75_im0_cma_b = $unsigned(bubble_out_i_mul31_ff_rgb24toyv12_c75_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul31_ff_rgb24toyv12_c75_im8_cma(BITSELECT,2120)
    assign bubble_select_i_mul31_ff_rgb24toyv12_c75_im8_cma_b = $unsigned(bubble_out_i_mul31_ff_rgb24toyv12_c75_im8_cma_data_reg_data_out[35:0]);

    // i_mul31_ff_rgb24toyv12_c75_sums_join_0(BITJOIN,1010)@38
    assign i_mul31_ff_rgb24toyv12_c75_sums_join_0_q = {bubble_select_i_mul31_ff_rgb24toyv12_c75_im0_cma_b, bubble_select_i_mul31_ff_rgb24toyv12_c75_im8_cma_b};

    // i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0(ADD,1013)@38
    assign i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_a = {1'b0, i_mul31_ff_rgb24toyv12_c75_sums_join_0_q};
    assign i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_b = {14'b00000000000000, i_mul31_ff_rgb24toyv12_c75_sums_align_1_q};
    assign i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_o = $unsigned(i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_a) + $unsigned(i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_b);
    assign i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_q = i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x(BITSELECT,670)@38
    assign bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_in = i_mul31_ff_rgb24toyv12_c75_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_b = bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_in[31:0];

    // join_for_coalesced_delay_5(BITJOIN,1685)
    assign join_for_coalesced_delay_5_q = {bgTrunc_i_mul29_ff_rgb24toyv12_c73_sel_x_b, bgTrunc_i_mul31_ff_rgb24toyv12_c75_sel_x_b};

    // coalesced_delay_5_0(REG,1820)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_5_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_5_0_backEN == 1'b1)
        begin
            coalesced_delay_5_0_q <= $unsigned(join_for_coalesced_delay_5_q);
        end
    end

    // sel_for_coalesced_delay_5(BITSELECT,1686)
    assign sel_for_coalesced_delay_5_b = $unsigned(coalesced_delay_5_0_q[31:0]);
    assign sel_for_coalesced_delay_5_c = $unsigned(coalesced_delay_5_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76(ADD,318)@39
    assign i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_a = {1'b0, sel_for_coalesced_delay_5_c};
    assign i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_b = {1'b0, sel_for_coalesced_delay_5_b};
    assign i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_o = $unsigned(i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_b);
    assign i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_q = i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_sel_x(BITSELECT,682)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_sel_x_b = i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_q[31:0];

    // bubble_select_i_mul28_ff_rgb24toyv12_c71_ma3_cma(BITSELECT,2168)
    assign bubble_select_i_mul28_ff_rgb24toyv12_c71_ma3_cma_b = $unsigned(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_data_out[32:0]);

    // i_mul28_ff_rgb24toyv12_c71_sums_align_1(BITSHIFT,981)@38
    assign i_mul28_ff_rgb24toyv12_c71_sums_align_1_qint = { bubble_select_i_mul28_ff_rgb24toyv12_c71_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul28_ff_rgb24toyv12_c71_sums_align_1_q = i_mul28_ff_rgb24toyv12_c71_sums_align_1_qint[50:0];

    // bubble_select_i_mul28_ff_rgb24toyv12_c71_im0_cma(BITSELECT,2105)
    assign bubble_select_i_mul28_ff_rgb24toyv12_c71_im0_cma_b = $unsigned(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul28_ff_rgb24toyv12_c71_im8_cma(BITSELECT,2108)
    assign bubble_select_i_mul28_ff_rgb24toyv12_c71_im8_cma_b = $unsigned(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_data_out[35:0]);

    // i_mul28_ff_rgb24toyv12_c71_sums_join_0(BITJOIN,980)@38
    assign i_mul28_ff_rgb24toyv12_c71_sums_join_0_q = {bubble_select_i_mul28_ff_rgb24toyv12_c71_im0_cma_b, bubble_select_i_mul28_ff_rgb24toyv12_c71_im8_cma_b};

    // i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0(ADD,983)@38
    assign i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_a = {1'b0, i_mul28_ff_rgb24toyv12_c71_sums_join_0_q};
    assign i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_b = {14'b00000000000000, i_mul28_ff_rgb24toyv12_c71_sums_align_1_q};
    assign i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_o = $unsigned(i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_a) + $unsigned(i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_b);
    assign i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_q = i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x(BITSELECT,668)@38
    assign bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_in = i_mul28_ff_rgb24toyv12_c71_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b = bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_in[31:0];

    // redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0(REG,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77(ADD,319)@39
    assign i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_a = {1'b0, redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_o = $unsigned(i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_b);
    assign i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_q = i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x(BITSELECT,683)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b = i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_q[31:0];

    // redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0(REG,1711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b);
        end
    end

    // rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x(MUX,1334)@40
    assign rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_s or redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q or rightShiftStage0Idx1_uid1327_i_shr33_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid1330_i_shr33_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid1333_i_shr33_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q = redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid1327_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid1330_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid1333_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x(MUX,1345)@40
    assign rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid1338_i_shr33_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid1341_i_shr33_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid1344_i_shr33_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid1335_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid1338_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid1341_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid1344_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x(MUX,1350)@40 + 1
    assign rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q <= 32'b0;
        end
        else if (SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN == 1'b1)
        begin
            unique case (rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s)
                1'b0 : rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q <= SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D1;
                1'b1 : rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q <= SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D2;
                default : rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q <= 32'b0;
            endcase
        end
    end

    // redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo(STALLFIFO,1693)
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in = SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V0;
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in = SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall;
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_data_in = rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in_bitsignaltemp = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in[0];
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in_bitsignaltemp = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in[0];
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out[0] = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out_bitsignaltemp;
    assign redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out[0] = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo (
        .valid_in(redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q),
        .valid_out(redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x(STALLENABLE,3078)
    // Valid signal propagation
    assign SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0;
    // Stall signal propagation
    assign SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s_tv_0 = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_stall_out & SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0;
    // Backward Enable generation
    assign SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN = ~ (SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_v_s_0 = SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN & SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V;
    // Backward Stall generation
    assign SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall = ~ (SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backEN == 1'b0)
            begin
                SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0 <= SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0 & SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_s_tv_0;
            end
            else
            begin
                SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_R_v_0 <= SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_v_s_0;
            end

        end
    end

    // SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x(STALLREG,4346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid <= 1'b0;
            SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data0 <= 1'bx;
            SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data2 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid <= SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall & (SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid | SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_i_valid);

            if (SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data0 <= $unsigned(rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d);
                SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data1 <= $unsigned(rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q);
                SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data2 <= $unsigned(rightShiftStage2Idx1_uid1349_i_shr33_ff_rgb24toyv12_c0_shift_x_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_and0 = SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_V0;
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_i_valid = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V3 & SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_and0;
    // Stall signal propagation
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid | ~ (SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_i_valid);

    // Valid
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_V = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid : SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_i_valid;

    // Data0
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D0 = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data0 : rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    // Data1
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D1 = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data1 : rightShiftStage1_uid1346_i_shr33_ff_rgb24toyv12_c0_shift_x_q;
    // Data2
    assign SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_D2 = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_valid == 1'b1 ? SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_r_data2 : rightShiftStage2Idx1_uid1349_i_shr33_ff_rgb24toyv12_c0_shift_x_q;

    // SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x(STALLENABLE,3062)
    // Valid signal propagation
    assign SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_wireValid;
    // Backward Stall generation
    assign SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall = SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall | ~ (SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_and0 = SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_V0;
    assign SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_wireValid = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V2 & SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_and0;

    // SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0(STALLENABLE,3267)
    // Valid signal propagation
    assign SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_V0 = SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backEN = ~ (SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_v_s_0 = SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_V0;
    // Backward Stall generation
    assign SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backStall = ~ (SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0 <= SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0 & SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_R_v_0 <= SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_coalesced_delay_5_0(STALLENABLE,3442)
    // Valid signal propagation
    assign SE_coalesced_delay_5_0_V0 = SE_coalesced_delay_5_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_5_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_backStall & SE_coalesced_delay_5_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_5_0_backEN = ~ (SE_coalesced_delay_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_5_0_v_s_0 = SE_coalesced_delay_5_0_backEN & SE_out_bubble_out_i_mul31_ff_rgb24toyv12_c75_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_5_0_backStall = ~ (SE_coalesced_delay_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_5_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_5_0_R_v_0 <= SE_coalesced_delay_5_0_R_v_0 & SE_coalesced_delay_5_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_5_0_R_v_0 <= SE_coalesced_delay_5_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76(STALLENABLE,2770)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_V0 = SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_backStall = SE_redist41_bgTrunc_i_reduction_ff_rgb24toyv12_c_39_ff_rgb24toyv12_c77_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_and0 = SE_coalesced_delay_5_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_wireValid = SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_and0;

    // SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0(STALLENABLE,3272)
    // Valid signal propagation
    assign SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_V0 = SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_38_ff_rgb24toyv12_c76_backStall & SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backEN = ~ (SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_v_s_0 = SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backStall = ~ (SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0 <= SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0 & SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_R_v_0 <= SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data(STALLENABLE,3922)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_V0 = SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_backStall = SE_redist52_bgTrunc_i_mul28_ff_rgb24toyv12_c71_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and0 = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and1 = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_wireValid = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_and1;

    // bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg(STALLFIFO,4329)
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V2;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_backStall;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_data_in = bubble_join_i_mul28_ff_rgb24toyv12_c71_ma3_cma_q;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul28_ff_rgb24toyv12_c71_ma3_cma_q),
        .valid_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul28_ff_rgb24toyv12_c71_im8_cma(CHAINMULTADD,1475)@35 + 3
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_reset = ~ (resetn);
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_ena0 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0];
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_ena1 = i_mul28_ff_rgb24toyv12_c71_im8_cma_ena0;
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_ena2 = i_mul28_ff_rgb24toyv12_c71_im8_cma_ena0;

    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_c0 = i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul28_ff_rgb24toyv12_c71_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul28_ff_rgb24toyv12_c71_im8_cma_ena2, i_mul28_ff_rgb24toyv12_c71_im8_cma_ena1, i_mul28_ff_rgb24toyv12_c71_im8_cma_ena0 }),
        .aclr({ i_mul28_ff_rgb24toyv12_c71_im8_cma_reset, i_mul28_ff_rgb24toyv12_c71_im8_cma_reset }),
        .ay(i_mul28_ff_rgb24toyv12_c71_im8_cma_a0),
        .ax(i_mul28_ff_rgb24toyv12_c71_im8_cma_c0),
        .resulta(i_mul28_ff_rgb24toyv12_c71_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul28_ff_rgb24toyv12_c71_im8_cma_delay ( .xin(i_mul28_ff_rgb24toyv12_c71_im8_cma_s0), .xout(i_mul28_ff_rgb24toyv12_c71_im8_cma_qq), .ena(SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul28_ff_rgb24toyv12_c71_im8_cma_q = $unsigned(i_mul28_ff_rgb24toyv12_c71_im8_cma_qq[35:0]);

    // bubble_join_i_mul28_ff_rgb24toyv12_c71_im8_cma(BITJOIN,2107)
    assign bubble_join_i_mul28_ff_rgb24toyv12_c71_im8_cma_q = i_mul28_ff_rgb24toyv12_c71_im8_cma_q;

    // bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg(STALLFIFO,4309)
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V1;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_backStall;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_data_in = bubble_join_i_mul28_ff_rgb24toyv12_c71_im8_cma_q;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul28_ff_rgb24toyv12_c71_im8_cma_q),
        .valid_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul28_ff_rgb24toyv12_c71_im0_cma(CHAINMULTADD,1474)@35 + 3
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_reset = ~ (resetn);
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_ena0 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0];
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_ena1 = i_mul28_ff_rgb24toyv12_c71_im0_cma_ena0;
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_ena2 = i_mul28_ff_rgb24toyv12_c71_im0_cma_ena0;

    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_c0 = i_mul28_ff_rgb24toyv12_c71_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul28_ff_rgb24toyv12_c71_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul28_ff_rgb24toyv12_c71_im0_cma_ena2, i_mul28_ff_rgb24toyv12_c71_im0_cma_ena1, i_mul28_ff_rgb24toyv12_c71_im0_cma_ena0 }),
        .aclr({ i_mul28_ff_rgb24toyv12_c71_im0_cma_reset, i_mul28_ff_rgb24toyv12_c71_im0_cma_reset }),
        .ay(i_mul28_ff_rgb24toyv12_c71_im0_cma_a0),
        .ax(i_mul28_ff_rgb24toyv12_c71_im0_cma_c0),
        .resulta(i_mul28_ff_rgb24toyv12_c71_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul28_ff_rgb24toyv12_c71_im0_cma_delay ( .xin(i_mul28_ff_rgb24toyv12_c71_im0_cma_s0), .xout(i_mul28_ff_rgb24toyv12_c71_im0_cma_qq), .ena(SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul28_ff_rgb24toyv12_c71_im0_cma_q = $unsigned(i_mul28_ff_rgb24toyv12_c71_im0_cma_qq[27:0]);

    // bubble_join_i_mul28_ff_rgb24toyv12_c71_im0_cma(BITJOIN,2104)
    assign bubble_join_i_mul28_ff_rgb24toyv12_c71_im0_cma_q = i_mul28_ff_rgb24toyv12_c71_im0_cma_q;

    // bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg(STALLFIFO,4308)
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V0;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_backStall;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_data_in = bubble_join_i_mul28_ff_rgb24toyv12_c71_im0_cma_q;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul28_ff_rgb24toyv12_c71_im0_cma_q),
        .valid_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70(STALLENABLE,2491)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_backStall = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_out_valid_out;

    // SE_i_mul28_ff_rgb24toyv12_c71_im0_cma(STALLENABLE,3165)
    // Valid signal propagation
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V0 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V1 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_V2 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_0 = bubble_out_i_mul28_ff_rgb24toyv12_c71_im0_cma_data_reg_stall_out & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_1 = bubble_out_i_mul28_ff_rgb24toyv12_c71_im8_cma_data_reg_stall_out & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_2 = bubble_out_i_mul28_ff_rgb24toyv12_c71_ma3_cma_data_reg_stall_out & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or0 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_0;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or1 = SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_1 | SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or0;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN = ~ (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_2 | SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V1 & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN;
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c51_ff_rgb24toyv12_c70_V0 & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backStall = ~ (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_0 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_v_s_0;
            end

            if (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_0;
            end

            if (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0 & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_0 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1;
            end

            if (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1 & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_1 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1;
            end

            if (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2 & SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_v_2 <= SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_R_s_1;
            end

        end
    end

    // SE_i_mul21_ff_rgb24toyv12_c58_im0_cma(STALLENABLE,3159)
    // Valid signal propagation
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V0 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V1 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_V2 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_0 = bubble_out_i_mul21_ff_rgb24toyv12_c58_im0_cma_data_reg_stall_out & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_1 = bubble_out_i_mul21_ff_rgb24toyv12_c58_im8_cma_data_reg_stall_out & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_2 = bubble_out_i_mul21_ff_rgb24toyv12_c58_ma3_cma_data_reg_stall_out & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or0 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_0;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or1 = SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_1 | SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or0;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN = ~ (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_2 | SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V0 & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN;
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c48_ff_rgb24toyv12_c57_V0 & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backStall = ~ (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_0 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_v_s_0;
            end

            if (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_0;
            end

            if (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0 & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_0 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1;
            end

            if (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1 & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_1 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1;
            end

            if (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2 & SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_v_2 <= SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55(STALLENABLE,2519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg0 <= SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg1 <= SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg2 <= SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg3 <= SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed0 = (~ (SE_i_mul21_ff_rgb24toyv12_c58_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid) | SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed1 = (~ (SE_i_mul28_ff_rgb24toyv12_c71_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid) | SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed2 = (~ (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid) | SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed3 = (~ (redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid) | SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_backStall & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg1 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg2 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_toReg3 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_StallValid & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or1 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed1 & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or0;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or2 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed2 & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or1;
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_consumed3 & SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_or2);
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_backStall = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V1 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V2 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V3 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_wireValid = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_valid;

    // SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo(STALLENABLE,3255)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg0 <= '0;
            SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg0 <= SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg0;
            // Successor 1
            SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg1 <= SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed0 = (~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall) & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid) | SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg0;
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed1 = (~ (SR_SE_i_masked278_ff_rgb24toyv12_c276_backStall) & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid) | SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg1;
    // Consuming
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_StallValid = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_backStall & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid;
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg0 = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_StallValid & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed0;
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_toReg1 = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_StallValid & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_or0 = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed0;
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireStall = ~ (SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_consumed1 & SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_or0);
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_backStall = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V0 = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid & ~ (SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg0);
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V1 = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid & ~ (SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_wireValid = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out;

    // redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo(STALLFIFO,1703)
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V2;
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_backStall;
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_data_in = i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b;
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in_bitsignaltemp = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in[0];
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in_bitsignaltemp = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in[0];
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out[0] = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out_bitsignaltemp;
    assign redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out[0] = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(198),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo (
        .valid_in(redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b),
        .valid_out(redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0(REG,1799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backEN == 1'b1)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_q <= $unsigned(i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q);
        end
    end

    // redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1(REG,1800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backEN == 1'b1)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_q <= $unsigned(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_q);
        end
    end

    // redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2(REG,1801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backEN == 1'b1)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_q <= $unsigned(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_q);
        end
    end

    // SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3(STALLREG,4342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid <= 1'b0;
            SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall & (SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid | SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_i_valid);

            if (SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_data0 <= $unsigned(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_i_valid = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_V0;
    // Stall signal propagation
    assign SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall = SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid | ~ (SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_i_valid);

    // Valid
    assign SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V = SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid == 1'b1 ? SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid : SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_i_valid;

    assign SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_D0 = SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_valid == 1'b1 ? SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_r_data0 : redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_q;

    // SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2(STALLENABLE,3416)
    // Valid signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_V0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_s_tv_0 = SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backEN = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_v_s_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backEN & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backStall = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1(STALLENABLE,3415)
    // Valid signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_V0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_s_tv_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_2_backStall & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backEN = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_v_s_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backEN & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backStall = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0(STALLENABLE,3414)
    // Valid signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_V0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_s_tv_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_1_backStall & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backEN = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_v_s_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backEN & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V1;
    // Backward Stall generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backStall = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2(STALLENABLE,3782)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9(BLACKBOX,131)@3
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z47_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_dest_data_out_20_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9(STALLENABLE,2481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed0 = (~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed1 = (~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_0_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_and0 = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_wireValid = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_and0;

    // SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0(STALLENABLE,2615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg0 <= SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg1 <= SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg2 <= SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg3 <= SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed0 = (~ (redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed1 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_backStall) & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed2 = (~ (redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed3 = (~ (redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_backStall & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg0 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg1 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg2 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed2;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_toReg3 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or0 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or1 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed1 & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or2 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed2 & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireStall = ~ (SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_consumed3 & SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_or2);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_backStall = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V0 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V1 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V2 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V3 = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_wireValid = i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_valid_out;

    // SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275(STALLENABLE,2711)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_wireValid = i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_valid_out;

    // i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275(BLACKBOX,246)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_51@20000000
    // out out_feedback_valid_out_51@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i2_cleanups272_push51_0 thei_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275 (
        .in_data_in(SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D0),
        .in_feedback_stall_in_51(i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_feedback_stall_out_51),
        .in_keep_going269(SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_backStall),
        .in_valid_in(SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V0),
        .out_data_out(),
        .out_feedback_out_51(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_out_51),
        .out_feedback_valid_out_51(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_valid_out_51),
        .out_stall_out(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i2_1287(CONSTANT,35)
    assign c_i2_1287_q = $unsigned(2'b01);

    // i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0(BLACKBOX,198)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_51@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i2_cleanups272_pop51_0 thei_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0 (
        .in_data_in(c_i2_1287_q),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_51(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_out_51),
        .in_feedback_valid_in_51(i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_feedback_valid_out_51),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V8),
        .out_data_out(i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out),
        .out_feedback_stall_out_51(i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_feedback_stall_out_51),
        .out_stall_out(i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0(BITJOIN,2032)
    assign bubble_join_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_q = i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0(BITSELECT,2033)
    assign bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_b = $unsigned(bubble_join_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_q[1:0]);

    // i_first_cleanup274_ff_rgb24toyv12_c1_sel_x(BITSELECT,820)@3
    assign i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b = bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_b[0:0];

    // i_xor275_ff_rgb24toyv12_c2(LOGICAL,383)@3
    assign i_xor275_ff_rgb24toyv12_c2_q = i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b ^ VCC_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9(BITJOIN,1824)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_q = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_out_dest_data_out_20_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9(BITSELECT,1825)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_q[0:0]);

    // i_unnamed_ff_rgb24toyv12_c10(LOGICAL,375)@3
    assign i_unnamed_ff_rgb24toyv12_c10_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_b ^ VCC_q;

    // i_first_cleanup274_xor_or_ff_rgb24toyv12_c44(LOGICAL,83)@3
    assign i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q = i_unnamed_ff_rgb24toyv12_c10_q | i_xor275_ff_rgb24toyv12_c2_q;

    // c_i32_2293(CONSTANT,40)
    assign c_i32_2293_q = $unsigned(32'b00000000000000000000000000000010);

    // i_add18_ff_rgb24toyv12_c52(ADD,54)@2
    assign i_add18_ff_rgb24toyv12_c52_a = {1'b0, i_mul_add238_ff_rgb24toyv12_c14_vt_join_q};
    assign i_add18_ff_rgb24toyv12_c52_b = {1'b0, c_i32_2293_q};
    assign i_add18_ff_rgb24toyv12_c52_o = $unsigned(i_add18_ff_rgb24toyv12_c52_a) + $unsigned(i_add18_ff_rgb24toyv12_c52_b);
    assign i_add18_ff_rgb24toyv12_c52_q = i_add18_ff_rgb24toyv12_c52_o[32:0];

    // bgTrunc_i_add18_ff_rgb24toyv12_c52_sel_x(BITSELECT,655)@2
    assign bgTrunc_i_add18_ff_rgb24toyv12_c52_sel_x_b = i_add18_ff_rgb24toyv12_c52_q[31:0];

    // i_add18_ff_rgb24toyv12_c52_vt_select_31(BITSELECT,57)@2
    assign i_add18_ff_rgb24toyv12_c52_vt_select_31_b = bgTrunc_i_add18_ff_rgb24toyv12_c52_sel_x_b[31:1];

    // i_add18_ff_rgb24toyv12_c52_vt_join(BITJOIN,56)@2
    assign i_add18_ff_rgb24toyv12_c52_vt_join_q = {i_add18_ff_rgb24toyv12_c52_vt_select_31_b, GND_q};

    // i_idxprom19_ff_rgb24toyv12_c53_sel_x(BITSELECT,822)@2
    assign i_idxprom19_ff_rgb24toyv12_c53_sel_x_b = {32'b00000000000000000000000000000000, i_add18_ff_rgb24toyv12_c52_vt_join_q[31:0]};

    // i_idxprom19_ff_rgb24toyv12_c53_vt_select_31(BITSELECT,95)@2
    assign i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b = i_idxprom19_ff_rgb24toyv12_c53_sel_x_b[31:1];

    // redist133_i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b_1_0(REG,1798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_backEN == 1'b1)
        begin
            redist133_i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b_1_0_q <= $unsigned(i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b);
        end
    end

    // i_idxprom19_ff_rgb24toyv12_c53_vt_join(BITJOIN,94)@3
    assign i_idxprom19_ff_rgb24toyv12_c53_vt_join_q = {c_i32_0291_q, redist133_i_idxprom19_ff_rgb24toyv12_c53_vt_select_31_b_1_0_q, GND_q};

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1505)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom19_ff_rgb24toyv12_c53_vt_join_q[63:54];
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom19_ff_rgb24toyv12_c53_vt_join_q[53:36];
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom19_ff_rgb24toyv12_c53_vt_join_q[35:18];
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom19_ff_rgb24toyv12_c53_vt_join_q[17:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1436)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1155)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1438)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1154)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1156)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1437)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1152)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1439)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx20_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1153)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1157)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,742)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx20_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx20_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,744)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx20_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_add_x(ADD,736)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_add_x_a = {1'b0, redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_q};
    assign i_arrayidx20_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx20_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx20_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx20_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx20_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx20_ff_rgb24toyv12_c0_add_x_q = i_arrayidx20_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx20_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,745)@3
    assign i_arrayidx20_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx20_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55(BLACKBOX,150)@3
    // in in_i_stall@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm323_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm323_0 thei_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx20_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q),
        .in_i_predicate(i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_backStall),
        .in_i_valid(SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V0),
        .in_lm323_ff_rgb24toyv12_c_avm_readdata(in_lm323_ff_rgb24toyv12_c_avm_readdata),
        .in_lm323_ff_rgb24toyv12_c_avm_readdatavalid(in_lm323_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm323_ff_rgb24toyv12_c_avm_waitrequest(in_lm323_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm323_ff_rgb24toyv12_c_avm_writeack(in_lm323_ff_rgb24toyv12_c_avm_writeack),
        .out_lm323_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_address),
        .out_lm323_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm323_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm323_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_enable),
        .out_lm323_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_read),
        .out_lm323_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_write),
        .out_lm323_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55(BITJOIN,1883)
    assign bubble_join_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_q = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55(BITSELECT,1884)
    assign bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_q[31:0]);

    // i_mul21_ff_rgb24toyv12_c58_bs1(BITSELECT,925)@35
    assign i_mul21_ff_rgb24toyv12_c58_bs1_b = bubble_select_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_b[31:18];

    // i_mul35_ff_rgb24toyv12_c81_im0_cma(CHAINMULTADD,1480)@35 + 3
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_reset = ~ (resetn);
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_ena0 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0];
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_ena1 = i_mul35_ff_rgb24toyv12_c81_im0_cma_ena0;
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_ena2 = i_mul35_ff_rgb24toyv12_c81_im0_cma_ena0;

    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_c0 = i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul35_ff_rgb24toyv12_c81_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul35_ff_rgb24toyv12_c81_im0_cma_ena2, i_mul35_ff_rgb24toyv12_c81_im0_cma_ena1, i_mul35_ff_rgb24toyv12_c81_im0_cma_ena0 }),
        .aclr({ i_mul35_ff_rgb24toyv12_c81_im0_cma_reset, i_mul35_ff_rgb24toyv12_c81_im0_cma_reset }),
        .ay(i_mul35_ff_rgb24toyv12_c81_im0_cma_a0),
        .ax(i_mul35_ff_rgb24toyv12_c81_im0_cma_c0),
        .resulta(i_mul35_ff_rgb24toyv12_c81_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul35_ff_rgb24toyv12_c81_im0_cma_delay ( .xin(i_mul35_ff_rgb24toyv12_c81_im0_cma_s0), .xout(i_mul35_ff_rgb24toyv12_c81_im0_cma_qq), .ena(SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul35_ff_rgb24toyv12_c81_im0_cma_q = $unsigned(i_mul35_ff_rgb24toyv12_c81_im0_cma_qq[27:0]);

    // bubble_join_i_mul35_ff_rgb24toyv12_c81_im0_cma(BITJOIN,2122)
    assign bubble_join_i_mul35_ff_rgb24toyv12_c81_im0_cma_q = i_mul35_ff_rgb24toyv12_c81_im0_cma_q;

    // SE_i_mul35_ff_rgb24toyv12_c81_im0_cma(STALLENABLE,3171)
    // Valid signal propagation
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V0 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V1 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V2 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_0 = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_1 = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_2 = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or0 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_0;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or1 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_1 | SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or0;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN = ~ (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_2 | SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_V2 & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN;
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c54_ff_rgb24toyv12_c80_V0 & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backStall = ~ (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_0 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_v_s_0;
            end

            if (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_0;
            end

            if (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0 & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_0 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1;
            end

            if (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1 & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_1 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1;
            end

            if (SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2 & SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_v_2 <= SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg(STALLFIFO,4314)
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V0;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_backStall;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_data_in = bubble_join_i_mul35_ff_rgb24toyv12_c81_im0_cma_q;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul35_ff_rgb24toyv12_c81_im0_cma_q),
        .valid_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul35_ff_rgb24toyv12_c81_im8_cma(CHAINMULTADD,1481)@35 + 3
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_reset = ~ (resetn);
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_ena0 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0];
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_ena1 = i_mul35_ff_rgb24toyv12_c81_im8_cma_ena0;
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_ena2 = i_mul35_ff_rgb24toyv12_c81_im8_cma_ena0;

    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_c0 = i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul35_ff_rgb24toyv12_c81_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul35_ff_rgb24toyv12_c81_im8_cma_ena2, i_mul35_ff_rgb24toyv12_c81_im8_cma_ena1, i_mul35_ff_rgb24toyv12_c81_im8_cma_ena0 }),
        .aclr({ i_mul35_ff_rgb24toyv12_c81_im8_cma_reset, i_mul35_ff_rgb24toyv12_c81_im8_cma_reset }),
        .ay(i_mul35_ff_rgb24toyv12_c81_im8_cma_a0),
        .ax(i_mul35_ff_rgb24toyv12_c81_im8_cma_c0),
        .resulta(i_mul35_ff_rgb24toyv12_c81_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul35_ff_rgb24toyv12_c81_im8_cma_delay ( .xin(i_mul35_ff_rgb24toyv12_c81_im8_cma_s0), .xout(i_mul35_ff_rgb24toyv12_c81_im8_cma_qq), .ena(SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul35_ff_rgb24toyv12_c81_im8_cma_q = $unsigned(i_mul35_ff_rgb24toyv12_c81_im8_cma_qq[35:0]);

    // bubble_join_i_mul35_ff_rgb24toyv12_c81_im8_cma(BITJOIN,2125)
    assign bubble_join_i_mul35_ff_rgb24toyv12_c81_im8_cma_q = i_mul35_ff_rgb24toyv12_c81_im8_cma_q;

    // bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg(STALLFIFO,4315)
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V1;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_backStall;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_data_in = bubble_join_i_mul35_ff_rgb24toyv12_c81_im8_cma_q;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul35_ff_rgb24toyv12_c81_im8_cma_q),
        .valid_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul35_ff_rgb24toyv12_c81_ma3_cma(CHAINMULTADD,1498)@35 + 3
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_reset = ~ (resetn);
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena0 = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0];
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena1 = i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena0;
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena2 = i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena0;

    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_a0 = i_mul21_ff_rgb24toyv12_c58_bs1_b;
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_c0 = i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_c;
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_a1 = i_mul35_ff_rgb24toyv12_c81_bs2_merged_bit_select_b;
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_c1 = i_mul21_ff_rgb24toyv12_c58_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul35_ff_rgb24toyv12_c81_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena2, i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena1, i_mul35_ff_rgb24toyv12_c81_ma3_cma_ena0 }),
        .aclr({ i_mul35_ff_rgb24toyv12_c81_ma3_cma_reset, i_mul35_ff_rgb24toyv12_c81_ma3_cma_reset }),
        .ay(i_mul35_ff_rgb24toyv12_c81_ma3_cma_a1),
        .by(i_mul35_ff_rgb24toyv12_c81_ma3_cma_a0),
        .ax(i_mul35_ff_rgb24toyv12_c81_ma3_cma_c1),
        .bx(i_mul35_ff_rgb24toyv12_c81_ma3_cma_c0),
        .resulta(i_mul35_ff_rgb24toyv12_c81_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul35_ff_rgb24toyv12_c81_ma3_cma_delay ( .xin(i_mul35_ff_rgb24toyv12_c81_ma3_cma_s0), .xout(i_mul35_ff_rgb24toyv12_c81_ma3_cma_qq), .ena(SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul35_ff_rgb24toyv12_c81_ma3_cma_q = $unsigned(i_mul35_ff_rgb24toyv12_c81_ma3_cma_qq[32:0]);

    // bubble_join_i_mul35_ff_rgb24toyv12_c81_ma3_cma(BITJOIN,2176)
    assign bubble_join_i_mul35_ff_rgb24toyv12_c81_ma3_cma_q = i_mul35_ff_rgb24toyv12_c81_ma3_cma_q;

    // bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg(STALLFIFO,4332)
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in = SE_i_mul35_ff_rgb24toyv12_c81_im0_cma_V2;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_backStall;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_data_in = bubble_join_i_mul35_ff_rgb24toyv12_c81_ma3_cma_q;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul35_ff_rgb24toyv12_c81_ma3_cma_q),
        .valid_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data(STALLENABLE,3934)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_V0 = SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_backStall = SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and0 = bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and1 = bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_wireValid = bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_and1;

    // SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0(STALLENABLE,3271)
    // Valid signal propagation
    assign SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_V0 = SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_backStall & SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backEN = ~ (SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_v_s_0 = SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backStall = ~ (SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0 <= SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0 & SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_R_v_0 <= SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_coalesced_delay_6_0(STALLENABLE,3443)
    // Valid signal propagation
    assign SE_coalesced_delay_6_0_V0 = SE_coalesced_delay_6_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_6_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_backStall & SE_coalesced_delay_6_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_6_0_backEN = ~ (SE_coalesced_delay_6_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_6_0_v_s_0 = SE_coalesced_delay_6_0_backEN & SE_out_bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_6_0_backStall = ~ (SE_coalesced_delay_6_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_6_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_6_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_6_0_R_v_0 <= SE_coalesced_delay_6_0_R_v_0 & SE_coalesced_delay_6_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_6_0_R_v_0 <= SE_coalesced_delay_6_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86(STALLENABLE,2773)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_V0 = SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_backStall = SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_and0 = SE_coalesced_delay_6_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_wireValid = SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_and0;

    // SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0(STALLENABLE,3266)
    // Valid signal propagation
    assign SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_V0 = SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backEN = ~ (SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_v_s_0 = SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_V0;
    // Backward Stall generation
    assign SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backStall = ~ (SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0 <= SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0 & SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_R_v_0 <= SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // bubble_select_i_mul36_ff_rgb24toyv12_c83_ma3_cma(BITSELECT,2180)
    assign bubble_select_i_mul36_ff_rgb24toyv12_c83_ma3_cma_b = $unsigned(bubble_out_i_mul36_ff_rgb24toyv12_c83_ma3_cma_data_reg_data_out[32:0]);

    // i_mul36_ff_rgb24toyv12_c83_sums_align_1(BITSHIFT,1041)@38
    assign i_mul36_ff_rgb24toyv12_c83_sums_align_1_qint = { bubble_select_i_mul36_ff_rgb24toyv12_c83_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul36_ff_rgb24toyv12_c83_sums_align_1_q = i_mul36_ff_rgb24toyv12_c83_sums_align_1_qint[50:0];

    // bubble_select_i_mul36_ff_rgb24toyv12_c83_im0_cma(BITSELECT,2129)
    assign bubble_select_i_mul36_ff_rgb24toyv12_c83_im0_cma_b = $unsigned(bubble_out_i_mul36_ff_rgb24toyv12_c83_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul36_ff_rgb24toyv12_c83_im8_cma(BITSELECT,2132)
    assign bubble_select_i_mul36_ff_rgb24toyv12_c83_im8_cma_b = $unsigned(bubble_out_i_mul36_ff_rgb24toyv12_c83_im8_cma_data_reg_data_out[35:0]);

    // i_mul36_ff_rgb24toyv12_c83_sums_join_0(BITJOIN,1040)@38
    assign i_mul36_ff_rgb24toyv12_c83_sums_join_0_q = {bubble_select_i_mul36_ff_rgb24toyv12_c83_im0_cma_b, bubble_select_i_mul36_ff_rgb24toyv12_c83_im8_cma_b};

    // i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0(ADD,1043)@38
    assign i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_a = {1'b0, i_mul36_ff_rgb24toyv12_c83_sums_join_0_q};
    assign i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_b = {14'b00000000000000, i_mul36_ff_rgb24toyv12_c83_sums_align_1_q};
    assign i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_o = $unsigned(i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_a) + $unsigned(i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_b);
    assign i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_q = i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x(BITSELECT,672)@38
    assign bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_in = i_mul36_ff_rgb24toyv12_c83_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_b = bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_in[31:0];

    // bubble_select_i_mul38_ff_rgb24toyv12_c85_ma3_cma(BITSELECT,2183)
    assign bubble_select_i_mul38_ff_rgb24toyv12_c85_ma3_cma_b = $unsigned(bubble_out_i_mul38_ff_rgb24toyv12_c85_ma3_cma_data_reg_data_out[32:0]);

    // i_mul38_ff_rgb24toyv12_c85_sums_align_1(BITSHIFT,1056)@38
    assign i_mul38_ff_rgb24toyv12_c85_sums_align_1_qint = { bubble_select_i_mul38_ff_rgb24toyv12_c85_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul38_ff_rgb24toyv12_c85_sums_align_1_q = i_mul38_ff_rgb24toyv12_c85_sums_align_1_qint[50:0];

    // bubble_select_i_mul38_ff_rgb24toyv12_c85_im0_cma(BITSELECT,2135)
    assign bubble_select_i_mul38_ff_rgb24toyv12_c85_im0_cma_b = $unsigned(bubble_out_i_mul38_ff_rgb24toyv12_c85_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul38_ff_rgb24toyv12_c85_im8_cma(BITSELECT,2138)
    assign bubble_select_i_mul38_ff_rgb24toyv12_c85_im8_cma_b = $unsigned(bubble_out_i_mul38_ff_rgb24toyv12_c85_im8_cma_data_reg_data_out[35:0]);

    // i_mul38_ff_rgb24toyv12_c85_sums_join_0(BITJOIN,1055)@38
    assign i_mul38_ff_rgb24toyv12_c85_sums_join_0_q = {bubble_select_i_mul38_ff_rgb24toyv12_c85_im0_cma_b, bubble_select_i_mul38_ff_rgb24toyv12_c85_im8_cma_b};

    // i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0(ADD,1058)@38
    assign i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_a = {1'b0, i_mul38_ff_rgb24toyv12_c85_sums_join_0_q};
    assign i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_b = {14'b00000000000000, i_mul38_ff_rgb24toyv12_c85_sums_align_1_q};
    assign i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_o = $unsigned(i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_a) + $unsigned(i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_b);
    assign i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_q = i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x(BITSELECT,673)@38
    assign bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_in = i_mul38_ff_rgb24toyv12_c85_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_b = bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_in[31:0];

    // join_for_coalesced_delay_6(BITJOIN,1688)
    assign join_for_coalesced_delay_6_q = {bgTrunc_i_mul36_ff_rgb24toyv12_c83_sel_x_b, bgTrunc_i_mul38_ff_rgb24toyv12_c85_sel_x_b};

    // coalesced_delay_6_0(REG,1821)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_6_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_6_0_backEN == 1'b1)
        begin
            coalesced_delay_6_0_q <= $unsigned(join_for_coalesced_delay_6_q);
        end
    end

    // sel_for_coalesced_delay_6(BITSELECT,1689)
    assign sel_for_coalesced_delay_6_b = $unsigned(coalesced_delay_6_0_q[31:0]);
    assign sel_for_coalesced_delay_6_c = $unsigned(coalesced_delay_6_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86(ADD,321)@39
    assign i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_a = {1'b0, sel_for_coalesced_delay_6_c};
    assign i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_b = {1'b0, sel_for_coalesced_delay_6_b};
    assign i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_o = $unsigned(i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_b);
    assign i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_q = i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_sel_x(BITSELECT,684)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_sel_x_b = i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_q[31:0];

    // bubble_select_i_mul35_ff_rgb24toyv12_c81_ma3_cma(BITSELECT,2177)
    assign bubble_select_i_mul35_ff_rgb24toyv12_c81_ma3_cma_b = $unsigned(bubble_out_i_mul35_ff_rgb24toyv12_c81_ma3_cma_data_reg_data_out[32:0]);

    // i_mul35_ff_rgb24toyv12_c81_sums_align_1(BITSHIFT,1026)@38
    assign i_mul35_ff_rgb24toyv12_c81_sums_align_1_qint = { bubble_select_i_mul35_ff_rgb24toyv12_c81_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul35_ff_rgb24toyv12_c81_sums_align_1_q = i_mul35_ff_rgb24toyv12_c81_sums_align_1_qint[50:0];

    // bubble_select_i_mul35_ff_rgb24toyv12_c81_im0_cma(BITSELECT,2123)
    assign bubble_select_i_mul35_ff_rgb24toyv12_c81_im0_cma_b = $unsigned(bubble_out_i_mul35_ff_rgb24toyv12_c81_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul35_ff_rgb24toyv12_c81_im8_cma(BITSELECT,2126)
    assign bubble_select_i_mul35_ff_rgb24toyv12_c81_im8_cma_b = $unsigned(bubble_out_i_mul35_ff_rgb24toyv12_c81_im8_cma_data_reg_data_out[35:0]);

    // i_mul35_ff_rgb24toyv12_c81_sums_join_0(BITJOIN,1025)@38
    assign i_mul35_ff_rgb24toyv12_c81_sums_join_0_q = {bubble_select_i_mul35_ff_rgb24toyv12_c81_im0_cma_b, bubble_select_i_mul35_ff_rgb24toyv12_c81_im8_cma_b};

    // i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0(ADD,1028)@38
    assign i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_a = {1'b0, i_mul35_ff_rgb24toyv12_c81_sums_join_0_q};
    assign i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_b = {14'b00000000000000, i_mul35_ff_rgb24toyv12_c81_sums_align_1_q};
    assign i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_o = $unsigned(i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_a) + $unsigned(i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_b);
    assign i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_q = i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x(BITSELECT,671)@38
    assign bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_in = i_mul35_ff_rgb24toyv12_c81_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b = bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_in[31:0];

    // redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0(REG,1715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87(ADD,322)@39
    assign i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_a = {1'b0, redist49_bgTrunc_i_mul35_ff_rgb24toyv12_c81_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_40_ff_rgb24toyv12_c86_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_o = $unsigned(i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_b);
    assign i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_q = i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x(BITSELECT,685)@39
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b = i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_q[31:0];

    // redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0(REG,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b);
        end
    end

    // rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x(MUX,1364)@40
    assign rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_s or redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q or rightShiftStage0Idx1_uid1357_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid1360_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid1363_i_shr40_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q = redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid1357_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid1360_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid1363_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x(MUX,1375)@40
    assign rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid1368_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid1371_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid1374_i_shr40_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid1365_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid1368_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid1371_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid1374_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_shr26_ff_rgb24toyv12_c0_shift_narrow_x(BITSELECT,840)@40
    assign i_shr26_ff_rgb24toyv12_c0_shift_narrow_x_b = bubble_select_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_b[4:0];

    // rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select(BITSELECT,1525)@40
    assign rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b = i_shr26_ff_rgb24toyv12_c0_shift_narrow_x_b[1:0];
    assign rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c = i_shr26_ff_rgb24toyv12_c0_shift_narrow_x_b[3:2];
    assign rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d = i_shr26_ff_rgb24toyv12_c0_shift_narrow_x_b[4:4];

    // rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x(MUX,1380)@40
    assign rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1304_i_shr26_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    always @(rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage2Idx1_uid1379_i_shr40_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1_uid1376_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            1'b1 : rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage2Idx1_uid1379_i_shr40_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_add41_ff_rgb24toyv12_c89(ADD,60)@40
    assign i_add41_ff_rgb24toyv12_c89_a = {1'b0, rightShiftStage2_uid1381_i_shr40_ff_rgb24toyv12_c0_shift_x_q};
    assign i_add41_ff_rgb24toyv12_c89_b = {1'b0, c_i32_128295_q};
    assign i_add41_ff_rgb24toyv12_c89_o = $unsigned(i_add41_ff_rgb24toyv12_c89_a) + $unsigned(i_add41_ff_rgb24toyv12_c89_b);
    assign i_add41_ff_rgb24toyv12_c89_q = i_add41_ff_rgb24toyv12_c89_o[32:0];

    // bgTrunc_i_add41_ff_rgb24toyv12_c89_sel_x(BITSELECT,658)@40
    assign bgTrunc_i_add41_ff_rgb24toyv12_c89_sel_x_b = i_add41_ff_rgb24toyv12_c89_q[31:0];

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113(BITJOIN,1937)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_q = i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113(BITSELECT,1938)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115(LOGICAL,328)@39
    assign i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b | bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110(BITJOIN,1934)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_q = i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110(BITSELECT,1935)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108(BITJOIN,1931)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_q = i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108(BITSELECT,1932)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112(LOGICAL,327)@39
    assign i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b;

    // i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128(LOGICAL,334)@39
    assign i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_q = i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_q | i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_q;

    // i_reduction_ff_rgb24toyv12_c_55_ff_rgb24toyv12_c131(LOGICAL,337)@39
    assign i_reduction_ff_rgb24toyv12_c_55_ff_rgb24toyv12_c131_q = i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_q | i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105(BITJOIN,1928)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_q = i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105(BITSELECT,1929)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_q[0:0]);

    // redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo(STALLFIFO,1787)
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V1;
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_backStall;
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_data_in = redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q;
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in_bitsignaltemp = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in[0];
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in_bitsignaltemp = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in[0];
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out[0] = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out[0] = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo (
        .valid_in(redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_q),
        .valid_out(redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo(BITJOIN,2395)
    assign bubble_join_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_q = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_data_out;

    // bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo(BITSELECT,2396)
    assign bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_b = $unsigned(bubble_join_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107(LOGICAL,326)@39
    assign i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_q = bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100(BITJOIN,2012)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_q = i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100(BITSELECT,2013)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_44_ff_rgb24toyv12_c104(LOGICAL,325)@39
    assign i_reduction_ff_rgb24toyv12_c_44_ff_rgb24toyv12_c104_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b;

    // i_reduction_ff_rgb24toyv12_c_51_ff_rgb24toyv12_c127(LOGICAL,333)@39
    assign i_reduction_ff_rgb24toyv12_c_51_ff_rgb24toyv12_c127_q = i_reduction_ff_rgb24toyv12_c_44_ff_rgb24toyv12_c104_q | i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97(BITJOIN,2006)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_q = i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97(BITSELECT,2007)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95(BITJOIN,2000)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_q = i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95(BITSELECT,2001)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99(LOGICAL,324)@39
    assign i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b;

    // i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94(LOGICAL,323)@39
    assign i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_q = bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b | bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_50_ff_rgb24toyv12_c126(LOGICAL,332)@39
    assign i_reduction_ff_rgb24toyv12_c_50_ff_rgb24toyv12_c126_q = i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_q | i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_q;

    // i_reduction_ff_rgb24toyv12_c_54_ff_rgb24toyv12_c130(LOGICAL,336)@39
    assign i_reduction_ff_rgb24toyv12_c_54_ff_rgb24toyv12_c130_q = i_reduction_ff_rgb24toyv12_c_50_ff_rgb24toyv12_c126_q | i_reduction_ff_rgb24toyv12_c_51_ff_rgb24toyv12_c127_q;

    // i_reduction_ff_rgb24toyv12_c_56_ff_rgb24toyv12_c132(LOGICAL,338)@39
    assign i_reduction_ff_rgb24toyv12_c_56_ff_rgb24toyv12_c132_q = i_reduction_ff_rgb24toyv12_c_54_ff_rgb24toyv12_c130_q | i_reduction_ff_rgb24toyv12_c_55_ff_rgb24toyv12_c131_q;

    // i_reduction_ff_rgb24toyv12_c_57_ff_rgb24toyv12_c133(LOGICAL,339)@39
    assign i_reduction_ff_rgb24toyv12_c_57_ff_rgb24toyv12_c133_q = bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b | i_reduction_ff_rgb24toyv12_c_56_ff_rgb24toyv12_c132_q;

    // bubble_join_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo(BITJOIN,2326)
    assign bubble_join_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_q = redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_data_out;

    // bubble_select_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo(BITSELECT,2327)
    assign bubble_select_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_b = $unsigned(bubble_join_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_58_ff_rgb24toyv12_c134(LOGICAL,340)@39
    assign i_reduction_ff_rgb24toyv12_c_58_ff_rgb24toyv12_c134_q = bubble_select_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_b | i_reduction_ff_rgb24toyv12_c_57_ff_rgb24toyv12_c133_q;

    // redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo(STALLFIFO,1757)
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V1;
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_backStall;
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_b;
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in_bitsignaltemp = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in[0];
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in_bitsignaltemp = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in[0];
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out[0] = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out[0] = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo (
        .valid_in(redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_b),
        .valid_out(redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo(STALLENABLE,3340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg0 <= SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg1 <= SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backStall) & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid) | SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backStall) & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid) | SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_StallValid = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_backStall & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid;
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg0 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_StallValid & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed0;
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_toReg1 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_StallValid & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_or0 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed0;
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireStall = ~ (SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_consumed1 & SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_or0);
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_backStall = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V0 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid & ~ (SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V1 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid & ~ (SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_wireValid = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135(STALLENABLE,2793)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_V0 = SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall & SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_and0 = SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_V0 & SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_v_s_0 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_v_s_0;
            end

        end
    end

    // i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135(LOGICAL,341)@39 + 1
    assign i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_qi = bubble_select_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_b | i_reduction_ff_rgb24toyv12_c_58_ff_rgb24toyv12_c134_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_delay ( .xin(i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_qi), .xout(i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_ff_rgb24toyv12_c_60_ff_rgb24toyv12_c137(LOGICAL,343)@40
    assign i_reduction_ff_rgb24toyv12_c_60_ff_rgb24toyv12_c137_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_b | i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_q;

    // i_reduction_ff_rgb24toyv12_c_62_ff_rgb24toyv12_c142(LOGICAL,345)@40
    assign i_reduction_ff_rgb24toyv12_c_62_ff_rgb24toyv12_c142_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_b | i_reduction_ff_rgb24toyv12_c_60_ff_rgb24toyv12_c137_q;

    // i_reduction_ff_rgb24toyv12_c_63_ff_rgb24toyv12_c143(LOGICAL,346)@40
    assign i_reduction_ff_rgb24toyv12_c_63_ff_rgb24toyv12_c143_q = i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140_q | i_reduction_ff_rgb24toyv12_c_62_ff_rgb24toyv12_c142_q;

    // i_reduction_ff_rgb24toyv12_c_64_ff_rgb24toyv12_c144(LOGICAL,347)@40
    assign i_reduction_ff_rgb24toyv12_c_64_ff_rgb24toyv12_c144_q = bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_b | i_reduction_ff_rgb24toyv12_c_63_ff_rgb24toyv12_c143_q;

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1440)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1173)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1442)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1172)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1174)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1441)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1170)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1443)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx43_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1171)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1175)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,752)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx43_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx43_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,754)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx43_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo(STALLENABLE,3315)
    // Valid signal propagation
    assign SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_V0 = SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_backStall = i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_stall_out | ~ (SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_and0 = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out;
    assign SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V35 & SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_and0;

    // redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo(STALLFIFO,1744)
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V1;
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in = SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_backStall;
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_data_in = bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_b;
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in_bitsignaltemp = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in[0];
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in_bitsignaltemp = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in[0];
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out[0] = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out_bitsignaltemp;
    assign redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out[0] = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo (
        .valid_in(redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_in_bitsignaltemp),
        .stall_in(redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_b),
        .valid_out(redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_valid_out_bitsignaltemp),
        .stall_out(redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out_bitsignaltemp),
        .data_out(redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91(STALLENABLE,2627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed1 = (~ (redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_stall_out) & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_StallValid = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_backStall & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg0 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_toReg1 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_or0 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_consumed1 & SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_backStall = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V0 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V1 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_wireValid = i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_valid_out;

    // SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92(STALLENABLE,2723)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_wireValid = i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_valid_out;

    // bubble_join_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo(BITJOIN,2281)
    assign bubble_join_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_q = redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_data_out;

    // bubble_select_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo(BITSELECT,2282)
    assign bubble_select_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_b = $unsigned(bubble_join_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92(BLACKBOX,252)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_54@20000000
    // out out_feedback_valid_out_54@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024iA000000Zlace_phi302_push54_0 thei_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92 (
        .in_data_in(bubble_select_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_b),
        .in_feedback_stall_in_54(i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_feedback_stall_out_54),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_backStall),
        .in_valid_in(SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_V0),
        .out_data_out(),
        .out_feedback_out_54(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_out_54),
        .out_feedback_valid_out_54(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_valid_out_54),
        .out_stall_out(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo(BITJOIN,2236)
    assign bubble_join_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_q = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_data_out;

    // bubble_select_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo(BITSELECT,2237)
    assign bubble_select_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_b = $unsigned(bubble_join_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_q[63:0]);

    // i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91(BLACKBOX,204)@39
    // in in_stall_in@20000000
    // out out_data_out@40
    // out out_feedback_stall_out_54@20000000
    // out out_stall_out@20000000
    // out out_valid_out@40
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i3A000000Zplace_phi302_pop54_0 thei_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91 (
        .in_data_in(bubble_select_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_b),
        .in_dir(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .in_feedback_in_54(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_out_54),
        .in_feedback_valid_in_54(i_llvm_fpga_push_p1024i32_udst_addr_0109_replace_phi302_push54_ff_rgb24toyv12_c92_out_feedback_valid_out_54),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_backStall),
        .in_valid_in(SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out),
        .out_feedback_stall_out_54(i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_feedback_stall_out_54),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91(BITJOIN,2053)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_q = i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91(BITSELECT,2054)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_q[63:0]);

    // i_arrayidx43_ff_rgb24toyv12_c0_add_x(ADD,746)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_b};
    assign i_arrayidx43_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx43_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx43_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx43_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx43_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx43_ff_rgb24toyv12_c0_add_x_q = i_arrayidx43_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx43_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,755)@40
    assign i_arrayidx43_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx43_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145(BLACKBOX,159)@40
    // in in_i_stall@20000000
    // out out_lsu_memdep_o_active@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@71
    // out out_o_writeack@71
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_0 thei_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx43_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_64_ff_rgb24toyv12_c144_q),
        .in_i_predicate(bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_backStall),
        .in_i_valid(SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_V0),
        .in_i_writedata(bgTrunc_i_add41_ff_rgb24toyv12_c89_sel_x_b),
        .in_memdep_ff_rgb24toyv12_c_avm_readdata(in_memdep_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_ff_rgb24toyv12_c_avm_writeack(in_memdep_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_o_active(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_lsu_memdep_o_active),
        .out_memdep_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_address),
        .out_memdep_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_read),
        .out_memdep_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_write),
        .out_memdep_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145(BITJOIN,1911)
    assign bubble_join_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_q = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145(BITSELECT,1912)
    assign bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_q[0:0]);

    // SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145(STALLENABLE,2537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed0 = (~ (SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid) | SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed1 = (~ (redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid) | SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_StallValid = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_backStall & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg0 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_StallValid & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_toReg1 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_StallValid & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_or0 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_consumed1 & SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_backStall = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V0 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V1 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_wireValid = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_valid;

    // redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo(STALLFIFO,1792)
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V1;
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in = SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_backStall;
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_b;
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in_bitsignaltemp = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in[0];
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in_bitsignaltemp = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in[0];
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out[0] = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out_bitsignaltemp;
    assign redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out[0] = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo (
        .valid_in(redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_in_bitsignaltemp),
        .stall_in(redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_b),
        .valid_out(redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out_bitsignaltemp),
        .stall_out(redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_stall_out_bitsignaltemp),
        .data_out(redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo(STALLENABLE,3404)
    // Valid signal propagation
    assign SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_V0 = SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_stall_out | ~ (SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_and0 = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_valid_out;
    assign SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V17 & SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146(STALLENABLE,2675)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_wireValid = i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_valid_out;

    // bubble_join_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo(BITJOIN,2404)
    assign bubble_join_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_q = redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_data_out;

    // bubble_select_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo(BITSELECT,2405)
    assign bubble_select_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_b = $unsigned(bubble_join_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146(BLACKBOX,228)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_43@20000000
    // out out_feedback_valid_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi28_push43_0 thei_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146 (
        .in_data_in(bubble_select_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_b),
        .in_feedback_stall_in_43(i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_feedback_stall_out_43),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_backStall),
        .in_valid_in(SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_V0),
        .out_data_out(),
        .out_feedback_out_43(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_out_43),
        .out_feedback_valid_out_43(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_valid_out_43),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36(BLACKBOX,181)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi28_pop43_0 thei_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36 (
        .in_data_in(GND_q),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_43(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_out_43),
        .in_feedback_valid_in_43(i_llvm_fpga_push_i1_memdep_phi28_push43_ff_rgb24toyv12_c146_out_feedback_valid_out_43),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out),
        .out_feedback_stall_out_43(i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_feedback_stall_out_43),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36(BITJOIN,1979)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_q = i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36(BITSELECT,1980)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_5_ff_rgb24toyv12_c37(LOGICAL,342)@3
    assign i_reduction_ff_rgb24toyv12_c_5_ff_rgb24toyv12_c37_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_b | i_reduction_ff_rgb24toyv12_c_4_ff_rgb24toyv12_c35_q;

    // bubble_join_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo(BITJOIN,2194)
    assign bubble_join_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_q = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_data_out;

    // bubble_select_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo(BITSELECT,2195)
    assign bubble_select_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_b = $unsigned(bubble_join_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_q[31:0]);

    // i_add34_ff_rgb24toyv12_c79(ADD,59)@71
    assign i_add34_ff_rgb24toyv12_c79_a = {1'b0, bubble_select_redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_b};
    assign i_add34_ff_rgb24toyv12_c79_b = {1'b0, c_i32_128295_q};
    assign i_add34_ff_rgb24toyv12_c79_o = $unsigned(i_add34_ff_rgb24toyv12_c79_a) + $unsigned(i_add34_ff_rgb24toyv12_c79_b);
    assign i_add34_ff_rgb24toyv12_c79_q = i_add34_ff_rgb24toyv12_c79_o[32:0];

    // bgTrunc_i_add34_ff_rgb24toyv12_c79_sel_x(BITSELECT,657)@71
    assign bgTrunc_i_add34_ff_rgb24toyv12_c79_sel_x_b = i_add34_ff_rgb24toyv12_c79_q[31:0];

    // bubble_join_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo(BITJOIN,2245)
    assign bubble_join_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_q = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_data_out;

    // bubble_select_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo(BITSELECT,2246)
    assign bubble_select_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_b = $unsigned(bubble_join_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_86_ff_rgb24toyv12_c170(LOGICAL,370)@71
    assign i_reduction_ff_rgb24toyv12_c_86_ff_rgb24toyv12_c170_q = bubble_select_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_b | bubble_select_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_b;

    // bubble_join_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo(BITJOIN,2227)
    assign bubble_join_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_q = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_data_out;

    // bubble_select_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo(BITSELECT,2228)
    assign bubble_select_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_b = $unsigned(bubble_join_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_q[63:0]);

    // bubble_join_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147(BITJOIN,2056)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_q = i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147(BITSELECT,2057)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_q[63:0]);

    // SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148(STALLENABLE,2725)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_wireValid = i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_valid_out;

    // bubble_join_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo(BITJOIN,2278)
    assign bubble_join_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_q = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_data_out;

    // bubble_select_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo(BITSELECT,2279)
    assign bubble_select_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_b = $unsigned(bubble_join_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148(BLACKBOX,253)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_55@20000000
    // out out_feedback_valid_out_55@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024iA000000Zlace_phi303_push55_0 thei_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148 (
        .in_data_in(bubble_select_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_b),
        .in_feedback_stall_in_55(i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_feedback_stall_out_55),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_backStall),
        .in_valid_in(SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_55(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_out_55),
        .out_feedback_valid_out_55(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_valid_out_55),
        .out_stall_out(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo(STALLENABLE,3313)
    // Valid signal propagation
    assign SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_V0 = SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_backStall = i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_stall_out | ~ (SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_and0 = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out;
    assign SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V36 & SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_and0;

    // redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo(STALLFIFO,1743)
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V1;
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in = SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_backStall;
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_data_in = bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_b;
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in_bitsignaltemp = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in[0];
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in_bitsignaltemp = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in[0];
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out[0] = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out[0] = redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo (
        .valid_in(redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_b),
        .valid_out(redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo(STALLENABLE,3311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg0 <= '0;
            SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg0 <= SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg0;
            // Successor 1
            SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg1 <= SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed0 = (~ (SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall) & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid) | SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg0;
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed1 = (~ (redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_stall_out) & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid) | SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg1;
    // Consuming
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_StallValid = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_backStall & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid;
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg0 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_StallValid & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed0;
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_toReg1 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_StallValid & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_or0 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed0;
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireStall = ~ (SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_consumed1 & SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_or0);
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_backStall = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V0 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid & ~ (SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg0);
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V1 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid & ~ (SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_wireValid = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147(STALLENABLE,2629)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_V0 = SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_backStall = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_wireValid = i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_valid_out;

    // redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo(STALLFIFO,1742)
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_V0;
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_backStall;
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_data_in = bubble_select_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_b;
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in_bitsignaltemp = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in[0];
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in_bitsignaltemp = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in[0];
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out[0] = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out_bitsignaltemp;
    assign redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out[0] = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(70),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo (
        .valid_in(redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_in_bitsignaltemp),
        .stall_in(redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_b),
        .valid_out(redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_valid_out_bitsignaltemp),
        .stall_out(redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_stall_out_bitsignaltemp),
        .data_out(redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo(BITJOIN,2275)
    assign bubble_join_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_q = redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_data_out;

    // bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo(BITSELECT,2276)
    assign bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_b = $unsigned(bubble_join_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_q[63:0]);

    // i_arrayidx45_ff_rgb24toyv12_c0_add_x(ADD,756)@71
    assign i_arrayidx45_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_b};
    assign i_arrayidx45_ff_rgb24toyv12_c0_add_x_b = {1'b0, bubble_select_redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_b};
    assign i_arrayidx45_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx45_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx45_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx45_ff_rgb24toyv12_c0_add_x_q = i_arrayidx45_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx45_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,765)@71
    assign i_arrayidx45_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx45_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171(BLACKBOX,157)@71
    // in in_i_stall@20000000
    // out out_lsu_memdep_39_o_active@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_39_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@102
    // out out_o_writeack@102
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_39_0 thei_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx45_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_86_ff_rgb24toyv12_c170_q),
        .in_i_predicate(bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_backStall),
        .in_i_valid(SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_V0),
        .in_i_writedata(bgTrunc_i_add34_ff_rgb24toyv12_c79_sel_x_b),
        .in_memdep_39_ff_rgb24toyv12_c_avm_readdata(in_memdep_39_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_39_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_39_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_39_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_39_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_39_ff_rgb24toyv12_c_avm_writeack(in_memdep_39_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_39_o_active(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_lsu_memdep_39_o_active),
        .out_memdep_39_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_address),
        .out_memdep_39_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_39_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_39_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_39_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_read),
        .out_memdep_39_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_write),
        .out_memdep_39_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171(BITJOIN,1905)
    assign bubble_join_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_q = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171(BITSELECT,1906)
    assign bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_q[0:0]);

    // SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171(STALLENABLE,2533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed0 = (~ (SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid) | SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed1 = (~ (redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid) | SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_StallValid = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_backStall & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg0 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_StallValid & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_toReg1 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_StallValid & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_or0 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_consumed1 & SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_backStall = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V0 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V1 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_wireValid = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_valid;

    // redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo(STALLFIFO,1794)
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V1;
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in = SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_backStall;
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_b;
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in_bitsignaltemp = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in[0];
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in_bitsignaltemp = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in[0];
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out[0] = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out_bitsignaltemp;
    assign redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out[0] = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo (
        .valid_in(redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_b),
        .valid_out(redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo(STALLENABLE,3408)
    // Valid signal propagation
    assign SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_V0 = SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_stall_out | ~ (SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_and0 = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_valid_out;
    assign SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V19 & SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172(STALLENABLE,2679)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_wireValid = i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_valid_out;

    // bubble_join_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo(BITJOIN,2410)
    assign bubble_join_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_q = redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_data_out;

    // bubble_select_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo(BITSELECT,2411)
    assign bubble_select_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_b = $unsigned(bubble_join_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172(BLACKBOX,230)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_44@20000000
    // out out_feedback_valid_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi40_push44_0 thei_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172 (
        .in_data_in(bubble_select_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_b),
        .in_feedback_stall_in_44(i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_feedback_stall_out_44),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_backStall),
        .in_valid_in(SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_V0),
        .out_data_out(),
        .out_feedback_out_44(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_out_44),
        .out_feedback_valid_out_44(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_valid_out_44),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38(BLACKBOX,183)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi40_pop44_0 thei_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38 (
        .in_data_in(GND_q),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_44(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_out_44),
        .in_feedback_valid_in_44(i_llvm_fpga_push_i1_memdep_phi40_push44_ff_rgb24toyv12_c172_out_feedback_valid_out_44),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out),
        .out_feedback_stall_out_44(i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_feedback_stall_out_44),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38(BITJOIN,1985)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_q = i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38(BITSELECT,1986)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_6_ff_rgb24toyv12_c39(LOGICAL,353)@3
    assign i_reduction_ff_rgb24toyv12_c_6_ff_rgb24toyv12_c39_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_b | i_reduction_ff_rgb24toyv12_c_5_ff_rgb24toyv12_c37_q;

    // bubble_join_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo(BITJOIN,2197)
    assign bubble_join_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_q = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_data_out;

    // bubble_select_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo(BITSELECT,2198)
    assign bubble_select_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_b = $unsigned(bubble_join_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_q[31:0]);

    // i_add27_ff_rgb24toyv12_c69(ADD,58)@102
    assign i_add27_ff_rgb24toyv12_c69_a = {1'b0, bubble_select_redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_b};
    assign i_add27_ff_rgb24toyv12_c69_b = {1'b0, c_i32_16294_q};
    assign i_add27_ff_rgb24toyv12_c69_o = $unsigned(i_add27_ff_rgb24toyv12_c69_a) + $unsigned(i_add27_ff_rgb24toyv12_c69_b);
    assign i_add27_ff_rgb24toyv12_c69_q = i_add27_ff_rgb24toyv12_c69_o[32:0];

    // bgTrunc_i_add27_ff_rgb24toyv12_c69_sel_x(BITSELECT,656)@102
    assign bgTrunc_i_add27_ff_rgb24toyv12_c69_sel_x_b = i_add27_ff_rgb24toyv12_c69_q[31:0];

    // bubble_join_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo(BITJOIN,2335)
    assign bubble_join_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_q = redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_data_out;

    // bubble_select_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo(BITSELECT,2336)
    assign bubble_select_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_b = $unsigned(bubble_join_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_87_ff_rgb24toyv12_c177(LOGICAL,371)@39
    assign i_reduction_ff_rgb24toyv12_c_87_ff_rgb24toyv12_c177_q = bubble_select_redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_b | bubble_select_redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178(LOGICAL,373)@39
    assign i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_q = i_reduction_ff_rgb24toyv12_c_87_ff_rgb24toyv12_c177_q | i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_q;

    // i_reduction_ff_rgb24toyv12_c_99_ff_rgb24toyv12_c179(LOGICAL,374)@39
    assign i_reduction_ff_rgb24toyv12_c_99_ff_rgb24toyv12_c179_q = i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_q | i_reduction_ff_rgb24toyv12_c_51_ff_rgb24toyv12_c127_q;

    // i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180(LOGICAL,284)@39 + 1
    assign i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_qi = i_reduction_ff_rgb24toyv12_c_99_ff_rgb24toyv12_c179_q | i_reduction_ff_rgb24toyv12_c_55_ff_rgb24toyv12_c131_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_delay ( .xin(i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_qi), .xout(i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181(LOGICAL,285)@40
    assign i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_q = redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q | i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_q;

    // i_reduction_ff_rgb24toyv12_c_103_ff_rgb24toyv12_c182(LOGICAL,286)@40
    assign i_reduction_ff_rgb24toyv12_c_103_ff_rgb24toyv12_c182_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_b | i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_q;

    // i_reduction_ff_rgb24toyv12_c_105_ff_rgb24toyv12_c183(LOGICAL,287)@40
    assign i_reduction_ff_rgb24toyv12_c_105_ff_rgb24toyv12_c183_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_b | i_reduction_ff_rgb24toyv12_c_103_ff_rgb24toyv12_c182_q;

    // i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184(LOGICAL,288)@40 + 1
    assign i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_qi = i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140_q | i_reduction_ff_rgb24toyv12_c_105_ff_rgb24toyv12_c183_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_delay ( .xin(i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_qi), .xout(i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184(STALLENABLE,2740)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_V0 = SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_s_tv_0 = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out & SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_and0 = SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_V0 & SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V0 & SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_v_s_0;
            end

        end
    end

    // redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo(STALLFIFO,1736)
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_V0;
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in = SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall;
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_data_in = i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q;
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in_bitsignaltemp = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in[0];
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in_bitsignaltemp = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in[0];
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out[0] = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out_bitsignaltemp;
    assign redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out[0] = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo (
        .valid_in(redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q),
        .valid_out(redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo(BITJOIN,2260)
    assign bubble_join_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_q = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_data_out;

    // bubble_select_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo(BITSELECT,2261)
    assign bubble_select_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_b = $unsigned(bubble_join_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_107_ff_rgb24toyv12_c185(LOGICAL,289)@102
    assign i_reduction_ff_rgb24toyv12_c_107_ff_rgb24toyv12_c185_q = bubble_select_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_b | bubble_select_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_b;

    // bubble_join_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo(BITJOIN,2242)
    assign bubble_join_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_q = redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_data_out;

    // bubble_select_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo(BITSELECT,2243)
    assign bubble_select_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_b = $unsigned(bubble_join_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_q[31:0]);

    // i_idxprom47_ff_rgb24toyv12_c173_sel_x(BITSELECT,824)@102
    assign i_idxprom47_ff_rgb24toyv12_c173_sel_x_b = {32'b00000000000000000000000000000000, bubble_select_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_b[31:0]};

    // i_idxprom47_ff_rgb24toyv12_c173_vt_select_31(BITSELECT,104)@102
    assign i_idxprom47_ff_rgb24toyv12_c173_vt_select_31_b = i_idxprom47_ff_rgb24toyv12_c173_sel_x_b[31:1];

    // i_idxprom47_ff_rgb24toyv12_c173_vt_join(BITJOIN,103)@102
    assign i_idxprom47_ff_rgb24toyv12_c173_vt_join_q = {c_i32_0291_q, i_idxprom47_ff_rgb24toyv12_c173_vt_select_31_b, GND_q};

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1507)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom47_ff_rgb24toyv12_c173_vt_join_q[63:54];
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom47_ff_rgb24toyv12_c173_vt_join_q[53:36];
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom47_ff_rgb24toyv12_c173_vt_join_q[35:18];
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom47_ff_rgb24toyv12_c173_vt_join_q[17:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1448)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1209)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1450)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1208)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1210)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1449)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1206)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1451)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx48_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1207)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1211)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,772)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx48_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx48_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,774)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx48_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // bubble_join_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174(BITJOIN,2059)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_q = i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174(BITSELECT,2060)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_q[63:0]);

    // redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo(STALLFIFO,1740)
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V1;
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_backStall;
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_data_in = bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_b;
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in_bitsignaltemp = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in[0];
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in_bitsignaltemp = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in[0];
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out[0] = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out_bitsignaltemp;
    assign redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out[0] = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(69),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo (
        .valid_in(redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_in_bitsignaltemp),
        .stall_in(redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_b),
        .valid_out(redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out_bitsignaltemp),
        .stall_out(redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out_bitsignaltemp),
        .data_out(redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo(STALLENABLE,3305)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg0 <= '0;
            SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg0 <= SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg0;
            // Successor 1
            SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg1 <= SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed0 = (~ (SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall) & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid) | SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg0;
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed1 = (~ (redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_stall_out) & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid) | SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg1;
    // Consuming
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_StallValid = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_backStall & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid;
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg0 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_StallValid & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed0;
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_toReg1 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_StallValid & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_or0 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed0;
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireStall = ~ (SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_consumed1 & SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_or0);
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_backStall = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V0 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid & ~ (SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg0);
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V1 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid & ~ (SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_wireValid = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174(STALLENABLE,2631)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_V0 = SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_backStall = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_wireValid = i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_valid_out;

    // redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo(STALLFIFO,1739)
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_V0;
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_backStall;
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_data_in = bubble_select_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_b;
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in_bitsignaltemp = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in[0];
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in_bitsignaltemp = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in[0];
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out[0] = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out_bitsignaltemp;
    assign redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out[0] = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo (
        .valid_in(redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_b),
        .valid_out(redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo(BITJOIN,2266)
    assign bubble_join_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_q = redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_data_out;

    // bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo(BITSELECT,2267)
    assign bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_b = $unsigned(bubble_join_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_q[63:0]);

    // i_arrayidx48_ff_rgb24toyv12_c0_add_x(ADD,766)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_b};
    assign i_arrayidx48_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx48_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx48_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx48_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx48_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx48_ff_rgb24toyv12_c0_add_x_q = i_arrayidx48_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx48_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,775)@102
    assign i_arrayidx48_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx48_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186(BLACKBOX,158)@102
    // in in_i_stall@20000000
    // out out_lsu_memdep_59_o_active@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_59_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@133
    // out out_o_writeack@133
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_59_0 thei_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx48_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_107_ff_rgb24toyv12_c185_q),
        .in_i_predicate(bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_backStall),
        .in_i_valid(SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_V0),
        .in_i_writedata(bgTrunc_i_add27_ff_rgb24toyv12_c69_sel_x_b),
        .in_memdep_59_ff_rgb24toyv12_c_avm_readdata(in_memdep_59_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_59_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_59_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_59_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_59_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_59_ff_rgb24toyv12_c_avm_writeack(in_memdep_59_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_59_o_active(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_lsu_memdep_59_o_active),
        .out_memdep_59_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_address),
        .out_memdep_59_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_59_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_59_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_59_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_read),
        .out_memdep_59_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_write),
        .out_memdep_59_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186(BITJOIN,1908)
    assign bubble_join_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_q = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186(BITSELECT,1909)
    assign bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_q[0:0]);

    // SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186(STALLENABLE,2535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed0 = (~ (SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid) | SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed1 = (~ (redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid) | SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_StallValid = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_backStall & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg0 = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_StallValid & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_toReg1 = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_StallValid & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_or0 = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_consumed1 & SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_backStall = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V0 = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V1 = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_wireValid = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_valid;

    // redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo(STALLFIFO,1793)
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V1;
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in = SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_backStall;
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_b;
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in_bitsignaltemp = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in[0];
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in_bitsignaltemp = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in[0];
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out[0] = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out_bitsignaltemp;
    assign redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out[0] = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(68),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo (
        .valid_in(redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_in_bitsignaltemp),
        .stall_in(redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_b),
        .valid_out(redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out_bitsignaltemp),
        .stall_out(redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_stall_out_bitsignaltemp),
        .data_out(redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo(STALLENABLE,3406)
    // Valid signal propagation
    assign SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_V0 = SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_stall_out | ~ (SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_and0 = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_valid_out;
    assign SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V21 & SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187(STALLENABLE,2683)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_wireValid = i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_valid_out;

    // bubble_join_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo(BITJOIN,2407)
    assign bubble_join_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_q = redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_data_out;

    // bubble_select_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo(BITSELECT,2408)
    assign bubble_select_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_b = $unsigned(bubble_join_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187(BLACKBOX,232)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_45@20000000
    // out out_feedback_valid_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi60_push45_0 thei_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187 (
        .in_data_in(bubble_select_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_b),
        .in_feedback_stall_in_45(i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_feedback_stall_out_45),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_backStall),
        .in_valid_in(SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_V0),
        .out_data_out(),
        .out_feedback_out_45(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_out_45),
        .out_feedback_valid_out_45(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_valid_out_45),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40(BLACKBOX,185)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi60_pop45_0 thei_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40 (
        .in_data_in(GND_q),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_45(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_out_45),
        .in_feedback_valid_in_45(i_llvm_fpga_push_i1_memdep_phi60_push45_ff_rgb24toyv12_c187_out_feedback_valid_out_45),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out),
        .out_feedback_stall_out_45(i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_feedback_stall_out_45),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40(BITJOIN,1991)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_q = i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40(BITSELECT,1992)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_7_ff_rgb24toyv12_c41(LOGICAL,364)@3
    assign i_reduction_ff_rgb24toyv12_c_7_ff_rgb24toyv12_c41_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_b | i_reduction_ff_rgb24toyv12_c_6_ff_rgb24toyv12_c39_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262(STALLENABLE,2637)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_wireValid = i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261(BITJOIN,1901)
    assign bubble_join_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_q = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261(BITSELECT,1902)
    assign bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262(BLACKBOX,209)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_50@20000000
    // out out_feedback_valid_out_50@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi105_push50_0 thei_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_b),
        .in_feedback_stall_in_50(i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_feedback_stall_out_50),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_backStall),
        .in_valid_in(SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0),
        .out_data_out(),
        .out_feedback_out_50(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_out_50),
        .out_feedback_valid_out_50(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_valid_out_50),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42(BLACKBOX,162)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_50@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi105_pop50_0 thei_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42 (
        .in_data_in(GND_q),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_50(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_out_50),
        .in_feedback_valid_in_50(i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_feedback_valid_out_50),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out),
        .out_feedback_stall_out_50(i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_feedback_stall_out_50),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42(BITJOIN,1922)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_q = i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42(BITSELECT,1923)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43(LOGICAL,372)@3
    assign i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_b | i_reduction_ff_rgb24toyv12_c_7_ff_rgb24toyv12_c41_q;

    // redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0(REG,1720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backEN == 1'b1)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_q <= $unsigned(i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q);
        end
    end

    // redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1(REG,1721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backEN == 1'b1)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_q <= $unsigned(redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_q);
        end
    end

    // redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2(REG,1722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backEN == 1'b1)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_q <= $unsigned(redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_q);
        end
    end

    // redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3(REG,1723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backEN == 1'b1)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_q <= $unsigned(redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_q);
        end
    end

    // SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4(STALLREG,4344)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid <= 1'b0;
            SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall & (SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid | SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_i_valid);

            if (SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_data0 <= $unsigned(redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_i_valid = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall = SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid | ~ (SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_i_valid);

    // Valid
    assign SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V = SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid == 1'b1 ? SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid : SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_i_valid;

    assign SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_D0 = SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_valid == 1'b1 ? SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_r_data0 : redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_q;

    // SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3(STALLENABLE,3281)
    // Valid signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_V0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_s_tv_0 = SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backEN = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_v_s_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backEN & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backStall = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backEN == 1'b0)
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0 & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_v_s_0;
            end

        end
    end

    // SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2(STALLENABLE,3280)
    // Valid signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_V0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_s_tv_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_3_backStall & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backEN = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_v_s_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backEN & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backStall = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backEN == 1'b0)
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0 & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1(STALLENABLE,3279)
    // Valid signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_V0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_s_tv_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_2_backStall & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backEN = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_v_s_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backEN & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backStall = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backEN == 1'b0)
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0 & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0(STALLENABLE,3278)
    // Valid signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_V0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_s_tv_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_1_backStall & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backEN = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_v_s_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V1;
    // Backward Stall generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backStall = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backEN == 1'b0)
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0 & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_v_s_0;
            end

        end
    end

    // SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join(STALLENABLE,2463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg0 <= '0;
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg1 <= '0;
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg0 <= SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg0;
            // Successor 1
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg1 <= SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg1;
            // Successor 2
            SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg2 <= SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed0 = (~ (i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_o_stall) & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid) | SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg0;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed1 = (~ (i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_o_stall) & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid) | SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg1;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed2 = (~ (i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_o_stall) & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid) | SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg2;
    // Consuming
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_StallValid = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg0 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_StallValid & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed0;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg1 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_StallValid & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed1;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_toReg2 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_StallValid & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed2;
    // Backward Stall generation
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or0 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed0;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or1 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed1 & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or0;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireStall = ~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_consumed2 & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_or1);
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V0 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid & ~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg0);
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V1 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid & ~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg1);
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_V2 = SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid & ~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and0 = SE_redist67_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_1_0_V1;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and1 = SE_redist75_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_1_0_V0 & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and0;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and2 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c47_ff_rgb24toyv12_c9_V0 & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and1;
    assign SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_wireValid = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V0 & SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_and2;

    // redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo(STALLFIFO,1790)
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V1;
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_backStall;
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_b;
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in_bitsignaltemp = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in[0];
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in_bitsignaltemp = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in[0];
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out[0] = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out[0] = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo (
        .valid_in(redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_b),
        .valid_out(redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42(STALLENABLE,2543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed1 = (~ (redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_wireValid = i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40(STALLENABLE,2589)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed1 = (~ (redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_wireValid = i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38(STALLENABLE,2585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed1 = (~ (redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_wireValid = i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36(STALLENABLE,2581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed1 = (~ (redist94_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_wireValid = i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_valid_out;

    // redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo(STALLFIFO,1727)
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V1;
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall;
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_data_in = i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q;
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in_bitsignaltemp = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in[0];
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in_bitsignaltemp = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in[0];
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out[0] = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out_bitsignaltemp;
    assign redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out[0] = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(199),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo (
        .valid_in(redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q),
        .valid_out(redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33(STALLENABLE,2769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed1 = (~ (redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_stall_out) & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_StallValid = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_backStall & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_StallValid & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_StallValid & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_or0 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_backStall = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V0 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V1 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V0 & SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19(STALLENABLE,2583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed1 = (~ (redist92_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_wireValid = i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21(STALLENABLE,2587)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_backStall = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_wireValid = i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_valid_out;

    // SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0(STALLENABLE,3341)
    // Valid signal propagation
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V0 = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0;
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V1 = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall & SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0;
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_1 = redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_stall_out & SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_or0 = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_0;
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN = ~ (SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_1 | SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_v_s_0 = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_V0;
    // Backward Stall generation
    assign SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backStall = ~ (SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0 <= 1'b0;
            SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0 <= SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0 & SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_0;
            end
            else
            begin
                SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_0 <= SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_v_s_0;
            end

            if (SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1 <= SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1 & SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_s_tv_1;
            end
            else
            begin
                SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_R_v_1 <= SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26(STALLENABLE,2545)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_backStall = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_wireValid = i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_valid_out;

    // SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0(STALLENABLE,3394)
    // Valid signal propagation
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V0 = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0;
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V1 = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall & SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0;
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_1 = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_stall_out & SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_or0 = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_0;
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN = ~ (SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_1 | SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_v_s_0 = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN & SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_V0;
    // Backward Stall generation
    assign SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backStall = ~ (SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0 <= 1'b0;
            SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0 <= SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0 & SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_0;
            end
            else
            begin
                SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_0 <= SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_v_s_0;
            end

            if (SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1 <= SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1 & SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_s_tv_1;
            end
            else
            begin
                SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_R_v_1 <= SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28(STALLENABLE,2766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed0 = (~ (SE_i_idxprom19_ff_rgb24toyv12_c53_vt_join_backStall) & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed1 = (~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_0_backStall) & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_StallValid = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_StallValid & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_StallValid & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_or0 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V0 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_V1 = SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and0 = SE_redist121_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_1_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and2 = SE_redist88_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and2;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and4 = SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and3;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and4;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and6 = SE_out_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and5;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and6;
    assign SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_V0 & SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_and7;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24(STALLENABLE,2591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_1_ff_rgb24toyv12_c28_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed1 = (~ (redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_wireValid = i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24(BLACKBOX,186)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_67@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_0 thei_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24 (
        .in_data_in(sel_for_coalesced_delay_0_d),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_67(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_out_67),
        .in_feedback_valid_in_67(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_valid_out_67),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out),
        .out_feedback_stall_out_67(i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_feedback_stall_out_67),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo(BITJOIN,2314)
    assign bubble_join_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_q = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_data_out;

    // bubble_select_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo(BITSELECT,2315)
    assign bubble_select_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_b = $unsigned(bubble_join_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25(BLACKBOX,233)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_67@20000000
    // out out_feedback_valid_out_67@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_0 thei_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25 (
        .in_data_in(bubble_select_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_b),
        .in_feedback_stall_in_67(i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_feedback_stall_out_67),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_backStall),
        .in_valid_in(SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_V0),
        .out_data_out(),
        .out_feedback_out_67(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_out_67),
        .out_feedback_valid_out_67(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_feedback_valid_out_67),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo(STALLENABLE,3338)
    // Valid signal propagation
    assign SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_V0 = SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi61_pop21317_push67_ff_rgb24toyv12_c25_out_stall_out | ~ (SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_and0 = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out;
    assign SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V22 & SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_and0;

    // redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo(STALLFIFO,1756)
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V3;
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in = SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_backStall;
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_data_in = bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b;
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in_bitsignaltemp = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in[0];
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in_bitsignaltemp = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in[0];
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out[0] = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out_bitsignaltemp;
    assign redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out[0] = redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo (
        .valid_in(redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b),
        .valid_out(redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94(STALLENABLE,2775)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_V0 = SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall = SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and0 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and1 = SE_out_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and2 = SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_V0 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and3 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V0 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and2;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and4 = SE_i_reduction_ff_rgb24toyv12_c_52_ff_rgb24toyv12_c128_V1 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and3;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and5 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and4;
    assign SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_wireValid = SE_out_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_and5;

    // redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo(STALLFIFO,1755)
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_V1;
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_backStall;
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_b;
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in_bitsignaltemp = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in[0];
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in_bitsignaltemp = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in[0];
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out[0] = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out[0] = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo (
        .valid_in(redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_b),
        .valid_out(redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo(STALLENABLE,3336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg1 <= '0;
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg2 <= '0;
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg0 <= SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg1 <= SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg1;
            // Successor 2
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg2 <= SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg2;
            // Successor 3
            SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg3 <= SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid) | SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid) | SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg1;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid) | SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg2;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed3 = (~ (redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_stall_out) & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid) | SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg3;
    // Consuming
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_backStall & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg0 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed0;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg1 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed1;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg2 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed2;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_toReg3 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_StallValid & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or0 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed0;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or1 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed1 & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or0;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or2 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed2 & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or1;
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireStall = ~ (SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_consumed3 & SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_or2);
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_backStall = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V0 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid & ~ (SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V1 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid & ~ (SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg1);
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V2 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid & ~ (SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg2);
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V3 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid & ~ (SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_wireValid = redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96(STALLENABLE,2689)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_wireValid = i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_valid_out;

    // bubble_join_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo(BITJOIN,2308)
    assign bubble_join_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_q = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_data_out;

    // bubble_select_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo(BITSELECT,2309)
    assign bubble_select_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_b = $unsigned(bubble_join_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96(BLACKBOX,235)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_68@20000000
    // out out_feedback_valid_out_68@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_0 thei_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96 (
        .in_data_in(bubble_select_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_b),
        .in_feedback_stall_in_68(i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_feedback_stall_out_68),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_backStall),
        .in_valid_in(SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_68(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_out_68),
        .out_feedback_valid_out_68(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_valid_out_68),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo(STALLENABLE,3334)
    // Valid signal propagation
    assign SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_V0 = SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_stall_out | ~ (SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_and0 = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out;
    assign SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V24 & SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_and0;

    // redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo(STALLFIFO,1754)
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V2;
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in = SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_backStall;
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b;
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in_bitsignaltemp = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in[0];
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in_bitsignaltemp = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in[0];
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out[0] = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out[0] = redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo (
        .valid_in(redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b),
        .valid_out(redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95(STALLENABLE,2595)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed2 = (~ (redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_wireValid = i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101(STALLENABLE,2697)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_wireValid = i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_valid_out;

    // bubble_join_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo(BITJOIN,2302)
    assign bubble_join_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_q = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_data_out;

    // bubble_select_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo(BITSELECT,2303)
    assign bubble_select_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_b = $unsigned(bubble_join_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101(BLACKBOX,239)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_70@20000000
    // out out_feedback_valid_out_70@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_0 thei_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101 (
        .in_data_in(bubble_select_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_b),
        .in_feedback_stall_in_70(i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_feedback_stall_out_70),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_backStall),
        .in_valid_in(SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_70(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_out_70),
        .out_feedback_valid_out_70(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_valid_out_70),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo(STALLENABLE,3330)
    // Valid signal propagation
    assign SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_V0 = SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_stall_out | ~ (SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_and0 = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out;
    assign SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V28 & SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_and0;

    // redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo(STALLFIFO,1752)
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V2;
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in = SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_backStall;
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b;
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in_bitsignaltemp = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in[0];
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in_bitsignaltemp = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in[0];
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out[0] = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out[0] = redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo (
        .valid_in(redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b),
        .valid_out(redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100(STALLENABLE,2603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed2 = (~ (redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_wireValid = i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98(STALLENABLE,2693)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_wireValid = i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_valid_out;

    // bubble_join_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo(BITJOIN,2305)
    assign bubble_join_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_q = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_data_out;

    // bubble_select_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo(BITSELECT,2306)
    assign bubble_select_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_b = $unsigned(bubble_join_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98(BLACKBOX,237)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_69@20000000
    // out out_feedback_valid_out_69@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_0 thei_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98 (
        .in_data_in(bubble_select_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_b),
        .in_feedback_stall_in_69(i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_feedback_stall_out_69),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_backStall),
        .in_valid_in(SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_69(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_out_69),
        .out_feedback_valid_out_69(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_valid_out_69),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo(STALLENABLE,3332)
    // Valid signal propagation
    assign SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_V0 = SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_stall_out | ~ (SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_and0 = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out;
    assign SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V26 & SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_and0;

    // redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo(STALLFIFO,1753)
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V2;
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in = SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_backStall;
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b;
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in_bitsignaltemp = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in[0];
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in_bitsignaltemp = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in[0];
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out[0] = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out[0] = redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo (
        .valid_in(redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b),
        .valid_out(redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97(STALLENABLE,2599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_43_ff_rgb24toyv12_c99_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed2 = (~ (redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_wireValid = i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_valid_out;

    // SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo(STALLENABLE,3396)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg1 <= '0;
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg0 <= SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg1 <= SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg1;
            // Successor 2
            SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg2 <= SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall) & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid) | SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid) | SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg1;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed2 = (~ (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backStall) & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid) | SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg2;
    // Consuming
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_StallValid = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_backStall & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg0 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_StallValid & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed0;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg1 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_StallValid & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed1;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_toReg2 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_StallValid & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or0 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed0;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or1 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed1 & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or0;
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireStall = ~ (SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_consumed2 & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_or1);
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_backStall = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V0 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid & ~ (SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V1 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid & ~ (SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg1);
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V2 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid & ~ (SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_wireValid = redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_valid_out;

    // redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo(STALLFIFO,1784)
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V2;
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_backStall;
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b;
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in_bitsignaltemp = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in[0];
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in_bitsignaltemp = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in[0];
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out[0] = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out[0] = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo (
        .valid_in(redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b),
        .valid_out(redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108(STALLENABLE,2549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed2 = (~ (redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_wireValid = i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_valid_out;

    // redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo(STALLFIFO,1782)
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V2;
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_backStall;
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b;
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in_bitsignaltemp = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in[0];
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in_bitsignaltemp = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in[0];
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out[0] = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out[0] = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo (
        .valid_in(redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b),
        .valid_out(redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113(STALLENABLE,2553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed2 = (~ (redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_wireValid = i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_valid_out;

    // redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo(STALLFIFO,1783)
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V2;
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_backStall;
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b;
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in_bitsignaltemp = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in[0];
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in_bitsignaltemp = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in[0];
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out[0] = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out[0] = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo (
        .valid_in(redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b),
        .valid_out(redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110(STALLENABLE,2551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed2 = (~ (redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_wireValid = i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117(STALLENABLE,2651)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_wireValid = i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_valid_out;

    // bubble_join_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo(BITJOIN,2374)
    assign bubble_join_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_q = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_data_out;

    // bubble_select_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo(BITSELECT,2375)
    assign bubble_select_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_b = $unsigned(bubble_join_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117(BLACKBOX,216)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_78@20000000
    // out out_feedback_valid_out_78@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_0 thei_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117 (
        .in_data_in(bubble_select_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_b),
        .in_feedback_stall_in_78(i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_feedback_stall_out_78),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_backStall),
        .in_valid_in(SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_78(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_out_78),
        .out_feedback_valid_out_78(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_valid_out_78),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo(STALLENABLE,3380)
    // Valid signal propagation
    assign SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_V0 = SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_stall_out | ~ (SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_and0 = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out;
    assign SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V6 & SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_and0;

    // redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo(STALLFIFO,1778)
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V2;
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in = SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_backStall;
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b;
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in_bitsignaltemp = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in[0];
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in_bitsignaltemp = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in[0];
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out[0] = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out[0] = redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo (
        .valid_in(redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b),
        .valid_out(redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116(STALLENABLE,2557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed2 = (~ (redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_wireValid = i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122(STALLENABLE,2655)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_wireValid = i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_valid_out;

    // bubble_join_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo(BITJOIN,2368)
    assign bubble_join_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_q = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_data_out;

    // bubble_select_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo(BITSELECT,2369)
    assign bubble_select_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_b = $unsigned(bubble_join_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122(BLACKBOX,218)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_80@20000000
    // out out_feedback_valid_out_80@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_0 thei_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122 (
        .in_data_in(bubble_select_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_b),
        .in_feedback_stall_in_80(i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_feedback_stall_out_80),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_backStall),
        .in_valid_in(SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_80(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_out_80),
        .out_feedback_valid_out_80(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_valid_out_80),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo(STALLENABLE,3376)
    // Valid signal propagation
    assign SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_V0 = SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_stall_out | ~ (SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_and0 = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out;
    assign SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V8 & SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_and0;

    // redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo(STALLFIFO,1776)
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V2;
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in = SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_backStall;
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b;
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in_bitsignaltemp = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in[0];
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in_bitsignaltemp = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in[0];
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out[0] = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out[0] = redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo (
        .valid_in(redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b),
        .valid_out(redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121(STALLENABLE,2561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed2 = (~ (redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_wireValid = i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119(STALLENABLE,2653)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_wireValid = i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_valid_out;

    // bubble_join_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo(BITJOIN,2371)
    assign bubble_join_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_q = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_data_out;

    // bubble_select_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo(BITSELECT,2372)
    assign bubble_select_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_b = $unsigned(bubble_join_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119(BLACKBOX,217)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_79@20000000
    // out out_feedback_valid_out_79@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_0 thei_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119 (
        .in_data_in(bubble_select_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_b),
        .in_feedback_stall_in_79(i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_feedback_stall_out_79),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_backStall),
        .in_valid_in(SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_79(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_out_79),
        .out_feedback_valid_out_79(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_valid_out_79),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo(STALLENABLE,3378)
    // Valid signal propagation
    assign SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_V0 = SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_stall_out | ~ (SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_and0 = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out;
    assign SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V7 & SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_and0;

    // redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo(STALLFIFO,1777)
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V2;
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in = SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_backStall;
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b;
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in_bitsignaltemp = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in[0];
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in_bitsignaltemp = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in[0];
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out[0] = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out[0] = redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo (
        .valid_in(redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b),
        .valid_out(redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118(STALLENABLE,2559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed2 = (~ (redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_wireValid = i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124(STALLENABLE,2659)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_wireValid = i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_valid_out;

    // bubble_join_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo(BITJOIN,2362)
    assign bubble_join_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_q = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_data_out;

    // bubble_select_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo(BITSELECT,2363)
    assign bubble_select_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_b = $unsigned(bubble_join_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124(BLACKBOX,220)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_81@20000000
    // out out_feedback_valid_out_81@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_0 thei_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124 (
        .in_data_in(bubble_select_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_b),
        .in_feedback_stall_in_81(i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_feedback_stall_out_81),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_backStall),
        .in_valid_in(SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_81(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_out_81),
        .out_feedback_valid_out_81(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_valid_out_81),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo(STALLENABLE,3372)
    // Valid signal propagation
    assign SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_V0 = SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_stall_out | ~ (SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_and0 = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out;
    assign SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V10 & SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_and0;

    // redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo(STALLFIFO,1774)
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V2;
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in = SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_backStall;
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b;
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in_bitsignaltemp = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in[0];
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in_bitsignaltemp = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in[0];
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out[0] = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out[0] = redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo (
        .valid_in(redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b),
        .valid_out(redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123(STALLENABLE,2565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed2 = (~ (redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_wireValid = i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157(STALLENABLE,2808)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_V0 = SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall = SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and1 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V2 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and2;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and3;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and5 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and4;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and6 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and5;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and6;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and8 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V2 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and7;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and9 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and8;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and10 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and9;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and11 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and10;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and12 = SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and11;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and13 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and12;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and14 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_V1 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and13;
    assign SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_wireValid = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V2 & SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_and14;

    // SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107(STALLENABLE,2778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_95_ff_rgb24toyv12_c178_backStall) & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_StallValid = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_StallValid & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_StallValid & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_or0 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V0 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_V1 = SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V1;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and1 = SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_V0 & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V0 & SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_and2;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102(STALLENABLE,2607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed2 = (~ (redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_wireValid = i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103(STALLENABLE,2701)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_wireValid = i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_valid_out;

    // bubble_join_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo(BITJOIN,2299)
    assign bubble_join_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_q = redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_data_out;

    // bubble_select_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo(BITSELECT,2300)
    assign bubble_select_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_b = $unsigned(bubble_join_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103(BLACKBOX,241)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_71@20000000
    // out out_feedback_valid_out_71@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_0 thei_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103 (
        .in_data_in(bubble_select_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_b),
        .in_feedback_stall_in_71(i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_feedback_stall_out_71),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_backStall),
        .in_valid_in(SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_71(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_out_71),
        .out_feedback_valid_out_71(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_valid_out_71),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102(BLACKBOX,194)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_71@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_0 thei_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D25),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D13),
        .in_feedback_in_71(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_out_71),
        .in_feedback_valid_in_71(i_llvm_fpga_push_i1_memdep_phi99_pop25321_push71_ff_rgb24toyv12_c103_out_feedback_valid_out_71),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V12),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out),
        .out_feedback_stall_out_71(i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_feedback_stall_out_71),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100(BLACKBOX,192)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_70@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_0 thei_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D24),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D12),
        .in_feedback_in_70(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_out_70),
        .in_feedback_valid_in_70(i_llvm_fpga_push_i1_memdep_phi92_pop24320_push70_ff_rgb24toyv12_c101_out_feedback_valid_out_70),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V11),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out),
        .out_feedback_stall_out_70(i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_feedback_stall_out_70),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97(BLACKBOX,190)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_69@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_0 thei_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D23),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D11),
        .in_feedback_in_69(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_out_69),
        .in_feedback_valid_in_69(i_llvm_fpga_push_i1_memdep_phi85_pop23319_push69_ff_rgb24toyv12_c98_out_feedback_valid_out_69),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V10),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out),
        .out_feedback_stall_out_69(i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_feedback_stall_out_69),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95(BLACKBOX,188)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_68@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_0 thei_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D22),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D10),
        .in_feedback_in_68(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_out_68),
        .in_feedback_valid_in_68(i_llvm_fpga_push_i1_memdep_phi78_pop22318_push68_ff_rgb24toyv12_c96_out_feedback_valid_out_68),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V9),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out),
        .out_feedback_stall_out_68(i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_feedback_stall_out_68),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123(BLACKBOX,173)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_81@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_0 thei_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D21),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D9),
        .in_feedback_in_81(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_out_81),
        .in_feedback_valid_in_81(i_llvm_fpga_push_i1_memdep_phi194_pop35336_push81_ff_rgb24toyv12_c124_out_feedback_valid_out_81),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V8),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out),
        .out_feedback_stall_out_81(i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_feedback_stall_out_81),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232(BITJOIN,1952)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_q = i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232(BITSELECT,1953)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_q[0:0]);

    // SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo(STALLENABLE,3374)
    // Valid signal propagation
    assign SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_V0 = SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_stall_out | ~ (SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_and0 = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out;
    assign SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V9 & SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_and0;

    // redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo(STALLFIFO,1775)
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V1;
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in = SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_backStall;
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_b;
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in_bitsignaltemp = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in[0];
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in_bitsignaltemp = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in[0];
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out[0] = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out[0] = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo (
        .valid_in(redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_b),
        .valid_out(redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232(STALLENABLE,2563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed1 = (~ (redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_wireValid = i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233(STALLENABLE,2657)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_wireValid = i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_valid_out;

    // bubble_join_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo(BITJOIN,2365)
    assign bubble_join_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_q = redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_data_out;

    // bubble_select_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo(BITSELECT,2366)
    assign bubble_select_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_b = $unsigned(bubble_join_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233(BLACKBOX,219)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_61@20000000
    // out out_feedback_valid_out_61@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_0 thei_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233 (
        .in_data_in(bubble_select_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_b),
        .in_feedback_stall_in_61(i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_feedback_stall_out_61),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_backStall),
        .in_valid_in(SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_V0),
        .out_data_out(),
        .out_feedback_out_61(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_out_61),
        .out_feedback_valid_out_61(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_valid_out_61),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232(BLACKBOX,172)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_61@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_0 thei_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D20),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D8),
        .in_feedback_in_61(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_out_61),
        .in_feedback_valid_in_61(i_llvm_fpga_push_i1_memdep_phi18_pop15311_push61_ff_rgb24toyv12_c233_out_feedback_valid_out_61),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out),
        .out_feedback_stall_out_61(i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_feedback_stall_out_61),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121(BLACKBOX,171)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_80@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_0 thei_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D19),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D7),
        .in_feedback_in_80(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_out_80),
        .in_feedback_valid_in_80(i_llvm_fpga_push_i1_memdep_phi187_pop34335_push80_ff_rgb24toyv12_c122_out_feedback_valid_out_80),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out),
        .out_feedback_stall_out_80(i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_feedback_stall_out_80),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118(BLACKBOX,170)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_79@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_0 thei_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D18),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D6),
        .in_feedback_in_79(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_out_79),
        .in_feedback_valid_in_79(i_llvm_fpga_push_i1_memdep_phi180_pop33334_push79_ff_rgb24toyv12_c119_out_feedback_valid_out_79),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out),
        .out_feedback_stall_out_79(i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_feedback_stall_out_79),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116(BLACKBOX,169)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_78@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_0 thei_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D17),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D5),
        .in_feedback_in_78(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_out_78),
        .in_feedback_valid_in_78(i_llvm_fpga_push_i1_memdep_phi173_pop32333_push78_ff_rgb24toyv12_c117_out_feedback_valid_out_78),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out),
        .out_feedback_stall_out_78(i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_feedback_stall_out_78),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114(STALLENABLE,2646)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall = i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_and0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V4;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114(STALLENABLE,2647)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_wireValid = i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_valid_out;

    // bubble_join_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo(BITJOIN,2383)
    assign bubble_join_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_q = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_data_out;

    // bubble_select_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo(BITSELECT,2384)
    assign bubble_select_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_b = $unsigned(bubble_join_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114(BLACKBOX,214)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_76@20000000
    // out out_feedback_valid_out_76@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_0 thei_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114 (
        .in_data_in(bubble_select_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_b),
        .in_feedback_stall_in_76(i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_feedback_stall_out_76),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_V0),
        .out_data_out(),
        .out_feedback_out_76(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_out_76),
        .out_feedback_valid_out_76(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_valid_out_76),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113(BLACKBOX,167)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_76@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_0 thei_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D16),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D4),
        .in_feedback_in_76(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_out_76),
        .in_feedback_valid_in_76(i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_out_feedback_valid_out_76),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out),
        .out_feedback_stall_out_76(i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_feedback_stall_out_76),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111(STALLENABLE,2644)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall = i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_and0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V3;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111(STALLENABLE,2645)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_wireValid = i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_valid_out;

    // bubble_join_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo(BITJOIN,2386)
    assign bubble_join_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_q = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_data_out;

    // bubble_select_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo(BITSELECT,2387)
    assign bubble_select_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_b = $unsigned(bubble_join_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111(BLACKBOX,213)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_75@20000000
    // out out_feedback_valid_out_75@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_0 thei_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111 (
        .in_data_in(bubble_select_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_b),
        .in_feedback_stall_in_75(i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_feedback_stall_out_75),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_V0),
        .out_data_out(),
        .out_feedback_out_75(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_out_75),
        .out_feedback_valid_out_75(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_valid_out_75),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110(BLACKBOX,166)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_75@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_0 thei_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D15),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D3),
        .in_feedback_in_75(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_out_75),
        .in_feedback_valid_in_75(i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_out_feedback_valid_out_75),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out),
        .out_feedback_stall_out_75(i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_feedback_stall_out_75),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109(STALLENABLE,2642)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall = i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_and0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V2;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109(STALLENABLE,2643)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_wireValid = i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_valid_out;

    // bubble_join_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo(BITJOIN,2389)
    assign bubble_join_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_q = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_data_out;

    // bubble_select_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo(BITSELECT,2390)
    assign bubble_select_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_b = $unsigned(bubble_join_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109(BLACKBOX,212)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_74@20000000
    // out out_feedback_valid_out_74@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_0 thei_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109 (
        .in_data_in(bubble_select_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_b),
        .in_feedback_stall_in_74(i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_feedback_stall_out_74),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_V0),
        .out_data_out(),
        .out_feedback_out_74(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_out_74),
        .out_feedback_valid_out_74(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_valid_out_74),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108(BLACKBOX,165)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_74@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_0 thei_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D14),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D2),
        .in_feedback_in_74(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_out_74),
        .in_feedback_valid_in_74(i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_out_feedback_valid_out_74),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out),
        .out_feedback_stall_out_74(i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_feedback_stall_out_74),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,3437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_1_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg4 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg5 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg6 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg7 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg8 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg9 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg10 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg11 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg12 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_1_fifo_fromReg0 <= SE_out_coalesced_delay_1_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_1_fifo_fromReg1 <= SE_out_coalesced_delay_1_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_1_fifo_fromReg2 <= SE_out_coalesced_delay_1_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_1_fifo_fromReg3 <= SE_out_coalesced_delay_1_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_1_fifo_fromReg4 <= SE_out_coalesced_delay_1_fifo_toReg4;
            // Successor 5
            SE_out_coalesced_delay_1_fifo_fromReg5 <= SE_out_coalesced_delay_1_fifo_toReg5;
            // Successor 6
            SE_out_coalesced_delay_1_fifo_fromReg6 <= SE_out_coalesced_delay_1_fifo_toReg6;
            // Successor 7
            SE_out_coalesced_delay_1_fifo_fromReg7 <= SE_out_coalesced_delay_1_fifo_toReg7;
            // Successor 8
            SE_out_coalesced_delay_1_fifo_fromReg8 <= SE_out_coalesced_delay_1_fifo_toReg8;
            // Successor 9
            SE_out_coalesced_delay_1_fifo_fromReg9 <= SE_out_coalesced_delay_1_fifo_toReg9;
            // Successor 10
            SE_out_coalesced_delay_1_fifo_fromReg10 <= SE_out_coalesced_delay_1_fifo_toReg10;
            // Successor 11
            SE_out_coalesced_delay_1_fifo_fromReg11 <= SE_out_coalesced_delay_1_fifo_toReg11;
            // Successor 12
            SE_out_coalesced_delay_1_fifo_fromReg12 <= SE_out_coalesced_delay_1_fifo_toReg12;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_1_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg0;
    assign SE_out_coalesced_delay_1_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg1;
    assign SE_out_coalesced_delay_1_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg2;
    assign SE_out_coalesced_delay_1_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg3;
    assign SE_out_coalesced_delay_1_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg4;
    assign SE_out_coalesced_delay_1_fifo_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg5;
    assign SE_out_coalesced_delay_1_fifo_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg6;
    assign SE_out_coalesced_delay_1_fifo_consumed7 = (~ (i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg7;
    assign SE_out_coalesced_delay_1_fifo_consumed8 = (~ (i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg8;
    assign SE_out_coalesced_delay_1_fifo_consumed9 = (~ (i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg9;
    assign SE_out_coalesced_delay_1_fifo_consumed10 = (~ (i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg10;
    assign SE_out_coalesced_delay_1_fifo_consumed11 = (~ (i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg11;
    assign SE_out_coalesced_delay_1_fifo_consumed12 = (~ (i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg12;
    // Consuming
    assign SE_out_coalesced_delay_1_fifo_StallValid = SE_out_coalesced_delay_1_fifo_backStall & SE_out_coalesced_delay_1_fifo_wireValid;
    assign SE_out_coalesced_delay_1_fifo_toReg0 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_toReg1 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed1;
    assign SE_out_coalesced_delay_1_fifo_toReg2 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed2;
    assign SE_out_coalesced_delay_1_fifo_toReg3 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed3;
    assign SE_out_coalesced_delay_1_fifo_toReg4 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed4;
    assign SE_out_coalesced_delay_1_fifo_toReg5 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed5;
    assign SE_out_coalesced_delay_1_fifo_toReg6 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed6;
    assign SE_out_coalesced_delay_1_fifo_toReg7 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed7;
    assign SE_out_coalesced_delay_1_fifo_toReg8 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed8;
    assign SE_out_coalesced_delay_1_fifo_toReg9 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed9;
    assign SE_out_coalesced_delay_1_fifo_toReg10 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed10;
    assign SE_out_coalesced_delay_1_fifo_toReg11 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed11;
    assign SE_out_coalesced_delay_1_fifo_toReg12 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed12;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_or0 = SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_or1 = SE_out_coalesced_delay_1_fifo_consumed1 & SE_out_coalesced_delay_1_fifo_or0;
    assign SE_out_coalesced_delay_1_fifo_or2 = SE_out_coalesced_delay_1_fifo_consumed2 & SE_out_coalesced_delay_1_fifo_or1;
    assign SE_out_coalesced_delay_1_fifo_or3 = SE_out_coalesced_delay_1_fifo_consumed3 & SE_out_coalesced_delay_1_fifo_or2;
    assign SE_out_coalesced_delay_1_fifo_or4 = SE_out_coalesced_delay_1_fifo_consumed4 & SE_out_coalesced_delay_1_fifo_or3;
    assign SE_out_coalesced_delay_1_fifo_or5 = SE_out_coalesced_delay_1_fifo_consumed5 & SE_out_coalesced_delay_1_fifo_or4;
    assign SE_out_coalesced_delay_1_fifo_or6 = SE_out_coalesced_delay_1_fifo_consumed6 & SE_out_coalesced_delay_1_fifo_or5;
    assign SE_out_coalesced_delay_1_fifo_or7 = SE_out_coalesced_delay_1_fifo_consumed7 & SE_out_coalesced_delay_1_fifo_or6;
    assign SE_out_coalesced_delay_1_fifo_or8 = SE_out_coalesced_delay_1_fifo_consumed8 & SE_out_coalesced_delay_1_fifo_or7;
    assign SE_out_coalesced_delay_1_fifo_or9 = SE_out_coalesced_delay_1_fifo_consumed9 & SE_out_coalesced_delay_1_fifo_or8;
    assign SE_out_coalesced_delay_1_fifo_or10 = SE_out_coalesced_delay_1_fifo_consumed10 & SE_out_coalesced_delay_1_fifo_or9;
    assign SE_out_coalesced_delay_1_fifo_or11 = SE_out_coalesced_delay_1_fifo_consumed11 & SE_out_coalesced_delay_1_fifo_or10;
    assign SE_out_coalesced_delay_1_fifo_wireStall = ~ (SE_out_coalesced_delay_1_fifo_consumed12 & SE_out_coalesced_delay_1_fifo_or11);
    assign SE_out_coalesced_delay_1_fifo_backStall = SE_out_coalesced_delay_1_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg0);
    assign SE_out_coalesced_delay_1_fifo_V1 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg1);
    assign SE_out_coalesced_delay_1_fifo_V2 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg2);
    assign SE_out_coalesced_delay_1_fifo_V3 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg3);
    assign SE_out_coalesced_delay_1_fifo_V4 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg4);
    assign SE_out_coalesced_delay_1_fifo_V5 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg5);
    assign SE_out_coalesced_delay_1_fifo_V6 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg6);
    assign SE_out_coalesced_delay_1_fifo_V7 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg7);
    assign SE_out_coalesced_delay_1_fifo_V8 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg8);
    assign SE_out_coalesced_delay_1_fifo_V9 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg9);
    assign SE_out_coalesced_delay_1_fifo_V10 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg10);
    assign SE_out_coalesced_delay_1_fifo_V11 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg11);
    assign SE_out_coalesced_delay_1_fifo_V12 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg12);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_wireValid = SR_SE_out_coalesced_delay_1_fifo_V;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105(STALLENABLE,2547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_45_ff_rgb24toyv12_c107_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed3 = (~ (redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_wireValid = i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105(BLACKBOX,164)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_73@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_0 thei_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D0),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D1),
        .in_feedback_in_73(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_out_73),
        .in_feedback_valid_in_73(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_valid_out_73),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out),
        .out_feedback_stall_out_73(i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_feedback_stall_out_73),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo(BITJOIN,2392)
    assign bubble_join_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_q = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_data_out;

    // bubble_select_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo(BITSELECT,2393)
    assign bubble_select_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_b = $unsigned(bubble_join_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106(BLACKBOX,211)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_73@20000000
    // out out_feedback_valid_out_73@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_0 thei_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106 (
        .in_data_in(bubble_select_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_b),
        .in_feedback_stall_in_73(i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_feedback_stall_out_73),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_V0),
        .out_data_out(),
        .out_feedback_out_73(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_out_73),
        .out_feedback_valid_out_73(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_feedback_valid_out_73),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106(STALLENABLE,2640)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall = i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_and0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V1;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_wireValid = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_and0;

    // redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo(STALLFIFO,1785)
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V3;
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_backStall;
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b;
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in_bitsignaltemp = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in[0];
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in_bitsignaltemp = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in[0];
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out[0] = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out_bitsignaltemp;
    assign redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out[0] = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo (
        .valid_in(redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_in_bitsignaltemp),
        .stall_in(redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b),
        .valid_out(redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out_bitsignaltemp),
        .stall_out(redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_stall_out_bitsignaltemp),
        .data_out(redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo(STALLENABLE,3393)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg0 <= '0;
            SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg0 <= SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg0;
            // Successor 1
            SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg1 <= SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall) & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid) | SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg0;
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_7_backStall) & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid) | SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg1;
    // Consuming
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_StallValid = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_backStall & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid;
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg0 = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_StallValid & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed0;
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_toReg1 = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_StallValid & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_or0 = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed0;
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireStall = ~ (SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_consumed1 & SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_or0);
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_backStall = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V0 = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid & ~ (SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg0);
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V1 = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid & ~ (SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_wireValid = redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_valid_out;

    // SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo(STALLENABLE,3391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg0 <= '0;
            SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg0 <= SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg0;
            // Successor 1
            SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg1 <= SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall) & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid) | SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg0;
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_7_backStall) & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid) | SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg1;
    // Consuming
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_StallValid = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_backStall & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid;
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg0 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_StallValid & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed0;
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_toReg1 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_StallValid & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_or0 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed0;
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireStall = ~ (SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_consumed1 & SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_or0);
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_backStall = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V0 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid & ~ (SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg0);
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V1 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid & ~ (SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_wireValid = redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_valid_out;

    // SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo(STALLENABLE,3389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg0 <= '0;
            SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg0 <= SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg0;
            // Successor 1
            SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg1 <= SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall) & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid) | SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg0;
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_7_backStall) & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid) | SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg1;
    // Consuming
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_StallValid = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_backStall & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid;
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg0 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_StallValid & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed0;
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_toReg1 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_StallValid & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_or0 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed0;
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireStall = ~ (SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_consumed1 & SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_or0);
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_backStall = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V0 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid & ~ (SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg0);
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V1 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid & ~ (SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_wireValid = redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_valid_out;

    // SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo(STALLENABLE,3387)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg0 <= '0;
            SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg0 <= SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg0;
            // Successor 1
            SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg1 <= SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall) & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid) | SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg0;
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_7_backStall) & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid) | SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg1;
    // Consuming
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_StallValid = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_backStall & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid;
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg0 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_StallValid & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed0;
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_toReg1 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_StallValid & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_or0 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed0;
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireStall = ~ (SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_consumed1 & SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_or0);
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_backStall = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V0 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid & ~ (SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg0);
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V1 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid & ~ (SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_wireValid = redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_valid_out;

    // SE_join_for_coalesced_delay_7(STALLENABLE,3232)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_7_V0 = SE_join_for_coalesced_delay_7_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_7_backStall = SE_coalesced_delay_7_0_backStall | ~ (SE_join_for_coalesced_delay_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_7_and0 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V1;
    assign SE_join_for_coalesced_delay_7_and1 = SE_out_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_V1 & SE_join_for_coalesced_delay_7_and0;
    assign SE_join_for_coalesced_delay_7_and2 = SE_out_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_V1 & SE_join_for_coalesced_delay_7_and1;
    assign SE_join_for_coalesced_delay_7_and3 = SE_out_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_V1 & SE_join_for_coalesced_delay_7_and2;
    assign SE_join_for_coalesced_delay_7_wireValid = SE_out_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_V1 & SE_join_for_coalesced_delay_7_and3;

    // redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo(STALLFIFO,1781)
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V1;
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_backStall;
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_data_in = redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q;
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in_bitsignaltemp = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in[0];
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in_bitsignaltemp = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in[0];
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out[0] = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out_bitsignaltemp;
    assign redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out[0] = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo (
        .valid_in(redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_in_bitsignaltemp),
        .data_in(redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q),
        .valid_out(redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo(STALLENABLE,3385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg0 <= '0;
            SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg0 <= SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg0;
            // Successor 1
            SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg1 <= SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall) & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid) | SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg0;
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_7_backStall) & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid) | SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg1;
    // Consuming
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_StallValid = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_backStall & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid;
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg0 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_StallValid & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed0;
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_toReg1 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_StallValid & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_or0 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed0;
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireStall = ~ (SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_consumed1 & SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_or0);
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_backStall = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V0 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid & ~ (SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg0);
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V1 = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid & ~ (SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_wireValid = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_valid_out;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30(STALLENABLE,2648)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall = i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_and0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V5;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid = SE_out_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30(STALLENABLE,2649)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_wireValid = i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_valid_out;

    // bubble_join_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo(BITJOIN,2380)
    assign bubble_join_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_q = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_data_out;

    // bubble_select_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo(BITSELECT,2381)
    assign bubble_select_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_b = $unsigned(bubble_join_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30(BLACKBOX,215)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_77@20000000
    // out out_feedback_valid_out_77@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_0 thei_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30 (
        .in_data_in(bubble_select_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_b),
        .in_feedback_stall_in_77(i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_feedback_stall_out_77),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_V0),
        .out_data_out(),
        .out_feedback_out_77(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_out_77),
        .out_feedback_valid_out_77(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_valid_out_77),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29(BLACKBOX,168)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_77@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_0 thei_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29 (
        .in_data_in(sel_for_coalesced_delay_0_e),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_77(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_out_77),
        .in_feedback_valid_in_77(i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_out_feedback_valid_out_77),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out),
        .out_feedback_stall_out_77(i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_feedback_stall_out_77),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29(BITJOIN,1940)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_q = i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29(BITSELECT,1941)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_q[0:0]);

    // SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo(STALLENABLE,3382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg1 <= '0;
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg0 <= SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg1 <= SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg1;
            // Successor 2
            SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg2 <= SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_backStall) & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid) | SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid) | SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg1;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed2 = (~ (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backStall) & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid) | SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg2;
    // Consuming
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_StallValid = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_backStall & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg0 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_StallValid & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed0;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg1 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_StallValid & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed1;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_toReg2 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_StallValid & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or0 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed0;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or1 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed1 & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or0;
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireStall = ~ (SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_consumed2 & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_or1);
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_backStall = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V0 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid & ~ (SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V1 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid & ~ (SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg1);
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V2 = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid & ~ (SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_wireValid = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29(STALLENABLE,2555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed1 = (~ (redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_wireValid = i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_valid_out;

    // redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo(STALLFIFO,1779)
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_V1;
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in = SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_backStall;
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_b;
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in_bitsignaltemp = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in[0];
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in_bitsignaltemp = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in[0];
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out[0] = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out[0] = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo (
        .valid_in(redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_b),
        .valid_out(redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo(BITJOIN,2377)
    assign bubble_join_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_q = redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_data_out;

    // bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo(BITSELECT,2378)
    assign bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_b = $unsigned(bubble_join_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_q[0:0]);

    // redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0(REG,1780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN == 1'b1)
        begin
            redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q <= $unsigned(bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_b);
        end
    end

    // redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0(REG,1788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN == 1'b1)
        begin
            redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q <= $unsigned(bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192(LOGICAL,291)@40
    assign i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_q = redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q | redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_q;

    // i_reduction_ff_rgb24toyv12_c_112_ff_rgb24toyv12_c194(LOGICAL,293)@40
    assign i_reduction_ff_rgb24toyv12_c_112_ff_rgb24toyv12_c194_q = redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q | i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_q;

    // i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191(LOGICAL,290)@39
    assign i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_q = bubble_select_redist91_i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_data_out_36_fifo_b | bubble_select_redist89_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_37_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193(LOGICAL,292)@39
    assign i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q = i_reduction_ff_rgb24toyv12_c_87_ff_rgb24toyv12_c177_q | i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_q;

    // redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0(REG,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backEN == 1'b1)
        begin
            redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_q <= $unsigned(i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_113_ff_rgb24toyv12_c195(LOGICAL,294)@40
    assign i_reduction_ff_rgb24toyv12_c_113_ff_rgb24toyv12_c195_q = redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_q | i_reduction_ff_rgb24toyv12_c_112_ff_rgb24toyv12_c194_q;

    // i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196(LOGICAL,295)@40 + 1
    assign i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_qi = bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_b | i_reduction_ff_rgb24toyv12_c_113_ff_rgb24toyv12_c195_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_delay ( .xin(i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_qi), .xout(i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo(BITJOIN,2257)
    assign bubble_join_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_q = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_data_out;

    // bubble_select_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo(BITSELECT,2258)
    assign bubble_select_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_b = $unsigned(bubble_join_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197(LOGICAL,296)@133
    assign i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q = bubble_select_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_b | bubble_select_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_b;

    // SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4(STALLENABLE,3295)
    // Valid signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_V0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_backStall & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backEN = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_v_s_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backEN & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_V0;
    // Backward Stall generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backStall = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backEN == 1'b0)
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0 & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_v_s_0;
            end

        end
    end

    // SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3(STALLENABLE,3294)
    // Valid signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_V0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_s_tv_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backStall & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backEN = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_v_s_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backEN & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backStall = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backEN == 1'b0)
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0 & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_v_s_0;
            end

        end
    end

    // SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2(STALLENABLE,3293)
    // Valid signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_V0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_s_tv_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backStall & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backEN = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_v_s_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backEN & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backStall = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backEN == 1'b0)
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0 & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1(STALLENABLE,3292)
    // Valid signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_V0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_s_tv_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backStall & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backEN = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_v_s_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backEN & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backStall = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backEN == 1'b0)
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0 & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0(STALLENABLE,3291)
    // Valid signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_s_tv_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backStall & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_v_s_0 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN & SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V;
    // Backward Stall generation
    assign SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall = ~ (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN == 1'b0)
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0 & SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_R_v_0 <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_v_s_0;
            end

        end
    end

    // SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0(STALLREG,4348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid <= 1'b0;
            SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid <= SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall & (SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid | SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_i_valid);

            if (SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_data0 <= i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_i_valid = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall = SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid | ~ (SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_i_valid);

    // Valid
    assign SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_V = SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid == 1'b1 ? SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid : SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_i_valid;

    assign SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_D0 = SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_valid == 1'b1 ? SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_r_data0 : i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;

    // SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo(STALLENABLE,3297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg0 <= '0;
            SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg0 <= SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg0;
            // Successor 1
            SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg1 <= SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed0 = (~ (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall) & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid) | SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg0;
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed1 = (~ (SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backStall) & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid) | SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg1;
    // Consuming
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_StallValid = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_backStall & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid;
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg0 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_StallValid & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed0;
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_toReg1 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_StallValid & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_or0 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed0;
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireStall = ~ (SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_consumed1 & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_or0);
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_backStall = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V0 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid & ~ (SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg0);
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V1 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid & ~ (SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_and0 = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out;
    assign SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_V0 & SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_and0;

    // redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo(STALLFIFO,1734)
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_V0;
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_backStall;
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_data_in = i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q;
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in_bitsignaltemp = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in[0];
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in_bitsignaltemp = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in[0];
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out[0] = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out_bitsignaltemp;
    assign redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out[0] = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(93),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo (
        .valid_in(redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q),
        .valid_out(redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196(STALLENABLE,2747)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_V0 = SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_s_tv_0 = redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_stall_out & SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_and0 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_V0 & SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_v_s_0 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_v_s_0;
            end

        end
    end

    // SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0(STALLENABLE,3298)
    // Valid signal propagation
    assign SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_V0 = SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall & SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backEN = ~ (SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_v_s_0 = SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V1;
    // Backward Stall generation
    assign SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backStall = ~ (SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_backEN == 1'b0)
            begin
                SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0 <= SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0 & SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_R_v_0 <= SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27(STALLENABLE,2639)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_wireValid = i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_valid_out;

    // bubble_join_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo(BITJOIN,2398)
    assign bubble_join_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_q = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_data_out;

    // bubble_select_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo(BITSELECT,2399)
    assign bubble_select_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_b = $unsigned(bubble_join_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27(BLACKBOX,210)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_72@20000000
    // out out_feedback_valid_out_72@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_0 thei_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27 (
        .in_data_in(bubble_select_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_b),
        .in_feedback_stall_in_72(i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_feedback_stall_out_72),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_backStall),
        .in_valid_in(SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_72(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_out_72),
        .out_feedback_valid_out_72(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_valid_out_72),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo(STALLENABLE,3399)
    // Valid signal propagation
    assign SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_V0 = SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_stall_out | ~ (SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_and0 = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out;
    assign SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V0 & SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_and0;

    // redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo(STALLFIFO,1789)
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V1;
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in = SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_backStall;
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_data_in = redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q;
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in_bitsignaltemp = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in[0];
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in_bitsignaltemp = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in[0];
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out[0] = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out[0] = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo (
        .valid_in(redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_q),
        .valid_out(redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0(STALLENABLE,3397)
    // Valid signal propagation
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V0 = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0;
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V1 = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1;
    // Stall signal propagation
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall & SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0;
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_1 = redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_stall_out & SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1;
    // Backward Enable generation
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_or0 = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_0;
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN = ~ (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_1 | SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_v_s_0 = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN & SE_out_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_V2;
    // Backward Stall generation
    assign SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backStall = ~ (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0 <= 1'b0;
            SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN == 1'b0)
            begin
                SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0 <= SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0 & SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_0;
            end
            else
            begin
                SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_0 <= SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_v_s_0;
            end

            if (SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_backEN == 1'b0)
            begin
                SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1 <= SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1 & SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_s_tv_1;
            end
            else
            begin
                SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_R_v_1 <= SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_v_s_0;
            end

        end
    end

    // SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0(STALLENABLE,3383)
    // Valid signal propagation
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V0 = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0;
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V1 = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1;
    // Stall signal propagation
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall & SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0;
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_1 = redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_stall_out & SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1;
    // Backward Enable generation
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_or0 = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_0;
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN = ~ (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_1 | SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_v_s_0 = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN & SE_out_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_V2;
    // Backward Stall generation
    assign SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backStall = ~ (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0 <= 1'b0;
            SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN == 1'b0)
            begin
                SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0 <= SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0 & SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_0;
            end
            else
            begin
                SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_0 <= SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_v_s_0;
            end

            if (SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_backEN == 1'b0)
            begin
                SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1 <= SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1 & SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_s_tv_1;
            end
            else
            begin
                SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_R_v_1 <= SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192(STALLENABLE,2743)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_V0 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall = SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and0 = SE_redist110_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_37_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and1 = SE_redist123_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_38_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and2 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V1 & SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_wireValid = SE_redist65_i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_and2;

    // SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0(STALLENABLE,3368)
    // Valid signal propagation
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V0 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V1 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V2 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2;
    // Stall signal propagation
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_1 = SE_i_reduction_ff_rgb24toyv12_c_110_ff_rgb24toyv12_c192_backStall & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_2 = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2;
    // Backward Enable generation
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or0 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_0;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or1 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_1 | SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or0;
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN = ~ (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_2 | SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V3;
    // Backward Stall generation
    assign SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backStall = ~ (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0 <= 1'b0;
            SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1 <= 1'b0;
            SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN == 1'b0)
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0 & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_0;
            end
            else
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_0 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0;
            end

            if (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN == 1'b0)
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1 & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_1;
            end
            else
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_1 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0;
            end

            if (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backEN == 1'b0)
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2 & SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_s_tv_2;
            end
            else
            begin
                SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_R_v_2 <= SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_v_s_0;
            end

        end
    end

    // redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo(STALLFIFO,1773)
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V2;
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_backStall;
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_data_in = redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q;
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in_bitsignaltemp = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in[0];
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in_bitsignaltemp = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in[0];
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out[0] = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out[0] = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo (
        .valid_in(redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_q),
        .valid_out(redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo(BITJOIN,2359)
    assign bubble_join_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_q = redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_data_out;

    // bubble_select_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo(BITSELECT,2360)
    assign bubble_select_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_b = $unsigned(bubble_join_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32(BLACKBOX,222)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_82@20000000
    // out out_feedback_valid_out_82@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_0 thei_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32 (
        .in_data_in(bubble_select_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_b),
        .in_feedback_stall_in_82(i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_feedback_stall_out_82),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_V0),
        .out_data_out(),
        .out_feedback_out_82(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_out_82),
        .out_feedback_valid_out_82(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_valid_out_82),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,1670)
    assign join_for_coalesced_delay_0_q = {bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_gg, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_bb, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_r, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_p, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b};

    // coalesced_delay_0_0(REG,1815)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_0_0_q <= $unsigned(5'b00000);
        end
        else if (SE_coalesced_delay_0_0_backEN == 1'b1)
        begin
            coalesced_delay_0_0_q <= $unsigned(join_for_coalesced_delay_0_q);
        end
    end

    // sel_for_coalesced_delay_0(BITSELECT,1671)
    assign sel_for_coalesced_delay_0_b = $unsigned(coalesced_delay_0_0_q[0:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(coalesced_delay_0_0_q[1:1]);
    assign sel_for_coalesced_delay_0_d = $unsigned(coalesced_delay_0_0_q[2:2]);
    assign sel_for_coalesced_delay_0_e = $unsigned(coalesced_delay_0_0_q[3:3]);
    assign sel_for_coalesced_delay_0_f = $unsigned(coalesced_delay_0_0_q[4:4]);

    // i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31(BLACKBOX,175)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_82@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_0 thei_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31 (
        .in_data_in(sel_for_coalesced_delay_0_f),
        .in_dir(sel_for_coalesced_delay_0_b),
        .in_feedback_in_82(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_out_82),
        .in_feedback_valid_in_82(i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_feedback_valid_out_82),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_backStall),
        .in_valid_in(SE_coalesced_delay_0_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out),
        .out_feedback_stall_out_82(i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_feedback_stall_out_82),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31(BITJOIN,1961)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_q = i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31(BITSELECT,1962)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_q[0:0]);

    // SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo(STALLENABLE,3367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg1 <= '0;
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg2 <= '0;
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg0 <= SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg1 <= SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg1;
            // Successor 2
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg2 <= SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg2;
            // Successor 3
            SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg3 <= SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_backStall) & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid) | SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed1 = (~ (SE_i_reduction_ff_rgb24toyv12_c_42_ff_rgb24toyv12_c94_backStall) & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid) | SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg1;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_backStall) & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid) | SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg2;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed3 = (~ (SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_backStall) & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid) | SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg3;
    // Consuming
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_backStall & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg0 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed0;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg1 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed1;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg2 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed2;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_toReg3 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_StallValid & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or0 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed0;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or1 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed1 & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or0;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or2 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed2 & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or1;
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireStall = ~ (SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_consumed3 & SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_or2);
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_backStall = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V0 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid & ~ (SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V1 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid & ~ (SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg1);
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V2 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid & ~ (SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg2);
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_V3 = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid & ~ (SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_wireValid = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31(STALLENABLE,2569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed1 = (~ (redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_wireValid = i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_valid_out;

    // redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo(STALLFIFO,1771)
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_V1;
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in = SE_out_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_backStall;
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_b;
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in_bitsignaltemp = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in[0];
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in_bitsignaltemp = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in[0];
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out[0] = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out[0] = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo (
        .valid_in(redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_b),
        .valid_out(redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo(BITJOIN,2356)
    assign bubble_join_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_q = redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_data_out;

    // bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo(BITSELECT,2357)
    assign bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b = $unsigned(bubble_join_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123(BITJOIN,1955)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_q = i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123(BITSELECT,1956)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157(LOGICAL,356)@39
    assign i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_b | bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_71_ff_rgb24toyv12_c156(LOGICAL,355)@39
    assign i_reduction_ff_rgb24toyv12_c_71_ff_rgb24toyv12_c156_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_b;

    // i_reduction_ff_rgb24toyv12_c_76_ff_rgb24toyv12_c161(LOGICAL,360)@39
    assign i_reduction_ff_rgb24toyv12_c_76_ff_rgb24toyv12_c161_q = i_reduction_ff_rgb24toyv12_c_71_ff_rgb24toyv12_c156_q | i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_q;

    // i_reduction_ff_rgb24toyv12_c_70_ff_rgb24toyv12_c155(LOGICAL,354)@39
    assign i_reduction_ff_rgb24toyv12_c_70_ff_rgb24toyv12_c155_q = bubble_select_redist109_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_36_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_b;

    // i_reduction_ff_rgb24toyv12_c_69_ff_rgb24toyv12_c154(LOGICAL,352)@39
    assign i_reduction_ff_rgb24toyv12_c_69_ff_rgb24toyv12_c154_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_b;

    // i_reduction_ff_rgb24toyv12_c_75_ff_rgb24toyv12_c160(LOGICAL,359)@39
    assign i_reduction_ff_rgb24toyv12_c_75_ff_rgb24toyv12_c160_q = i_reduction_ff_rgb24toyv12_c_69_ff_rgb24toyv12_c154_q | i_reduction_ff_rgb24toyv12_c_70_ff_rgb24toyv12_c155_q;

    // i_reduction_ff_rgb24toyv12_c_78_ff_rgb24toyv12_c163(LOGICAL,362)@39
    assign i_reduction_ff_rgb24toyv12_c_78_ff_rgb24toyv12_c163_q = i_reduction_ff_rgb24toyv12_c_75_ff_rgb24toyv12_c160_q | i_reduction_ff_rgb24toyv12_c_76_ff_rgb24toyv12_c161_q;

    // i_reduction_ff_rgb24toyv12_c_68_ff_rgb24toyv12_c153(LOGICAL,351)@39
    assign i_reduction_ff_rgb24toyv12_c_68_ff_rgb24toyv12_c153_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_b;

    // i_reduction_ff_rgb24toyv12_c_67_ff_rgb24toyv12_c152(LOGICAL,350)@39
    assign i_reduction_ff_rgb24toyv12_c_67_ff_rgb24toyv12_c152_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_b | bubble_select_redist122_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_37_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_74_ff_rgb24toyv12_c159(LOGICAL,358)@39
    assign i_reduction_ff_rgb24toyv12_c_74_ff_rgb24toyv12_c159_q = i_reduction_ff_rgb24toyv12_c_67_ff_rgb24toyv12_c152_q | i_reduction_ff_rgb24toyv12_c_68_ff_rgb24toyv12_c153_q;

    // i_reduction_ff_rgb24toyv12_c_66_ff_rgb24toyv12_c151(LOGICAL,349)@39
    assign i_reduction_ff_rgb24toyv12_c_66_ff_rgb24toyv12_c151_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_b;

    // i_reduction_ff_rgb24toyv12_c_65_ff_rgb24toyv12_c150(LOGICAL,348)@39
    assign i_reduction_ff_rgb24toyv12_c_65_ff_rgb24toyv12_c150_q = bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_b;

    // i_reduction_ff_rgb24toyv12_c_73_ff_rgb24toyv12_c158(LOGICAL,357)@39
    assign i_reduction_ff_rgb24toyv12_c_73_ff_rgb24toyv12_c158_q = i_reduction_ff_rgb24toyv12_c_65_ff_rgb24toyv12_c150_q | i_reduction_ff_rgb24toyv12_c_66_ff_rgb24toyv12_c151_q;

    // i_reduction_ff_rgb24toyv12_c_77_ff_rgb24toyv12_c162(LOGICAL,361)@39
    assign i_reduction_ff_rgb24toyv12_c_77_ff_rgb24toyv12_c162_q = i_reduction_ff_rgb24toyv12_c_73_ff_rgb24toyv12_c158_q | i_reduction_ff_rgb24toyv12_c_74_ff_rgb24toyv12_c159_q;

    // i_reduction_ff_rgb24toyv12_c_79_ff_rgb24toyv12_c164(LOGICAL,363)@39
    assign i_reduction_ff_rgb24toyv12_c_79_ff_rgb24toyv12_c164_q = i_reduction_ff_rgb24toyv12_c_77_ff_rgb24toyv12_c162_q | i_reduction_ff_rgb24toyv12_c_78_ff_rgb24toyv12_c163_q;

    // bubble_join_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo(BITJOIN,2317)
    assign bubble_join_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_q = redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_data_out;

    // bubble_select_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo(BITSELECT,2318)
    assign bubble_select_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_b = $unsigned(bubble_join_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165(LOGICAL,365)@39 + 1
    assign i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_qi = bubble_select_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_b | i_reduction_ff_rgb24toyv12_c_79_ff_rgb24toyv12_c164_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_delay ( .xin(i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_qi), .xout(i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136(BITJOIN,1997)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_q = i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136(BITSELECT,1998)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166(LOGICAL,366)@40
    assign i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_b | i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141(BITJOIN,2015)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_q = i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141(BITSELECT,2016)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_83_ff_rgb24toyv12_c167(LOGICAL,367)@40
    assign i_reduction_ff_rgb24toyv12_c_83_ff_rgb24toyv12_c167_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_b | i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139(BITJOIN,2009)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_q = i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139(BITSELECT,2010)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138(BITJOIN,2003)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_q = i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138(BITSELECT,2004)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140(LOGICAL,344)@40
    assign i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_b;

    // i_reduction_ff_rgb24toyv12_c_84_ff_rgb24toyv12_c168(LOGICAL,368)@40
    assign i_reduction_ff_rgb24toyv12_c_84_ff_rgb24toyv12_c168_q = i_reduction_ff_rgb24toyv12_c_61_ff_rgb24toyv12_c140_q | i_reduction_ff_rgb24toyv12_c_83_ff_rgb24toyv12_c167_q;

    // bubble_join_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo(BITJOIN,2401)
    assign bubble_join_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_q = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_data_out;

    // bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo(BITSELECT,2402)
    assign bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_b = $unsigned(bubble_join_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169(LOGICAL,369)@40 + 1
    assign i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_qi = bubble_select_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_b | i_reduction_ff_rgb24toyv12_c_84_ff_rgb24toyv12_c168_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_delay ( .xin(i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_qi), .xout(i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo(STALLFIFO,1725)
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_V0;
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in = SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall;
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_data_in = i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q;
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in_bitsignaltemp = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in[0];
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in_bitsignaltemp = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in[0];
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out[0] = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out_bitsignaltemp;
    assign redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out[0] = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo (
        .valid_in(redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q),
        .valid_out(redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo(STALLENABLE,3401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg1 <= '0;
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg0 <= SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg1 <= SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg1;
            // Successor 2
            SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg2 <= SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_backStall) & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid) | SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid) | SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg1;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backStall) & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid) | SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg2;
    // Consuming
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_StallValid = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_backStall & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg0 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_StallValid & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed0;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg1 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_StallValid & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed1;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_toReg2 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_StallValid & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or0 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed0;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or1 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed1 & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or0;
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireStall = ~ (SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_consumed2 & SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_or1);
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_backStall = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V0 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid & ~ (SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V1 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid & ~ (SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg1);
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V2 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid & ~ (SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_wireValid = redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169(STALLENABLE,2821)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_V0 = SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_s_tv_0 = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_stall_out & SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_and0 = SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_V0 & SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_v_s_0 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V2 & SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136(STALLENABLE,2593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_wireValid = i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165(STALLENABLE,2817)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_V0 = SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall & SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_and0 = SE_i_reduction_ff_rgb24toyv12_c_72_ff_rgb24toyv12_c157_V0 & SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_v_s_0 = SE_out_redist87_i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_data_out_36_fifo_V1 & SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166(STALLENABLE,2818)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_V0 = SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall = SE_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and0 = SE_i_reduction_ff_rgb24toyv12_c_80_ff_rgb24toyv12_c165_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V2 & SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V2 & SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V2 & SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_and2;

    // SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181(STALLENABLE,2737)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_V0 = SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall = SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and0 = SE_i_reduction_ff_rgb24toyv12_c_101_ff_rgb24toyv12_c180_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and1 = SE_redist102_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_37_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V0 & SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V0 & SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_and2;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141(STALLENABLE,2605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_102_ff_rgb24toyv12_c181_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_wireValid = i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_valid_out;

    // redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0(REG,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_backEN == 1'b1)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_q <= $unsigned(SR_SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_D0);
        end
    end

    // redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1(REG,1730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_backEN == 1'b1)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_q <= $unsigned(redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_0_q);
        end
    end

    // redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2(REG,1731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_backEN == 1'b1)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_q <= $unsigned(redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_1_q);
        end
    end

    // redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3(REG,1732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_backEN == 1'b1)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_q <= $unsigned(redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_2_q);
        end
    end

    // redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4(REG,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_backEN == 1'b1)
        begin
            redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_q <= $unsigned(redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_3_q);
        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16(STALLENABLE,3810)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_backStall = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221(BLACKBOX,146)@138
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_0 thei_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221(BITJOIN,1871)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_q = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221(BITSELECT,1872)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_q[63:0]);

    // i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222(BLACKBOX,155)@138
    // in in_i_stall@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm428_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@170
    // out out_o_stall@20000000
    // out out_o_valid@170
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm428_0 thei_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_b),
        .in_i_dependence(redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_q),
        .in_i_predicate(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_V0),
        .in_lm428_ff_rgb24toyv12_c_avm_readdata(in_lm428_ff_rgb24toyv12_c_avm_readdata),
        .in_lm428_ff_rgb24toyv12_c_avm_readdatavalid(in_lm428_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm428_ff_rgb24toyv12_c_avm_waitrequest(in_lm428_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm428_ff_rgb24toyv12_c_avm_writeack(in_lm428_ff_rgb24toyv12_c_avm_writeack),
        .out_lm428_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_address),
        .out_lm428_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm428_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm428_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_enable),
        .out_lm428_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_read),
        .out_lm428_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_write),
        .out_lm428_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222(BITJOIN,1898)
    assign bubble_join_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_q = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222(BITSELECT,1899)
    assign bubble_select_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_q[31:0]);

    // i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x(BITSELECT,837)@170
    assign i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b = bubble_select_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_b[0:0];

    // redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo(STALLFIFO,1695)
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V1;
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in = SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_backStall;
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_data_in = i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b;
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in_bitsignaltemp = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in[0];
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in_bitsignaltemp = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in[0];
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out[0] = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out_bitsignaltemp;
    assign redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out[0] = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo (
        .valid_in(redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b),
        .valid_out(redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo(STALLENABLE,3239)
    // Valid signal propagation
    assign SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_V0 = SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_stall_out | ~ (SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_and0 = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_valid_out;
    assign SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V29 & SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224(STALLENABLE,2699)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_wireValid = i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_valid_out;

    // bubble_join_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo(BITJOIN,2200)
    assign bubble_join_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_q = redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_data_out;

    // bubble_select_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo(BITSELECT,2201)
    assign bubble_select_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_b = $unsigned(bubble_join_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224(BLACKBOX,240)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_49@20000000
    // out out_feedback_valid_out_49@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi97_push49_0 thei_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224 (
        .in_data_in(bubble_select_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_b),
        .in_feedback_stall_in_49(i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_feedback_stall_out_49),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_backStall),
        .in_valid_in(SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_V0),
        .out_data_out(),
        .out_feedback_out_49(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_out_49),
        .out_feedback_valid_out_49(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_valid_out_49),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141(BLACKBOX,193)@39
    // in in_stall_in@20000000
    // out out_data_out@40
    // out out_feedback_stall_out_49@20000000
    // out out_stall_out@20000000
    // out out_valid_out@40
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi97_pop49_0 thei_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141 (
        .in_data_in(GND_q),
        .in_dir(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .in_feedback_in_49(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_out_49),
        .in_feedback_valid_in_49(i_llvm_fpga_push_i1_memdep_phi97_push49_ff_rgb24toyv12_c224_out_feedback_valid_out_49),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_backStall),
        .in_valid_in(SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_data_out),
        .out_feedback_stall_out_49(i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_feedback_stall_out_49),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x(BITSELECT,836)@165
    assign i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b = bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_b[0:0];

    // redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo(STALLFIFO,1696)
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V1;
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in = SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_backStall;
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_data_in = i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b;
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in_bitsignaltemp = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in[0];
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in_bitsignaltemp = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in[0];
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out[0] = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    assign redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out[0] = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo (
        .valid_in(redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_in_bitsignaltemp),
        .stall_in(redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b),
        .valid_out(redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out_bitsignaltemp),
        .stall_out(redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out_bitsignaltemp),
        .data_out(redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo(STALLENABLE,3241)
    // Valid signal propagation
    assign SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_V0 = SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_stall_out | ~ (SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_and0 = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_valid_out;
    assign SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V27 & SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212(STALLENABLE,2695)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_wireValid = i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_valid_out;

    // bubble_join_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo(BITJOIN,2203)
    assign bubble_join_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_q = redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_data_out;

    // bubble_select_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo(BITSELECT,2204)
    assign bubble_select_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_b = $unsigned(bubble_join_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212(BLACKBOX,238)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_48@20000000
    // out out_feedback_valid_out_48@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi90_push48_0 thei_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212 (
        .in_data_in(bubble_select_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_b),
        .in_feedback_stall_in_48(i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_feedback_stall_out_48),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_backStall),
        .in_valid_in(SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_V0),
        .out_data_out(),
        .out_feedback_out_48(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_out_48),
        .out_feedback_valid_out_48(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_valid_out_48),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139(BLACKBOX,191)@39
    // in in_stall_in@20000000
    // out out_data_out@40
    // out out_feedback_stall_out_48@20000000
    // out out_stall_out@20000000
    // out out_valid_out@40
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi90_pop48_0 thei_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139 (
        .in_data_in(GND_q),
        .in_dir(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .in_feedback_in_48(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_out_48),
        .in_feedback_valid_in_48(i_llvm_fpga_push_i1_memdep_phi90_push48_ff_rgb24toyv12_c212_out_feedback_valid_out_48),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_backStall),
        .in_valid_in(SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_data_out),
        .out_feedback_stall_out_48(i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_feedback_stall_out_48),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198(BITJOIN,1889)
    assign bubble_join_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_q = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198(BITSELECT,1890)
    assign bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_q[31:0]);

    // i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x(BITSELECT,834)@165
    assign i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b = bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_b[0:0];

    // i_mul64_ff_rgb24toyv12_c218_bs4(BITSELECT,1093)@165
    assign i_mul64_ff_rgb24toyv12_c218_bs4_in = bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_b[17:0];
    assign i_mul64_ff_rgb24toyv12_c218_bs4_b = i_mul64_ff_rgb24toyv12_c218_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15(STALLENABLE,3808)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217(BLACKBOX,144)@165
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z59_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217(BITJOIN,1864)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217(BITSELECT,1865)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_q[31:0]);

    // i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select(BITSELECT,1524)@165
    assign i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_b[31:18];
    assign i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_b[17:0];

    // i_mul64_ff_rgb24toyv12_c218_bs1(BITSELECT,1090)@165
    assign i_mul64_ff_rgb24toyv12_c218_bs1_b = bubble_select_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_b[31:18];

    // i_mul64_ff_rgb24toyv12_c218_ma3_cma(CHAINMULTADD,1503)@165 + 3
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_reset = ~ (resetn);
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena0 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0];
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena1 = i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena0;
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena2 = i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena0;

    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_a0 = i_mul64_ff_rgb24toyv12_c218_bs1_b;
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_c0 = i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_c;
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_a1 = i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_b;
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_c1 = i_mul64_ff_rgb24toyv12_c218_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul64_ff_rgb24toyv12_c218_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena2, i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena1, i_mul64_ff_rgb24toyv12_c218_ma3_cma_ena0 }),
        .aclr({ i_mul64_ff_rgb24toyv12_c218_ma3_cma_reset, i_mul64_ff_rgb24toyv12_c218_ma3_cma_reset }),
        .ay(i_mul64_ff_rgb24toyv12_c218_ma3_cma_a1),
        .by(i_mul64_ff_rgb24toyv12_c218_ma3_cma_a0),
        .ax(i_mul64_ff_rgb24toyv12_c218_ma3_cma_c1),
        .bx(i_mul64_ff_rgb24toyv12_c218_ma3_cma_c0),
        .resulta(i_mul64_ff_rgb24toyv12_c218_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul64_ff_rgb24toyv12_c218_ma3_cma_delay ( .xin(i_mul64_ff_rgb24toyv12_c218_ma3_cma_s0), .xout(i_mul64_ff_rgb24toyv12_c218_ma3_cma_qq), .ena(SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul64_ff_rgb24toyv12_c218_ma3_cma_q = $unsigned(i_mul64_ff_rgb24toyv12_c218_ma3_cma_qq[32:0]);

    // bubble_join_i_mul64_ff_rgb24toyv12_c218_ma3_cma(BITJOIN,2191)
    assign bubble_join_i_mul64_ff_rgb24toyv12_c218_ma3_cma_q = i_mul64_ff_rgb24toyv12_c218_ma3_cma_q;

    // bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg(STALLFIFO,4337)
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V2;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_data_in = bubble_join_i_mul64_ff_rgb24toyv12_c218_ma3_cma_q;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul64_ff_rgb24toyv12_c218_ma3_cma_q),
        .valid_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul64_ff_rgb24toyv12_c218_im8_cma(CHAINMULTADD,1491)@165 + 3
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_reset = ~ (resetn);
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_ena0 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0];
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_ena1 = i_mul64_ff_rgb24toyv12_c218_im8_cma_ena0;
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_ena2 = i_mul64_ff_rgb24toyv12_c218_im8_cma_ena0;

    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_a0 = i_mul64_ff_rgb24toyv12_c218_bs4_b;
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_c0 = i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul64_ff_rgb24toyv12_c218_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul64_ff_rgb24toyv12_c218_im8_cma_ena2, i_mul64_ff_rgb24toyv12_c218_im8_cma_ena1, i_mul64_ff_rgb24toyv12_c218_im8_cma_ena0 }),
        .aclr({ i_mul64_ff_rgb24toyv12_c218_im8_cma_reset, i_mul64_ff_rgb24toyv12_c218_im8_cma_reset }),
        .ay(i_mul64_ff_rgb24toyv12_c218_im8_cma_a0),
        .ax(i_mul64_ff_rgb24toyv12_c218_im8_cma_c0),
        .resulta(i_mul64_ff_rgb24toyv12_c218_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul64_ff_rgb24toyv12_c218_im8_cma_delay ( .xin(i_mul64_ff_rgb24toyv12_c218_im8_cma_s0), .xout(i_mul64_ff_rgb24toyv12_c218_im8_cma_qq), .ena(SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul64_ff_rgb24toyv12_c218_im8_cma_q = $unsigned(i_mul64_ff_rgb24toyv12_c218_im8_cma_qq[35:0]);

    // bubble_join_i_mul64_ff_rgb24toyv12_c218_im8_cma(BITJOIN,2155)
    assign bubble_join_i_mul64_ff_rgb24toyv12_c218_im8_cma_q = i_mul64_ff_rgb24toyv12_c218_im8_cma_q;

    // bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg(STALLFIFO,4325)
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V1;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_data_in = bubble_join_i_mul64_ff_rgb24toyv12_c218_im8_cma_q;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul64_ff_rgb24toyv12_c218_im8_cma_q),
        .valid_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul64_ff_rgb24toyv12_c218_im0_cma(CHAINMULTADD,1490)@165 + 3
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_reset = ~ (resetn);
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_ena0 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0];
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_ena1 = i_mul64_ff_rgb24toyv12_c218_im0_cma_ena0;
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_ena2 = i_mul64_ff_rgb24toyv12_c218_im0_cma_ena0;

    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_a0 = i_mul64_ff_rgb24toyv12_c218_bs1_b;
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_c0 = i_mul64_ff_rgb24toyv12_c218_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul64_ff_rgb24toyv12_c218_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul64_ff_rgb24toyv12_c218_im0_cma_ena2, i_mul64_ff_rgb24toyv12_c218_im0_cma_ena1, i_mul64_ff_rgb24toyv12_c218_im0_cma_ena0 }),
        .aclr({ i_mul64_ff_rgb24toyv12_c218_im0_cma_reset, i_mul64_ff_rgb24toyv12_c218_im0_cma_reset }),
        .ay(i_mul64_ff_rgb24toyv12_c218_im0_cma_a0),
        .ax(i_mul64_ff_rgb24toyv12_c218_im0_cma_c0),
        .resulta(i_mul64_ff_rgb24toyv12_c218_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul64_ff_rgb24toyv12_c218_im0_cma_delay ( .xin(i_mul64_ff_rgb24toyv12_c218_im0_cma_s0), .xout(i_mul64_ff_rgb24toyv12_c218_im0_cma_qq), .ena(SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul64_ff_rgb24toyv12_c218_im0_cma_q = $unsigned(i_mul64_ff_rgb24toyv12_c218_im0_cma_qq[27:0]);

    // bubble_join_i_mul64_ff_rgb24toyv12_c218_im0_cma(BITJOIN,2152)
    assign bubble_join_i_mul64_ff_rgb24toyv12_c218_im0_cma_q = i_mul64_ff_rgb24toyv12_c218_im0_cma_q;

    // bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg(STALLFIFO,4324)
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V0;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_data_in = bubble_join_i_mul64_ff_rgb24toyv12_c218_im0_cma_q;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul64_ff_rgb24toyv12_c218_im0_cma_q),
        .valid_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217(STALLENABLE,2507)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_backStall = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_out_valid_out;

    // SE_i_mul64_ff_rgb24toyv12_c218_im0_cma(STALLENABLE,3181)
    // Valid signal propagation
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V0 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V1 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_V2 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_0 = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_stall_out & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_1 = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_stall_out & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_2 = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_stall_out & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or0 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_0;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or1 = SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_1 | SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or0;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN = ~ (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_2 | SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V0 & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN;
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c59_ff_rgb24toyv12_c217_V0 & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backStall = ~ (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_0 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_v_s_0;
            end

            if (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_0;
            end

            if (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0 & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_0 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1;
            end

            if (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1 & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_1 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1;
            end

            if (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2 & SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_v_2 <= SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198(STALLENABLE,2523)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg0 <= SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg1 <= SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed0 = (~ (SE_i_mul64_ff_rgb24toyv12_c218_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid) | SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed1 = (~ (redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid) | SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_StallValid = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_backStall & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg0 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_StallValid & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_toReg1 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_StallValid & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_or0 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_consumed1 & SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_or0);
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_backStall = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V0 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V1 = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_wireValid = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_valid;

    // redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo(STALLFIFO,1698)
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_V1;
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in = SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_backStall;
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_data_in = i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b;
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in_bitsignaltemp = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in[0];
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in_bitsignaltemp = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in[0];
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out[0] = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    assign redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out[0] = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo (
        .valid_in(redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_in_bitsignaltemp),
        .stall_in(redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b),
        .valid_out(redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out_bitsignaltemp),
        .stall_out(redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_stall_out_bitsignaltemp),
        .data_out(redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo(STALLENABLE,3245)
    // Valid signal propagation
    assign SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_V0 = SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_stall_out | ~ (SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_and0 = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_valid_out;
    assign SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V23 & SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200(STALLENABLE,2687)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_wireValid = i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_valid_out;

    // bubble_join_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo(BITJOIN,2209)
    assign bubble_join_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_q = redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_data_out;

    // bubble_select_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo(BITSELECT,2210)
    assign bubble_select_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_b = $unsigned(bubble_join_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200(BLACKBOX,234)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_46@20000000
    // out out_feedback_valid_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi76_push46_0 thei_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200 (
        .in_data_in(bubble_select_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_b),
        .in_feedback_stall_in_46(i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_feedback_stall_out_46),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_backStall),
        .in_valid_in(SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_V0),
        .out_data_out(),
        .out_feedback_out_46(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_out_46),
        .out_feedback_valid_out_46(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_valid_out_46),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136(BLACKBOX,187)@39
    // in in_stall_in@20000000
    // out out_data_out@40
    // out out_feedback_stall_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@40
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi76_pop46_0 thei_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136 (
        .in_data_in(GND_q),
        .in_dir(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .in_feedback_in_46(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_out_46),
        .in_feedback_valid_in_46(i_llvm_fpga_push_i1_memdep_phi76_push46_ff_rgb24toyv12_c200_out_feedback_valid_out_46),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_backStall),
        .in_valid_in(SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_data_out),
        .out_feedback_stall_out_46(i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_feedback_stall_out_46),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo(STALLENABLE,3265)
    // Valid signal propagation
    assign SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_V0 = SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_backStall = i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_stall_out | ~ (SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_and0 = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out;
    assign SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_wireValid = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V0 & SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_and0;

    // SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0(STALLENABLE,3260)
    // Valid signal propagation
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V0 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V1 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V2 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V3 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V4 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V5 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5;
    // Stall signal propagation
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_0 = SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_backStall & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_out_stall_out & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_stall_out & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_stall_out & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_out_stall_out & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_5 = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5;
    // Backward Enable generation
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or0 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_0;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or1 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_1 | SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or0;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or2 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_2 | SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or1;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or3 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_3 | SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or2;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or4 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_4 | SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or3;
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN = ~ (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_5 | SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0 = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN & SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V;
    // Backward Stall generation
    assign SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall = ~ (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0 <= 1'b0;
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1 <= 1'b0;
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2 <= 1'b0;
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3 <= 1'b0;
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4 <= 1'b0;
            SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_0;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_0 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_1;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_1 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_2;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_2 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_3;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_3 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_4;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_4 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

            if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b0)
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5 & SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_s_tv_5;
            end
            else
            begin
                SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_R_v_5 <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139(STALLENABLE,2601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed2 = (~ (SE_i_reduction_ff_rgb24toyv12_c_81_ff_rgb24toyv12_c166_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_and0 = i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_wireValid = i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_and0;

    // redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0(REG,1706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backEN == 1'b1)
        begin
            redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q <= $unsigned(SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_D0);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138(BLACKBOX,189)@39
    // in in_stall_in@20000000
    // out out_data_out@40
    // out out_feedback_stall_out_47@20000000
    // out out_stall_out@20000000
    // out out_valid_out@40
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi83_pop47_0 thei_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138 (
        .in_data_in(GND_q),
        .in_dir(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .in_feedback_in_47(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_out_47),
        .in_feedback_valid_in_47(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_valid_out_47),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_backStall),
        .in_valid_in(SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_data_out),
        .out_feedback_stall_out_47(i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_feedback_stall_out_47),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo(BITJOIN,2206)
    assign bubble_join_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_q = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_data_out;

    // bubble_select_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo(BITSELECT,2207)
    assign bubble_select_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_b = $unsigned(bubble_join_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206(BLACKBOX,236)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_47@20000000
    // out out_feedback_valid_out_47@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi83_push47_0 thei_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206 (
        .in_data_in(bubble_select_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_b),
        .in_feedback_stall_in_47(i_llvm_fpga_pop_i1_memdep_phi83_pop47_ff_rgb24toyv12_c138_out_feedback_stall_out_47),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_backStall),
        .in_valid_in(SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_V0),
        .out_data_out(),
        .out_feedback_out_47(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_out_47),
        .out_feedback_valid_out_47(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_feedback_valid_out_47),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo(STALLENABLE,3243)
    // Valid signal propagation
    assign SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_V0 = SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi83_push47_ff_rgb24toyv12_c206_out_stall_out | ~ (SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_and0 = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out;
    assign SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V25 & SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_and0;

    // redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo(STALLFIFO,1697)
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V1;
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in = SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_backStall;
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_data_in = i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b;
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in_bitsignaltemp = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in[0];
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in_bitsignaltemp = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in[0];
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out[0] = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out_bitsignaltemp;
    assign redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out[0] = redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo (
        .valid_in(redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b),
        .valid_out(redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul62_ff_rgb24toyv12_c216_bs4(BITSELECT,1078)@165
    assign i_mul62_ff_rgb24toyv12_c216_bs4_in = bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_b[17:0];
    assign i_mul62_ff_rgb24toyv12_c216_bs4_b = i_mul62_ff_rgb24toyv12_c216_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14(STALLENABLE,3806)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215(BLACKBOX,143)@165
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z58_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215(BITJOIN,1861)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215(BITSELECT,1862)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_q[31:0]);

    // i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select(BITSELECT,1523)@165
    assign i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_b[31:18];
    assign i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_b[17:0];

    // i_mul62_ff_rgb24toyv12_c216_bs1(BITSELECT,1075)@165
    assign i_mul62_ff_rgb24toyv12_c216_bs1_b = bubble_select_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_b[31:18];

    // i_mul62_ff_rgb24toyv12_c216_ma3_cma(CHAINMULTADD,1502)@165 + 3
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_reset = ~ (resetn);
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena0 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0];
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena1 = i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena0;
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena2 = i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena0;

    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_a0 = i_mul62_ff_rgb24toyv12_c216_bs1_b;
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_c0 = i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_c;
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_a1 = i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_b;
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_c1 = i_mul62_ff_rgb24toyv12_c216_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul62_ff_rgb24toyv12_c216_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena2, i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena1, i_mul62_ff_rgb24toyv12_c216_ma3_cma_ena0 }),
        .aclr({ i_mul62_ff_rgb24toyv12_c216_ma3_cma_reset, i_mul62_ff_rgb24toyv12_c216_ma3_cma_reset }),
        .ay(i_mul62_ff_rgb24toyv12_c216_ma3_cma_a1),
        .by(i_mul62_ff_rgb24toyv12_c216_ma3_cma_a0),
        .ax(i_mul62_ff_rgb24toyv12_c216_ma3_cma_c1),
        .bx(i_mul62_ff_rgb24toyv12_c216_ma3_cma_c0),
        .resulta(i_mul62_ff_rgb24toyv12_c216_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul62_ff_rgb24toyv12_c216_ma3_cma_delay ( .xin(i_mul62_ff_rgb24toyv12_c216_ma3_cma_s0), .xout(i_mul62_ff_rgb24toyv12_c216_ma3_cma_qq), .ena(SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul62_ff_rgb24toyv12_c216_ma3_cma_q = $unsigned(i_mul62_ff_rgb24toyv12_c216_ma3_cma_qq[32:0]);

    // bubble_join_i_mul62_ff_rgb24toyv12_c216_ma3_cma(BITJOIN,2188)
    assign bubble_join_i_mul62_ff_rgb24toyv12_c216_ma3_cma_q = i_mul62_ff_rgb24toyv12_c216_ma3_cma_q;

    // bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg(STALLFIFO,4336)
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V2;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_data_in = bubble_join_i_mul62_ff_rgb24toyv12_c216_ma3_cma_q;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul62_ff_rgb24toyv12_c216_ma3_cma_q),
        .valid_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul62_ff_rgb24toyv12_c216_im8_cma(CHAINMULTADD,1489)@165 + 3
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_reset = ~ (resetn);
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_ena0 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0];
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_ena1 = i_mul62_ff_rgb24toyv12_c216_im8_cma_ena0;
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_ena2 = i_mul62_ff_rgb24toyv12_c216_im8_cma_ena0;

    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_a0 = i_mul62_ff_rgb24toyv12_c216_bs4_b;
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_c0 = i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul62_ff_rgb24toyv12_c216_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul62_ff_rgb24toyv12_c216_im8_cma_ena2, i_mul62_ff_rgb24toyv12_c216_im8_cma_ena1, i_mul62_ff_rgb24toyv12_c216_im8_cma_ena0 }),
        .aclr({ i_mul62_ff_rgb24toyv12_c216_im8_cma_reset, i_mul62_ff_rgb24toyv12_c216_im8_cma_reset }),
        .ay(i_mul62_ff_rgb24toyv12_c216_im8_cma_a0),
        .ax(i_mul62_ff_rgb24toyv12_c216_im8_cma_c0),
        .resulta(i_mul62_ff_rgb24toyv12_c216_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul62_ff_rgb24toyv12_c216_im8_cma_delay ( .xin(i_mul62_ff_rgb24toyv12_c216_im8_cma_s0), .xout(i_mul62_ff_rgb24toyv12_c216_im8_cma_qq), .ena(SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul62_ff_rgb24toyv12_c216_im8_cma_q = $unsigned(i_mul62_ff_rgb24toyv12_c216_im8_cma_qq[35:0]);

    // bubble_join_i_mul62_ff_rgb24toyv12_c216_im8_cma(BITJOIN,2149)
    assign bubble_join_i_mul62_ff_rgb24toyv12_c216_im8_cma_q = i_mul62_ff_rgb24toyv12_c216_im8_cma_q;

    // bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg(STALLFIFO,4323)
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V1;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_data_in = bubble_join_i_mul62_ff_rgb24toyv12_c216_im8_cma_q;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul62_ff_rgb24toyv12_c216_im8_cma_q),
        .valid_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul62_ff_rgb24toyv12_c216_im0_cma(CHAINMULTADD,1488)@165 + 3
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_reset = ~ (resetn);
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_ena0 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0];
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_ena1 = i_mul62_ff_rgb24toyv12_c216_im0_cma_ena0;
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_ena2 = i_mul62_ff_rgb24toyv12_c216_im0_cma_ena0;

    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_a0 = i_mul62_ff_rgb24toyv12_c216_bs1_b;
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_c0 = i_mul62_ff_rgb24toyv12_c216_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul62_ff_rgb24toyv12_c216_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul62_ff_rgb24toyv12_c216_im0_cma_ena2, i_mul62_ff_rgb24toyv12_c216_im0_cma_ena1, i_mul62_ff_rgb24toyv12_c216_im0_cma_ena0 }),
        .aclr({ i_mul62_ff_rgb24toyv12_c216_im0_cma_reset, i_mul62_ff_rgb24toyv12_c216_im0_cma_reset }),
        .ay(i_mul62_ff_rgb24toyv12_c216_im0_cma_a0),
        .ax(i_mul62_ff_rgb24toyv12_c216_im0_cma_c0),
        .resulta(i_mul62_ff_rgb24toyv12_c216_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul62_ff_rgb24toyv12_c216_im0_cma_delay ( .xin(i_mul62_ff_rgb24toyv12_c216_im0_cma_s0), .xout(i_mul62_ff_rgb24toyv12_c216_im0_cma_qq), .ena(SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul62_ff_rgb24toyv12_c216_im0_cma_q = $unsigned(i_mul62_ff_rgb24toyv12_c216_im0_cma_qq[27:0]);

    // bubble_join_i_mul62_ff_rgb24toyv12_c216_im0_cma(BITJOIN,2146)
    assign bubble_join_i_mul62_ff_rgb24toyv12_c216_im0_cma_q = i_mul62_ff_rgb24toyv12_c216_im0_cma_q;

    // bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg(STALLFIFO,4322)
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V0;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_data_in = bubble_join_i_mul62_ff_rgb24toyv12_c216_im0_cma_q;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul62_ff_rgb24toyv12_c216_im0_cma_q),
        .valid_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215(STALLENABLE,2505)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_backStall = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_out_valid_out;

    // SE_i_mul62_ff_rgb24toyv12_c216_im0_cma(STALLENABLE,3179)
    // Valid signal propagation
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V0 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V1 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_V2 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_0 = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_stall_out & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_1 = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_stall_out & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_2 = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_stall_out & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or0 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_0;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or1 = SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_1 | SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or0;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN = ~ (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_2 | SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V0 & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN;
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c58_ff_rgb24toyv12_c215_V0 & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backStall = ~ (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_0 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_v_s_0;
            end

            if (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_0;
            end

            if (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0 & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_0 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1;
            end

            if (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1 & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_1 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1;
            end

            if (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2 & SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_v_2 <= SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204(STALLENABLE,2525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg0 <= SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg1 <= SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed0 = (~ (SE_i_mul62_ff_rgb24toyv12_c216_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid) | SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed1 = (~ (redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid) | SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_StallValid = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_backStall & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg0 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_StallValid & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_toReg1 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_StallValid & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_or0 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_consumed1 & SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_or0);
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_backStall = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V0 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_V1 = SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_wireValid = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_valid;

    // i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204(BLACKBOX,153)@133
    // in in_i_stall@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm386_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@165
    // out out_o_stall@20000000
    // out out_o_valid@165
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm386_0 thei_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D8),
        .in_i_dependence(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D2),
        .in_i_predicate(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D5),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_backStall),
        .in_i_valid(SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V2),
        .in_lm386_ff_rgb24toyv12_c_avm_readdata(in_lm386_ff_rgb24toyv12_c_avm_readdata),
        .in_lm386_ff_rgb24toyv12_c_avm_readdatavalid(in_lm386_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm386_ff_rgb24toyv12_c_avm_waitrequest(in_lm386_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm386_ff_rgb24toyv12_c_avm_writeack(in_lm386_ff_rgb24toyv12_c_avm_writeack),
        .out_lm386_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_address),
        .out_lm386_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm386_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm386_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_enable),
        .out_lm386_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_read),
        .out_lm386_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_write),
        .out_lm386_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198(BLACKBOX,152)@133
    // in in_i_stall@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm365_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@165
    // out out_o_stall@20000000
    // out out_o_valid@165
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm365_0 thei_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D0),
        .in_i_dependence(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D1),
        .in_i_predicate(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D4),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_backStall),
        .in_i_valid(SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V0),
        .in_lm365_ff_rgb24toyv12_c_avm_readdata(in_lm365_ff_rgb24toyv12_c_avm_readdata),
        .in_lm365_ff_rgb24toyv12_c_avm_readdatavalid(in_lm365_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm365_ff_rgb24toyv12_c_avm_waitrequest(in_lm365_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm365_ff_rgb24toyv12_c_avm_writeack(in_lm365_ff_rgb24toyv12_c_avm_writeack),
        .out_lm365_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_address),
        .out_lm365_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm365_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm365_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_enable),
        .out_lm365_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_read),
        .out_lm365_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_write),
        .out_lm365_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join(STALLENABLE,2469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg0 <= '0;
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg1 <= '0;
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg0 <= SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg0;
            // Successor 1
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg1 <= SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg1;
            // Successor 2
            SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg2 <= SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed0 = (~ (i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_o_stall) & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid) | SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg0;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed1 = (~ (i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_stall) & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid) | SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg1;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed2 = (~ (i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_o_stall) & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid) | SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg2;
    // Consuming
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_StallValid = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg0 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_StallValid & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed0;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg1 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_StallValid & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed1;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_toReg2 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_StallValid & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed2;
    // Backward Stall generation
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or0 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed0;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or1 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed1 & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or0;
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireStall = ~ (SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_consumed2 & SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_or1);
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V0 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid & ~ (SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg0);
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V1 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid & ~ (SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg1);
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V2 = SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid & ~ (SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_wireValid = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V;

    // SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210(STALLENABLE,2527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg0 <= SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg1 <= SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed0 = (~ (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid) | SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed1 = (~ (redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid) | SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_StallValid = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_backStall & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg0 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_StallValid & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_toReg1 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_StallValid & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_or0 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_consumed1 & SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_or0);
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_backStall = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V0 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V1 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_wireValid = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_valid;

    // i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210(BLACKBOX,154)@133
    // in in_i_stall@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm407_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@165
    // out out_o_stall@20000000
    // out out_o_valid@165
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm407_0 thei_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D7),
        .in_i_dependence(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D3),
        .in_i_predicate(SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D6),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_backStall),
        .in_i_valid(SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V1),
        .in_lm407_ff_rgb24toyv12_c_avm_readdata(in_lm407_ff_rgb24toyv12_c_avm_readdata),
        .in_lm407_ff_rgb24toyv12_c_avm_readdatavalid(in_lm407_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm407_ff_rgb24toyv12_c_avm_waitrequest(in_lm407_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm407_ff_rgb24toyv12_c_avm_writeack(in_lm407_ff_rgb24toyv12_c_avm_writeack),
        .out_lm407_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_address),
        .out_lm407_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm407_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm407_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_enable),
        .out_lm407_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_read),
        .out_lm407_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_write),
        .out_lm407_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210(BITJOIN,1895)
    assign bubble_join_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_q = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210(BITSELECT,1896)
    assign bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_q[31:0]);

    // i_mul61_ff_rgb24toyv12_c214_bs1(BITSELECT,1060)@165
    assign i_mul61_ff_rgb24toyv12_c214_bs1_b = bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_b[31:18];

    // i_mul61_ff_rgb24toyv12_c214_im0_cma(CHAINMULTADD,1486)@165 + 3
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_reset = ~ (resetn);
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_ena0 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0];
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_ena1 = i_mul61_ff_rgb24toyv12_c214_im0_cma_ena0;
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_ena2 = i_mul61_ff_rgb24toyv12_c214_im0_cma_ena0;

    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_a0 = i_mul61_ff_rgb24toyv12_c214_bs1_b;
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_c0 = i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul61_ff_rgb24toyv12_c214_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul61_ff_rgb24toyv12_c214_im0_cma_ena2, i_mul61_ff_rgb24toyv12_c214_im0_cma_ena1, i_mul61_ff_rgb24toyv12_c214_im0_cma_ena0 }),
        .aclr({ i_mul61_ff_rgb24toyv12_c214_im0_cma_reset, i_mul61_ff_rgb24toyv12_c214_im0_cma_reset }),
        .ay(i_mul61_ff_rgb24toyv12_c214_im0_cma_a0),
        .ax(i_mul61_ff_rgb24toyv12_c214_im0_cma_c0),
        .resulta(i_mul61_ff_rgb24toyv12_c214_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul61_ff_rgb24toyv12_c214_im0_cma_delay ( .xin(i_mul61_ff_rgb24toyv12_c214_im0_cma_s0), .xout(i_mul61_ff_rgb24toyv12_c214_im0_cma_qq), .ena(SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul61_ff_rgb24toyv12_c214_im0_cma_q = $unsigned(i_mul61_ff_rgb24toyv12_c214_im0_cma_qq[27:0]);

    // bubble_join_i_mul61_ff_rgb24toyv12_c214_im0_cma(BITJOIN,2140)
    assign bubble_join_i_mul61_ff_rgb24toyv12_c214_im0_cma_q = i_mul61_ff_rgb24toyv12_c214_im0_cma_q;

    // SE_i_mul61_ff_rgb24toyv12_c214_im0_cma(STALLENABLE,3177)
    // Valid signal propagation
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V0 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V1 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V2 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_0 = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_1 = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_2 = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or0 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_0;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or1 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_1 | SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or0;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN = ~ (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_2 | SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_V0 & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN;
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c57_ff_rgb24toyv12_c213_V0 & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backStall = ~ (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_0 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_v_s_0;
            end

            if (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_0;
            end

            if (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0 & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_0 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1;
            end

            if (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1 & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_1 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1;
            end

            if (SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2 & SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_v_2 <= SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg(STALLFIFO,4320)
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V0;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_backStall;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_data_in = bubble_join_i_mul61_ff_rgb24toyv12_c214_im0_cma_q;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul61_ff_rgb24toyv12_c214_im0_cma_q),
        .valid_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul61_ff_rgb24toyv12_c214_bs4(BITSELECT,1063)@165
    assign i_mul61_ff_rgb24toyv12_c214_bs4_in = bubble_select_i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_b[17:0];
    assign i_mul61_ff_rgb24toyv12_c214_bs4_b = i_mul61_ff_rgb24toyv12_c214_bs4_in[17:0];

    // i_mul61_ff_rgb24toyv12_c214_im8_cma(CHAINMULTADD,1487)@165 + 3
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_reset = ~ (resetn);
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_ena0 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0];
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_ena1 = i_mul61_ff_rgb24toyv12_c214_im8_cma_ena0;
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_ena2 = i_mul61_ff_rgb24toyv12_c214_im8_cma_ena0;

    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_a0 = i_mul61_ff_rgb24toyv12_c214_bs4_b;
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_c0 = i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul61_ff_rgb24toyv12_c214_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul61_ff_rgb24toyv12_c214_im8_cma_ena2, i_mul61_ff_rgb24toyv12_c214_im8_cma_ena1, i_mul61_ff_rgb24toyv12_c214_im8_cma_ena0 }),
        .aclr({ i_mul61_ff_rgb24toyv12_c214_im8_cma_reset, i_mul61_ff_rgb24toyv12_c214_im8_cma_reset }),
        .ay(i_mul61_ff_rgb24toyv12_c214_im8_cma_a0),
        .ax(i_mul61_ff_rgb24toyv12_c214_im8_cma_c0),
        .resulta(i_mul61_ff_rgb24toyv12_c214_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul61_ff_rgb24toyv12_c214_im8_cma_delay ( .xin(i_mul61_ff_rgb24toyv12_c214_im8_cma_s0), .xout(i_mul61_ff_rgb24toyv12_c214_im8_cma_qq), .ena(SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul61_ff_rgb24toyv12_c214_im8_cma_q = $unsigned(i_mul61_ff_rgb24toyv12_c214_im8_cma_qq[35:0]);

    // bubble_join_i_mul61_ff_rgb24toyv12_c214_im8_cma(BITJOIN,2143)
    assign bubble_join_i_mul61_ff_rgb24toyv12_c214_im8_cma_q = i_mul61_ff_rgb24toyv12_c214_im8_cma_q;

    // bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg(STALLFIFO,4321)
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V1;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_backStall;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_data_in = bubble_join_i_mul61_ff_rgb24toyv12_c214_im8_cma_q;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul61_ff_rgb24toyv12_c214_im8_cma_q),
        .valid_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul61_ff_rgb24toyv12_c214_ma3_cma(CHAINMULTADD,1501)@165 + 3
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_reset = ~ (resetn);
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena0 = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0];
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena1 = i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena0;
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena2 = i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena0;

    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_a0 = i_mul61_ff_rgb24toyv12_c214_bs1_b;
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_c0 = i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_c;
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_a1 = i_mul61_ff_rgb24toyv12_c214_bs2_merged_bit_select_b;
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_c1 = i_mul61_ff_rgb24toyv12_c214_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul61_ff_rgb24toyv12_c214_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena2, i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena1, i_mul61_ff_rgb24toyv12_c214_ma3_cma_ena0 }),
        .aclr({ i_mul61_ff_rgb24toyv12_c214_ma3_cma_reset, i_mul61_ff_rgb24toyv12_c214_ma3_cma_reset }),
        .ay(i_mul61_ff_rgb24toyv12_c214_ma3_cma_a1),
        .by(i_mul61_ff_rgb24toyv12_c214_ma3_cma_a0),
        .ax(i_mul61_ff_rgb24toyv12_c214_ma3_cma_c1),
        .bx(i_mul61_ff_rgb24toyv12_c214_ma3_cma_c0),
        .resulta(i_mul61_ff_rgb24toyv12_c214_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul61_ff_rgb24toyv12_c214_ma3_cma_delay ( .xin(i_mul61_ff_rgb24toyv12_c214_ma3_cma_s0), .xout(i_mul61_ff_rgb24toyv12_c214_ma3_cma_qq), .ena(SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul61_ff_rgb24toyv12_c214_ma3_cma_q = $unsigned(i_mul61_ff_rgb24toyv12_c214_ma3_cma_qq[32:0]);

    // bubble_join_i_mul61_ff_rgb24toyv12_c214_ma3_cma(BITJOIN,2185)
    assign bubble_join_i_mul61_ff_rgb24toyv12_c214_ma3_cma_q = i_mul61_ff_rgb24toyv12_c214_ma3_cma_q;

    // bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg(STALLFIFO,4335)
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in = SE_i_mul61_ff_rgb24toyv12_c214_im0_cma_V2;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_backStall;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_data_in = bubble_join_i_mul61_ff_rgb24toyv12_c214_ma3_cma_q;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul61_ff_rgb24toyv12_c214_ma3_cma_q),
        .valid_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data(STALLENABLE,3946)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_V0 = SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_backStall = SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and0 = bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and1 = bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_wireValid = bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_and1;

    // SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0(STALLENABLE,3270)
    // Valid signal propagation
    assign SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_V0 = SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_backStall & SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backEN = ~ (SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_v_s_0 = SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backStall = ~ (SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0 <= SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0 & SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_R_v_0 <= SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219(STALLENABLE,2749)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_V0 = SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_backStall = SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_and0 = SE_coalesced_delay_3_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_wireValid = SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_and0;

    // SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data(STALLENABLE,3954)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_V0 = SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_backStall = SE_coalesced_delay_3_0_backStall | ~ (SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and0 = bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and1 = bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and2 = bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and3 = bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and4 = bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_wireValid = bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_and4;

    // SE_coalesced_delay_3_0(STALLENABLE,3440)
    // Valid signal propagation
    assign SE_coalesced_delay_3_0_V0 = SE_coalesced_delay_3_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_3_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_backStall & SE_coalesced_delay_3_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_3_0_backEN = ~ (SE_coalesced_delay_3_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_3_0_v_s_0 = SE_coalesced_delay_3_0_backEN & SE_out_bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_3_0_backStall = ~ (SE_coalesced_delay_3_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_3_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_3_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_3_0_R_v_0 <= SE_coalesced_delay_3_0_R_v_0 & SE_coalesced_delay_3_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_3_0_R_v_0 <= SE_coalesced_delay_3_0_v_s_0;
            end

        end
    end

    // bubble_select_i_mul62_ff_rgb24toyv12_c216_ma3_cma(BITSELECT,2189)
    assign bubble_select_i_mul62_ff_rgb24toyv12_c216_ma3_cma_b = $unsigned(bubble_out_i_mul62_ff_rgb24toyv12_c216_ma3_cma_data_reg_data_out[32:0]);

    // i_mul62_ff_rgb24toyv12_c216_sums_align_1(BITSHIFT,1086)@168
    assign i_mul62_ff_rgb24toyv12_c216_sums_align_1_qint = { bubble_select_i_mul62_ff_rgb24toyv12_c216_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul62_ff_rgb24toyv12_c216_sums_align_1_q = i_mul62_ff_rgb24toyv12_c216_sums_align_1_qint[50:0];

    // bubble_select_i_mul62_ff_rgb24toyv12_c216_im0_cma(BITSELECT,2147)
    assign bubble_select_i_mul62_ff_rgb24toyv12_c216_im0_cma_b = $unsigned(bubble_out_i_mul62_ff_rgb24toyv12_c216_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul62_ff_rgb24toyv12_c216_im8_cma(BITSELECT,2150)
    assign bubble_select_i_mul62_ff_rgb24toyv12_c216_im8_cma_b = $unsigned(bubble_out_i_mul62_ff_rgb24toyv12_c216_im8_cma_data_reg_data_out[35:0]);

    // i_mul62_ff_rgb24toyv12_c216_sums_join_0(BITJOIN,1085)@168
    assign i_mul62_ff_rgb24toyv12_c216_sums_join_0_q = {bubble_select_i_mul62_ff_rgb24toyv12_c216_im0_cma_b, bubble_select_i_mul62_ff_rgb24toyv12_c216_im8_cma_b};

    // i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0(ADD,1088)@168
    assign i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_a = {1'b0, i_mul62_ff_rgb24toyv12_c216_sums_join_0_q};
    assign i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_b = {14'b00000000000000, i_mul62_ff_rgb24toyv12_c216_sums_align_1_q};
    assign i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_o = $unsigned(i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_a) + $unsigned(i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_b);
    assign i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_q = i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x(BITSELECT,675)@168
    assign bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_in = i_mul62_ff_rgb24toyv12_c216_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_b = bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_in[31:0];

    // bubble_select_i_mul64_ff_rgb24toyv12_c218_ma3_cma(BITSELECT,2192)
    assign bubble_select_i_mul64_ff_rgb24toyv12_c218_ma3_cma_b = $unsigned(bubble_out_i_mul64_ff_rgb24toyv12_c218_ma3_cma_data_reg_data_out[32:0]);

    // i_mul64_ff_rgb24toyv12_c218_sums_align_1(BITSHIFT,1101)@168
    assign i_mul64_ff_rgb24toyv12_c218_sums_align_1_qint = { bubble_select_i_mul64_ff_rgb24toyv12_c218_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul64_ff_rgb24toyv12_c218_sums_align_1_q = i_mul64_ff_rgb24toyv12_c218_sums_align_1_qint[50:0];

    // bubble_select_i_mul64_ff_rgb24toyv12_c218_im0_cma(BITSELECT,2153)
    assign bubble_select_i_mul64_ff_rgb24toyv12_c218_im0_cma_b = $unsigned(bubble_out_i_mul64_ff_rgb24toyv12_c218_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul64_ff_rgb24toyv12_c218_im8_cma(BITSELECT,2156)
    assign bubble_select_i_mul64_ff_rgb24toyv12_c218_im8_cma_b = $unsigned(bubble_out_i_mul64_ff_rgb24toyv12_c218_im8_cma_data_reg_data_out[35:0]);

    // i_mul64_ff_rgb24toyv12_c218_sums_join_0(BITJOIN,1100)@168
    assign i_mul64_ff_rgb24toyv12_c218_sums_join_0_q = {bubble_select_i_mul64_ff_rgb24toyv12_c218_im0_cma_b, bubble_select_i_mul64_ff_rgb24toyv12_c218_im8_cma_b};

    // i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0(ADD,1103)@168
    assign i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_a = {1'b0, i_mul64_ff_rgb24toyv12_c218_sums_join_0_q};
    assign i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_b = {14'b00000000000000, i_mul64_ff_rgb24toyv12_c218_sums_align_1_q};
    assign i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_o = $unsigned(i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_a) + $unsigned(i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_b);
    assign i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_q = i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x(BITSELECT,676)@168
    assign bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_in = i_mul64_ff_rgb24toyv12_c218_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_b = bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_in[31:0];

    // join_for_coalesced_delay_3(BITJOIN,1679)
    assign join_for_coalesced_delay_3_q = {bgTrunc_i_mul62_ff_rgb24toyv12_c216_sel_x_b, bgTrunc_i_mul64_ff_rgb24toyv12_c218_sel_x_b};

    // coalesced_delay_3_0(REG,1818)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_3_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_3_0_backEN == 1'b1)
        begin
            coalesced_delay_3_0_q <= $unsigned(join_for_coalesced_delay_3_q);
        end
    end

    // sel_for_coalesced_delay_3(BITSELECT,1680)
    assign sel_for_coalesced_delay_3_b = $unsigned(coalesced_delay_3_0_q[31:0]);
    assign sel_for_coalesced_delay_3_c = $unsigned(coalesced_delay_3_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219(ADD,297)@169
    assign i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_a = {1'b0, sel_for_coalesced_delay_3_c};
    assign i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_b = {1'b0, sel_for_coalesced_delay_3_b};
    assign i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_o = $unsigned(i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_b);
    assign i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_q = i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_sel_x(BITSELECT,678)@169
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_sel_x_b = i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_q[31:0];

    // bubble_select_i_mul61_ff_rgb24toyv12_c214_ma3_cma(BITSELECT,2186)
    assign bubble_select_i_mul61_ff_rgb24toyv12_c214_ma3_cma_b = $unsigned(bubble_out_i_mul61_ff_rgb24toyv12_c214_ma3_cma_data_reg_data_out[32:0]);

    // i_mul61_ff_rgb24toyv12_c214_sums_align_1(BITSHIFT,1071)@168
    assign i_mul61_ff_rgb24toyv12_c214_sums_align_1_qint = { bubble_select_i_mul61_ff_rgb24toyv12_c214_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul61_ff_rgb24toyv12_c214_sums_align_1_q = i_mul61_ff_rgb24toyv12_c214_sums_align_1_qint[50:0];

    // bubble_select_i_mul61_ff_rgb24toyv12_c214_im0_cma(BITSELECT,2141)
    assign bubble_select_i_mul61_ff_rgb24toyv12_c214_im0_cma_b = $unsigned(bubble_out_i_mul61_ff_rgb24toyv12_c214_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul61_ff_rgb24toyv12_c214_im8_cma(BITSELECT,2144)
    assign bubble_select_i_mul61_ff_rgb24toyv12_c214_im8_cma_b = $unsigned(bubble_out_i_mul61_ff_rgb24toyv12_c214_im8_cma_data_reg_data_out[35:0]);

    // i_mul61_ff_rgb24toyv12_c214_sums_join_0(BITJOIN,1070)@168
    assign i_mul61_ff_rgb24toyv12_c214_sums_join_0_q = {bubble_select_i_mul61_ff_rgb24toyv12_c214_im0_cma_b, bubble_select_i_mul61_ff_rgb24toyv12_c214_im8_cma_b};

    // i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0(ADD,1073)@168
    assign i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_a = {1'b0, i_mul61_ff_rgb24toyv12_c214_sums_join_0_q};
    assign i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_b = {14'b00000000000000, i_mul61_ff_rgb24toyv12_c214_sums_align_1_q};
    assign i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_o = $unsigned(i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_a) + $unsigned(i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_b);
    assign i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_q = i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x(BITSELECT,674)@168
    assign bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_in = i_mul61_ff_rgb24toyv12_c214_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b = bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_in[31:0];

    // redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0(REG,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220(ADD,298)@169
    assign i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_a = {1'b0, redist46_bgTrunc_i_mul61_ff_rgb24toyv12_c214_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_o = $unsigned(i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_b);
    assign i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_q = i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x(BITSELECT,679)@169
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b = i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_q[31:0];

    // redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0(REG,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b);
        end
    end

    // rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x(MUX,1394)@170
    assign rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_s or redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q or rightShiftStage0Idx1_uid1387_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid1390_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid1393_i_shr66_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q = redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid1387_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid1390_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid1393_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x(MUX,1405)@170
    assign rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid1398_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid1401_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid1404_i_shr66_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid1395_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid1398_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid1401_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid1404_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_shr66_ff_rgb24toyv12_c0_shift_narrow_x(BITSELECT,852)@170
    assign i_shr66_ff_rgb24toyv12_c0_shift_narrow_x_b = bubble_select_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_b[4:0];

    // rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select(BITSELECT,1526)@170
    assign rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b = i_shr66_ff_rgb24toyv12_c0_shift_narrow_x_b[1:0];
    assign rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c = i_shr66_ff_rgb24toyv12_c0_shift_narrow_x_b[3:2];
    assign rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d = i_shr66_ff_rgb24toyv12_c0_shift_narrow_x_b[4:4];

    // rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x(MUX,1410)@170
    assign rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid1394_i_shr66_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    always @(rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage2Idx1_uid1409_i_shr66_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1_uid1406_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            1'b1 : rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage2Idx1_uid1409_i_shr66_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_add67_ff_rgb24toyv12_c226(ADD,73)@170
    assign i_add67_ff_rgb24toyv12_c226_a = {1'b0, rightShiftStage2_uid1411_i_shr66_ff_rgb24toyv12_c0_shift_x_q};
    assign i_add67_ff_rgb24toyv12_c226_b = {1'b0, c_i32_16294_q};
    assign i_add67_ff_rgb24toyv12_c226_o = $unsigned(i_add67_ff_rgb24toyv12_c226_a) + $unsigned(i_add67_ff_rgb24toyv12_c226_b);
    assign i_add67_ff_rgb24toyv12_c226_q = i_add67_ff_rgb24toyv12_c226_o[32:0];

    // bgTrunc_i_add67_ff_rgb24toyv12_c226_sel_x(BITSELECT,662)@170
    assign bgTrunc_i_add67_ff_rgb24toyv12_c226_sel_x_b = i_add67_ff_rgb24toyv12_c226_q[31:0];

    // SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261(STALLENABLE,2531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid) | SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall) & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid) | SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_StallValid = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg0 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_StallValid & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_toReg1 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_StallValid & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_or0 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_consumed1 & SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V1 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_valid;

    // bubble_join_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo(BITJOIN,2428)
    assign bubble_join_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_q = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_data_out;

    // bubble_select_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo(BITSELECT,2429)
    assign bubble_select_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_b = $unsigned(bubble_join_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_q[0:0]);

    // bubble_join_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo(BITJOIN,2254)
    assign bubble_join_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_q = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_data_out;

    // bubble_select_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo(BITSELECT,2255)
    assign bubble_select_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_b = $unsigned(bubble_join_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_q[0:0]);

    // bubble_join_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo(BITJOIN,2413)
    assign bubble_join_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_q = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_data_out;

    // bubble_select_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo(BITSELECT,2414)
    assign bubble_select_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_b = $unsigned(bubble_join_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_q[30:0]);

    // i_idxprom70_ff_rgb24toyv12_c228_vt_join(BITJOIN,123)@170
    assign i_idxprom70_ff_rgb24toyv12_c228_vt_join_q = {c_i32_0291_q, bubble_select_redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_b, VCC_q};

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1511)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom70_ff_rgb24toyv12_c228_vt_join_q[63:54];
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom70_ff_rgb24toyv12_c228_vt_join_q[53:36];
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom70_ff_rgb24toyv12_c228_vt_join_q[35:18];
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom70_ff_rgb24toyv12_c228_vt_join_q[17:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1464)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1281)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1466)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1280)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1282)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1465)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1278)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1467)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx71_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1279)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1283)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,812)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx71_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx71_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,814)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx71_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // bubble_join_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo(BITJOIN,2269)
    assign bubble_join_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_q = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_data_out;

    // bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo(BITSELECT,2270)
    assign bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_b = $unsigned(bubble_join_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_q[63:0]);

    // i_arrayidx71_ff_rgb24toyv12_c0_add_x(ADD,806)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_b};
    assign i_arrayidx71_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx71_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx71_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx71_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx71_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx71_ff_rgb24toyv12_c0_add_x_q = i_arrayidx71_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx71_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,815)@170
    assign i_arrayidx71_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx71_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261(BLACKBOX,156)@170
    // in in_i_stall@20000000
    // out out_lsu_memdep_104_o_active@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_104_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@201
    // out out_o_writeack@201
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_104_0 thei_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx71_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(bubble_select_redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_b),
        .in_i_predicate(bubble_select_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall),
        .in_i_valid(SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_V0),
        .in_i_writedata(bgTrunc_i_add67_ff_rgb24toyv12_c226_sel_x_b),
        .in_memdep_104_ff_rgb24toyv12_c_avm_readdata(in_memdep_104_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_104_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_104_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_104_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_104_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_104_ff_rgb24toyv12_c_avm_writeack(in_memdep_104_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_104_o_active(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_lsu_memdep_104_o_active),
        .out_memdep_104_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_address),
        .out_memdep_104_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_104_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_104_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_104_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_read),
        .out_memdep_104_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_write),
        .out_memdep_104_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175(STALLENABLE,2727)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_wireValid = i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_valid_out;

    // bubble_join_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo(BITJOIN,2272)
    assign bubble_join_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_q = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_data_out;

    // bubble_select_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo(BITSELECT,2273)
    assign bubble_select_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_b = $unsigned(bubble_join_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175(BLACKBOX,254)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_53@20000000
    // out out_feedback_valid_out_53@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024iA000000Zlace_phi301_push53_0 thei_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175 (
        .in_data_in(bubble_select_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_b),
        .in_feedback_stall_in_53(i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_feedback_stall_out_53),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_backStall),
        .in_valid_in(SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_53(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_out_53),
        .out_feedback_valid_out_53(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_valid_out_53),
        .out_stall_out(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo(STALLENABLE,3309)
    // Valid signal propagation
    assign SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_V0 = SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_backStall = i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_stall_out | ~ (SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_and0 = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out;
    assign SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V37 & SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_and0;

    // redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo(STALLFIFO,1741)
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V1;
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in = SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_backStall;
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_data_in = bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_b;
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in_bitsignaltemp = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in[0];
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in_bitsignaltemp = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in[0];
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out[0] = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out[0] = redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo (
        .valid_in(redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_b),
        .valid_out(redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo(STALLENABLE,3307)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg0 <= '0;
            SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg0 <= SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg0;
            // Successor 1
            SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg1 <= SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed0 = (~ (SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall) & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid) | SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg0;
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed1 = (~ (redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_stall_out) & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid) | SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg1;
    // Consuming
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_StallValid = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_backStall & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid;
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg0 = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_StallValid & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed0;
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_toReg1 = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_StallValid & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_or0 = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed0;
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireStall = ~ (SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_consumed1 & SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_or0);
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_backStall = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V0 = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid & ~ (SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg0);
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V1 = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid & ~ (SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_wireValid = redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222(STALLENABLE,2529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg0 <= SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg1 <= SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed0 = (~ (SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid) | SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed1 = (~ (redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid) | SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_StallValid = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_backStall & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg0 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_StallValid & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_toReg1 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_StallValid & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_or0 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_consumed1 & SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_or0);
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_backStall = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V0 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V1 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_wireValid = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_valid;

    // SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0(STALLENABLE,3269)
    // Valid signal propagation
    assign SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_V0 = SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_s_tv_0 = SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall & SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backEN = ~ (SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_v_s_0 = SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_132_ff_rgb24toyv12_c219_V0;
    // Backward Stall generation
    assign SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backStall = ~ (SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0 <= SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0 & SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_R_v_0 <= SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258(LOGICAL,311)@39
    assign i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_q = bubble_select_redist101_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_36_fifo_b | i_reduction_ff_rgb24toyv12_c_49_ff_rgb24toyv12_c125_q;

    // i_reduction_ff_rgb24toyv12_c_157_ff_rgb24toyv12_c254(LOGICAL,307)@39
    assign i_reduction_ff_rgb24toyv12_c_157_ff_rgb24toyv12_c254_q = i_reduction_ff_rgb24toyv12_c_47_ff_rgb24toyv12_c115_q | i_reduction_ff_rgb24toyv12_c_48_ff_rgb24toyv12_c120_q;

    // i_reduction_ff_rgb24toyv12_c_162_ff_rgb24toyv12_c259(LOGICAL,312)@39
    assign i_reduction_ff_rgb24toyv12_c_162_ff_rgb24toyv12_c259_q = i_reduction_ff_rgb24toyv12_c_157_ff_rgb24toyv12_c254_q | i_reduction_ff_rgb24toyv12_c_161_ff_rgb24toyv12_c258_q;

    // i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250(LOGICAL,303)@39
    assign i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_q = bubble_select_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_b;

    // i_reduction_ff_rgb24toyv12_c_156_ff_rgb24toyv12_c253(LOGICAL,306)@39
    assign i_reduction_ff_rgb24toyv12_c_156_ff_rgb24toyv12_c253_q = i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_q | i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_q;

    // i_reduction_ff_rgb24toyv12_c_159_ff_rgb24toyv12_c256(LOGICAL,309)@39
    assign i_reduction_ff_rgb24toyv12_c_159_ff_rgb24toyv12_c256_q = i_reduction_ff_rgb24toyv12_c_111_ff_rgb24toyv12_c193_q | i_reduction_ff_rgb24toyv12_c_156_ff_rgb24toyv12_c253_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247(BITJOIN,1976)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_q = i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247(BITSELECT,1977)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248(STALLENABLE,2673)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_wireValid = i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_valid_out;

    // bubble_join_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo(BITJOIN,2341)
    assign bubble_join_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_q = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_data_out;

    // bubble_select_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo(BITSELECT,2342)
    assign bubble_select_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_b = $unsigned(bubble_join_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248(BLACKBOX,227)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_64@20000000
    // out out_feedback_valid_out_64@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_0 thei_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248 (
        .in_data_in(bubble_select_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_b),
        .in_feedback_stall_in_64(i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_feedback_stall_out_64),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_backStall),
        .in_valid_in(SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_64(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_out_64),
        .out_feedback_valid_out_64(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_valid_out_64),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo(STALLENABLE,3357)
    // Valid signal propagation
    assign SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_V0 = SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_stall_out | ~ (SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_and0 = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out;
    assign SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V16 & SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_and0;

    // redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo(STALLFIFO,1766)
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V1;
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in = SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_backStall;
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_data_in = bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_b;
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in_bitsignaltemp = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in[0];
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in_bitsignaltemp = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in[0];
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out[0] = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out[0] = redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo (
        .valid_in(redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_b),
        .valid_out(redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo(STALLENABLE,3355)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg0 <= SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg1 <= SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid) | SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed1 = (~ (redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_stall_out) & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid) | SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_StallValid = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_backStall & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid;
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg0 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_StallValid & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed0;
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_toReg1 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_StallValid & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_or0 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed0;
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireStall = ~ (SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_consumed1 & SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_or0);
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_backStall = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V0 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid & ~ (SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V1 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid & ~ (SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_wireValid = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247(STALLENABLE,2579)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_backStall = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_wireValid = i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_valid_out;

    // redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo(STALLFIFO,1765)
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_V0;
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_backStall;
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_b;
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in_bitsignaltemp = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in[0];
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in_bitsignaltemp = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in[0];
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out[0] = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out[0] = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo (
        .valid_in(redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_b),
        .valid_out(redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo(BITJOIN,2338)
    assign bubble_join_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_q = redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_data_out;

    // bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo(BITSELECT,2339)
    assign bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_b = $unsigned(bubble_join_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245(BITJOIN,1973)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_q = i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245(BITSELECT,1974)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_145_ff_rgb24toyv12_c249(LOGICAL,302)@39
    assign i_reduction_ff_rgb24toyv12_c_145_ff_rgb24toyv12_c249_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_b | bubble_select_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242(BITJOIN,1970)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_q = i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242(BITSELECT,1971)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243(STALLENABLE,2669)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_wireValid = i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_valid_out;

    // bubble_join_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo(BITJOIN,2347)
    assign bubble_join_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_q = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_data_out;

    // bubble_select_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo(BITSELECT,2348)
    assign bubble_select_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_b = $unsigned(bubble_join_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243(BLACKBOX,225)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_63@20000000
    // out out_feedback_valid_out_63@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_0 thei_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243 (
        .in_data_in(bubble_select_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_b),
        .in_feedback_stall_in_63(i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_feedback_stall_out_63),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_backStall),
        .in_valid_in(SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_63(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_out_63),
        .out_feedback_valid_out_63(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_valid_out_63),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo(STALLENABLE,3361)
    // Valid signal propagation
    assign SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_V0 = SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_stall_out | ~ (SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_and0 = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out;
    assign SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V14 & SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_and0;

    // redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo(STALLFIFO,1768)
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V1;
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in = SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_backStall;
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_data_in = bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_b;
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in_bitsignaltemp = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in[0];
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in_bitsignaltemp = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in[0];
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out[0] = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out[0] = redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo (
        .valid_in(redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_b),
        .valid_out(redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo(STALLENABLE,3359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg0 <= SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg1 <= SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid) | SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed1 = (~ (redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_stall_out) & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid) | SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_StallValid = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_backStall & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid;
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg0 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_StallValid & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed0;
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_toReg1 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_StallValid & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_or0 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed0;
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireStall = ~ (SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_consumed1 & SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_or0);
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_backStall = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V0 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid & ~ (SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V1 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid & ~ (SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_wireValid = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242(STALLENABLE,2575)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_backStall = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_wireValid = i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_valid_out;

    // redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo(STALLFIFO,1767)
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_V0;
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_backStall;
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_b;
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in_bitsignaltemp = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in[0];
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in_bitsignaltemp = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in[0];
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out[0] = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out[0] = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo (
        .valid_in(redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_b),
        .valid_out(redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo(BITJOIN,2344)
    assign bubble_join_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_q = redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_data_out;

    // bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo(BITSELECT,2345)
    assign bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_b = $unsigned(bubble_join_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240(BITJOIN,1967)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_q = i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240(BITSELECT,1968)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_144_ff_rgb24toyv12_c244(LOGICAL,301)@39
    assign i_reduction_ff_rgb24toyv12_c_144_ff_rgb24toyv12_c244_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_b | bubble_select_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_b;

    // i_reduction_ff_rgb24toyv12_c_154_ff_rgb24toyv12_c252(LOGICAL,305)@39
    assign i_reduction_ff_rgb24toyv12_c_154_ff_rgb24toyv12_c252_q = i_reduction_ff_rgb24toyv12_c_144_ff_rgb24toyv12_c244_q | i_reduction_ff_rgb24toyv12_c_145_ff_rgb24toyv12_c249_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237(BITJOIN,1964)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_q = i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237(BITSELECT,1965)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238(STALLENABLE,2665)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_wireValid = i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_valid_out;

    // bubble_join_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo(BITJOIN,2353)
    assign bubble_join_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_q = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_data_out;

    // bubble_select_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo(BITSELECT,2354)
    assign bubble_select_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_b = $unsigned(bubble_join_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238(BLACKBOX,223)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_62@20000000
    // out out_feedback_valid_out_62@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_0 thei_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238 (
        .in_data_in(bubble_select_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_b),
        .in_feedback_stall_in_62(i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_feedback_stall_out_62),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_backStall),
        .in_valid_in(SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_V0),
        .out_data_out(),
        .out_feedback_out_62(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_out_62),
        .out_feedback_valid_out_62(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_valid_out_62),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo(STALLENABLE,3365)
    // Valid signal propagation
    assign SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_V0 = SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_stall_out | ~ (SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_and0 = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out;
    assign SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V12 & SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_and0;

    // redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo(STALLFIFO,1770)
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V1;
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in = SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_backStall;
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_data_in = bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_b;
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in_bitsignaltemp = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in[0];
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in_bitsignaltemp = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in[0];
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out[0] = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out_bitsignaltemp;
    assign redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out[0] = redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(162),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo (
        .valid_in(redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_b),
        .valid_out(redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo(STALLENABLE,3363)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg0 <= SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg1 <= SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall) & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid) | SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed1 = (~ (redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_stall_out) & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid) | SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_StallValid = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_backStall & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid;
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg0 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_StallValid & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed0;
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_toReg1 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_StallValid & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_or0 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed0;
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireStall = ~ (SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_consumed1 & SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_or0);
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_backStall = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V0 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid & ~ (SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V1 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid & ~ (SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_wireValid = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237(STALLENABLE,2571)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_backStall = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_wireValid = i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_valid_out;

    // redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo(STALLFIFO,1769)
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_V0;
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_backStall;
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_b;
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in_bitsignaltemp = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in[0];
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in_bitsignaltemp = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in[0];
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out[0] = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out[0] = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo (
        .valid_in(redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_b),
        .valid_out(redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo(BITJOIN,2350)
    assign bubble_join_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_q = redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_data_out;

    // bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo(BITSELECT,2351)
    assign bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_b = $unsigned(bubble_join_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235(BITJOIN,1958)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_q = i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235(BITSELECT,1959)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_143_ff_rgb24toyv12_c239(LOGICAL,300)@39
    assign i_reduction_ff_rgb24toyv12_c_143_ff_rgb24toyv12_c239_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_b | bubble_select_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230(BITJOIN,2021)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_q = i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230(BITSELECT,2022)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_142_ff_rgb24toyv12_c234(LOGICAL,299)@39
    assign i_reduction_ff_rgb24toyv12_c_142_ff_rgb24toyv12_c234_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_b;

    // i_reduction_ff_rgb24toyv12_c_153_ff_rgb24toyv12_c251(LOGICAL,304)@39
    assign i_reduction_ff_rgb24toyv12_c_153_ff_rgb24toyv12_c251_q = i_reduction_ff_rgb24toyv12_c_142_ff_rgb24toyv12_c234_q | i_reduction_ff_rgb24toyv12_c_143_ff_rgb24toyv12_c239_q;

    // i_reduction_ff_rgb24toyv12_c_158_ff_rgb24toyv12_c255(LOGICAL,308)@39
    assign i_reduction_ff_rgb24toyv12_c_158_ff_rgb24toyv12_c255_q = i_reduction_ff_rgb24toyv12_c_153_ff_rgb24toyv12_c251_q | i_reduction_ff_rgb24toyv12_c_154_ff_rgb24toyv12_c252_q;

    // i_reduction_ff_rgb24toyv12_c_160_ff_rgb24toyv12_c257(LOGICAL,310)@39
    assign i_reduction_ff_rgb24toyv12_c_160_ff_rgb24toyv12_c257_q = i_reduction_ff_rgb24toyv12_c_158_ff_rgb24toyv12_c255_q | i_reduction_ff_rgb24toyv12_c_159_ff_rgb24toyv12_c256_q;

    // i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260(LOGICAL,313)@39 + 1
    assign i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_qi = i_reduction_ff_rgb24toyv12_c_160_ff_rgb24toyv12_c257_q | i_reduction_ff_rgb24toyv12_c_162_ff_rgb24toyv12_c259_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_delay ( .xin(i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_qi), .xout(i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo(STALLFIFO,1728)
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in = SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_V0;
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in = SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall;
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_data_in = i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q;
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in_bitsignaltemp = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in[0];
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in_bitsignaltemp = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in[0];
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out[0] = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out_bitsignaltemp;
    assign redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out[0] = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(131),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo (
        .valid_in(redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q),
        .valid_out(redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_add69_ff_rgb24toyv12_c227_BitSelect_for_a(BITSELECT,920)@102
    assign i_add69_ff_rgb24toyv12_c227_BitSelect_for_a_b = bubble_select_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_b[31:1];

    // i_add69_ff_rgb24toyv12_c227_join(BITJOIN,921)@102
    assign i_add69_ff_rgb24toyv12_c227_join_q = {i_add69_ff_rgb24toyv12_c227_BitSelect_for_a_b, VCC_q};

    // i_add69_ff_rgb24toyv12_c227_vt_select_31(BITSELECT,77)@102
    assign i_add69_ff_rgb24toyv12_c227_vt_select_31_b = i_add69_ff_rgb24toyv12_c227_join_q[31:1];

    // i_add69_ff_rgb24toyv12_c227_vt_join(BITJOIN,76)@102
    assign i_add69_ff_rgb24toyv12_c227_vt_join_q = {i_add69_ff_rgb24toyv12_c227_vt_select_31_b, VCC_q};

    // i_idxprom70_ff_rgb24toyv12_c228_sel_x(BITSELECT,828)@102
    assign i_idxprom70_ff_rgb24toyv12_c228_sel_x_b = {32'b00000000000000000000000000000000, i_add69_ff_rgb24toyv12_c227_vt_join_q[31:0]};

    // i_idxprom70_ff_rgb24toyv12_c228_vt_select_31(BITSELECT,124)@102
    assign i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b = i_idxprom70_ff_rgb24toyv12_c228_sel_x_b[31:1];

    // redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo(STALLFIFO,1795)
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V0;
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in = SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall;
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_data_in = i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b;
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in_bitsignaltemp = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in[0];
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in_bitsignaltemp = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in[0];
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out[0] = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out_bitsignaltemp;
    assign redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out[0] = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(69),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(31),
        .IMPL("ram")
    ) theredist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo (
        .valid_in(redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_in_bitsignaltemp),
        .data_in(i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b),
        .valid_out(redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo(STALLENABLE,3433)
    // Valid signal propagation
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_V0 = SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_o_stall | ~ (SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and0 = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out;
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and1 = redist130_i_idxprom70_ff_rgb24toyv12_c228_vt_select_31_b_68_fifo_valid_out & SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and0;
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and2 = redist62_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_q_131_fifo_valid_out & SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and1;
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and3 = SE_redist43_bgTrunc_i_reduction_ff_rgb24toyv12_c_133_ff_rgb24toyv12_c220_sel_x_b_1_0_V0 & SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and2;
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and4 = SE_out_i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_V0 & SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and3;
    assign SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_wireValid = SE_out_redist70_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_168_fifo_V0 & SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_and4;

    // redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo(STALLFIFO,1813)
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V1;
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in = SE_out_redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_backStall;
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_data_in = redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q;
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in_bitsignaltemp = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in[0];
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in_bitsignaltemp = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in[0];
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out[0] = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out_bitsignaltemp;
    assign redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out[0] = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo (
        .valid_in(redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_in_bitsignaltemp),
        .stall_in(redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_in_bitsignaltemp),
        .data_in(redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_q),
        .valid_out(redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_valid_out_bitsignaltemp),
        .stall_out(redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out_bitsignaltemp),
        .data_out(redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221(STALLENABLE,2511)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_backStall = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and0 = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and1 = SE_redist63_i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_wireValid = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_and1;

    // SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4(STALLENABLE,3431)
    // Valid signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0;
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_V1 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1;
    // Stall signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift243_ff_rgb24toyv12_c221_backStall & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0;
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_1 = redist140_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_167_fifo_stall_out & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1;
    // Backward Enable generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_or0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_0;
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_1 | SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_v_s_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_V0;
    // Backward Stall generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backStall = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0 <= 1'b0;
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_0;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_v_s_0;
            end

            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_s_tv_1;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_R_v_1 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_v_s_0;
            end

        end
    end

    // SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3(STALLENABLE,3430)
    // Valid signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_V0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0;
    // Stall signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_s_tv_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_4_backStall & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0;
    // Backward Enable generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backEN = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_v_s_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backEN & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_V0;
    // Backward Stall generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backStall = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_s_tv_0;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_v_s_0;
            end

        end
    end

    // SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2(STALLENABLE,3429)
    // Valid signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_V0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0;
    // Stall signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_s_tv_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_3_backStall & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0;
    // Backward Enable generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backEN = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_v_s_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backEN & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_V0;
    // Backward Stall generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backStall = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_s_tv_0;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_v_s_0;
            end

        end
    end

    // SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1(STALLENABLE,3428)
    // Valid signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_V0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0;
    // Stall signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_s_tv_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_2_backStall & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0;
    // Backward Enable generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backEN = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_v_s_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backEN & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V0;
    // Backward Stall generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backStall = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_s_tv_0;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_v_s_0;
            end

        end
    end

    // SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0(STALLENABLE,3427)
    // Valid signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0;
    // Stall signal propagation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_s_tv_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_1_backStall & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0;
    // Backward Enable generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_v_s_0 = SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN & SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V;
    // Backward Stall generation
    assign SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall = ~ (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backEN == 1'b0)
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0 & SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_s_tv_0;
            end
            else
            begin
                SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_R_v_0 <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_v_s_0;
            end

        end
    end

    // SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0(STALLREG,4343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid <= 1'b0;
            SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid <= SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall & (SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid | SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_i_valid);

            if (SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_data0 <= $unsigned(bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_i_valid = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall = SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid | ~ (SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_i_valid);

    // Valid
    assign SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_V = SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid == 1'b1 ? SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid : SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_i_valid;

    assign SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_D0 = SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_valid == 1'b1 ? SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_r_data0 : bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b;

    // c_i32_4297(CONSTANT,42)
    assign c_i32_4297_q = $unsigned(32'b00000000000000000000000000000100);

    // bubble_join_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo(BITJOIN,2263)
    assign bubble_join_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_q = redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_data_out;

    // bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo(BITSELECT,2264)
    assign bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_b = $unsigned(bubble_join_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_q[31:0]);

    // i_add54_ff_rgb24toyv12_c201(ADD,65)@132
    assign i_add54_ff_rgb24toyv12_c201_a = {1'b0, bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_b};
    assign i_add54_ff_rgb24toyv12_c201_b = {1'b0, c_i32_4297_q};
    assign i_add54_ff_rgb24toyv12_c201_o = $unsigned(i_add54_ff_rgb24toyv12_c201_a) + $unsigned(i_add54_ff_rgb24toyv12_c201_b);
    assign i_add54_ff_rgb24toyv12_c201_q = i_add54_ff_rgb24toyv12_c201_o[32:0];

    // bgTrunc_i_add54_ff_rgb24toyv12_c201_sel_x(BITSELECT,660)@132
    assign bgTrunc_i_add54_ff_rgb24toyv12_c201_sel_x_b = i_add54_ff_rgb24toyv12_c201_q[31:0];

    // i_add54_ff_rgb24toyv12_c201_vt_select_31(BITSELECT,68)@132
    assign i_add54_ff_rgb24toyv12_c201_vt_select_31_b = bgTrunc_i_add54_ff_rgb24toyv12_c201_sel_x_b[31:1];

    // redist141_i_add54_ff_rgb24toyv12_c201_vt_select_31_b_1_0(REG,1814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_i_add54_ff_rgb24toyv12_c201_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist141_i_add54_ff_rgb24toyv12_c201_vt_select_31_b_1_0_q <= $unsigned(i_add54_ff_rgb24toyv12_c201_vt_select_31_b);
        end
    end

    // i_add54_ff_rgb24toyv12_c201_vt_join(BITJOIN,67)@133
    assign i_add54_ff_rgb24toyv12_c201_vt_join_q = {redist141_i_add54_ff_rgb24toyv12_c201_vt_select_31_b_1_0_q, GND_q};

    // i_idxprom55_ff_rgb24toyv12_c202_sel_x(BITSELECT,826)@133
    assign i_idxprom55_ff_rgb24toyv12_c202_sel_x_b = {32'b00000000000000000000000000000000, i_add54_ff_rgb24toyv12_c201_vt_join_q[31:0]};

    // i_idxprom55_ff_rgb24toyv12_c202_vt_select_31(BITSELECT,114)@133
    assign i_idxprom55_ff_rgb24toyv12_c202_vt_select_31_b = i_idxprom55_ff_rgb24toyv12_c202_sel_x_b[31:1];

    // i_idxprom55_ff_rgb24toyv12_c202_vt_join(BITJOIN,113)@133
    assign i_idxprom55_ff_rgb24toyv12_c202_vt_join_q = {c_i32_0291_q, i_idxprom55_ff_rgb24toyv12_c202_vt_select_31_b, GND_q};

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1509)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom55_ff_rgb24toyv12_c202_vt_join_q[63:54];
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom55_ff_rgb24toyv12_c202_vt_join_q[53:36];
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom55_ff_rgb24toyv12_c202_vt_join_q[35:18];
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom55_ff_rgb24toyv12_c202_vt_join_q[17:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1456)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1245)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1458)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1244)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1246)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1457)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1242)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1459)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx56_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1243)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1247)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,792)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx56_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx56_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,794)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx56_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_add_x(ADD,786)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b};
    assign i_arrayidx56_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx56_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx56_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx56_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx56_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx56_ff_rgb24toyv12_c0_add_x_q = i_arrayidx56_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx56_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,795)@133
    assign i_arrayidx56_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx56_ff_rgb24toyv12_c0_add_x_q[63:0];

    // c_i32_5298(CONSTANT,43)
    assign c_i32_5298_q = $unsigned(32'b00000000000000000000000000000101);

    // i_add58_ff_rgb24toyv12_c207(ADD,69)@132
    assign i_add58_ff_rgb24toyv12_c207_a = {1'b0, bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_b};
    assign i_add58_ff_rgb24toyv12_c207_b = {1'b0, c_i32_5298_q};
    assign i_add58_ff_rgb24toyv12_c207_o = $unsigned(i_add58_ff_rgb24toyv12_c207_a) + $unsigned(i_add58_ff_rgb24toyv12_c207_b);
    assign i_add58_ff_rgb24toyv12_c207_q = i_add58_ff_rgb24toyv12_c207_o[32:0];

    // bgTrunc_i_add58_ff_rgb24toyv12_c207_sel_x(BITSELECT,661)@132
    assign bgTrunc_i_add58_ff_rgb24toyv12_c207_sel_x_b = i_add58_ff_rgb24toyv12_c207_q[31:0];

    // i_add58_ff_rgb24toyv12_c207_vt_select_31(BITSELECT,72)@132
    assign i_add58_ff_rgb24toyv12_c207_vt_select_31_b = bgTrunc_i_add58_ff_rgb24toyv12_c207_sel_x_b[31:1];

    // i_add58_ff_rgb24toyv12_c207_vt_join(BITJOIN,71)@132
    assign i_add58_ff_rgb24toyv12_c207_vt_join_q = {i_add58_ff_rgb24toyv12_c207_vt_select_31_b, VCC_q};

    // i_idxprom59_ff_rgb24toyv12_c208_sel_x(BITSELECT,827)@132
    assign i_idxprom59_ff_rgb24toyv12_c208_sel_x_b = {32'b00000000000000000000000000000000, i_add58_ff_rgb24toyv12_c207_vt_join_q[31:0]};

    // i_idxprom59_ff_rgb24toyv12_c208_vt_select_31(BITSELECT,119)@132
    assign i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b = i_idxprom59_ff_rgb24toyv12_c208_sel_x_b[31:1];

    // redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0(REG,1796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_q <= $unsigned(i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b);
        end
    end

    // i_idxprom59_ff_rgb24toyv12_c208_vt_join(BITJOIN,118)@133
    assign i_idxprom59_ff_rgb24toyv12_c208_vt_join_q = {c_i32_0291_q, redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_q, VCC_q};

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1510)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom59_ff_rgb24toyv12_c208_vt_join_q[63:54];
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom59_ff_rgb24toyv12_c208_vt_join_q[53:36];
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom59_ff_rgb24toyv12_c208_vt_join_q[35:18];
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom59_ff_rgb24toyv12_c208_vt_join_q[17:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1460)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1263)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1462)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1262)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1264)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1461)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1260)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1463)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx60_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1261)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1265)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,802)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx60_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx60_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,804)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx60_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_add_x(ADD,796)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b};
    assign i_arrayidx60_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx60_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx60_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx60_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx60_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx60_ff_rgb24toyv12_c0_add_x_q = i_arrayidx60_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx60_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,805)@133
    assign i_arrayidx60_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx60_ff_rgb24toyv12_c0_add_x_q[63:0];

    // c_i32_3296(CONSTANT,41)
    assign c_i32_3296_q = $unsigned(32'b00000000000000000000000000000011);

    // i_add50_ff_rgb24toyv12_c188(ADD,61)@132
    assign i_add50_ff_rgb24toyv12_c188_a = {1'b0, bubble_select_redist68_i_mul_add238_ff_rgb24toyv12_c14_vt_join_q_130_fifo_b};
    assign i_add50_ff_rgb24toyv12_c188_b = {1'b0, c_i32_3296_q};
    assign i_add50_ff_rgb24toyv12_c188_o = $unsigned(i_add50_ff_rgb24toyv12_c188_a) + $unsigned(i_add50_ff_rgb24toyv12_c188_b);
    assign i_add50_ff_rgb24toyv12_c188_q = i_add50_ff_rgb24toyv12_c188_o[32:0];

    // bgTrunc_i_add50_ff_rgb24toyv12_c188_sel_x(BITSELECT,659)@132
    assign bgTrunc_i_add50_ff_rgb24toyv12_c188_sel_x_b = i_add50_ff_rgb24toyv12_c188_q[31:0];

    // i_add50_ff_rgb24toyv12_c188_vt_select_31(BITSELECT,64)@132
    assign i_add50_ff_rgb24toyv12_c188_vt_select_31_b = bgTrunc_i_add50_ff_rgb24toyv12_c188_sel_x_b[31:1];

    // i_add50_ff_rgb24toyv12_c188_vt_join(BITJOIN,63)@132
    assign i_add50_ff_rgb24toyv12_c188_vt_join_q = {i_add50_ff_rgb24toyv12_c188_vt_select_31_b, VCC_q};

    // i_idxprom51_ff_rgb24toyv12_c189_sel_x(BITSELECT,825)@132
    assign i_idxprom51_ff_rgb24toyv12_c189_sel_x_b = {32'b00000000000000000000000000000000, i_add50_ff_rgb24toyv12_c188_vt_join_q[31:0]};

    // i_idxprom51_ff_rgb24toyv12_c189_vt_select_31(BITSELECT,109)@132
    assign i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b = i_idxprom51_ff_rgb24toyv12_c189_sel_x_b[31:1];

    // redist132_i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b_1_0(REG,1797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist132_i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b_1_0_q <= $unsigned(i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b);
        end
    end

    // i_idxprom51_ff_rgb24toyv12_c189_vt_join(BITJOIN,108)@133
    assign i_idxprom51_ff_rgb24toyv12_c189_vt_join_q = {c_i32_0291_q, redist132_i_idxprom51_ff_rgb24toyv12_c189_vt_select_31_b_1_0_q, VCC_q};

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,1508)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom51_ff_rgb24toyv12_c189_vt_join_q[63:54];
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom51_ff_rgb24toyv12_c189_vt_join_q[53:36];
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom51_ff_rgb24toyv12_c189_vt_join_q[35:18];
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom51_ff_rgb24toyv12_c189_vt_join_q[17:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,1452)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,1227)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,1454)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,1226)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,1228)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,1453)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,1224)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,1455)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx52_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,1225)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,1229)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,782)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx12_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx52_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx52_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,784)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx52_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_add_x(ADD,776)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_b};
    assign i_arrayidx52_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx52_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx52_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx52_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx52_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx52_ff_rgb24toyv12_c0_add_x_q = i_arrayidx52_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx52_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,785)@133
    assign i_arrayidx52_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx52_ff_rgb24toyv12_c0_add_x_q[63:0];

    // SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join(STALLREG,4347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid <= 1'b0;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data1 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data2 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data3 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data4 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data5 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data6 <= 1'bx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data7 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data8 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid <= SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall & (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid | SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_i_valid);

            if (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data0 <= i_arrayidx52_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data1 <= i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data2 <= i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data3 <= i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data4 <= $unsigned(bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b);
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data5 <= $unsigned(bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b);
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data6 <= $unsigned(bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b);
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data7 <= i_arrayidx60_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
                SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data8 <= i_arrayidx56_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and0 = SE_redist131_i_idxprom59_ff_rgb24toyv12_c208_vt_select_31_b_1_0_V0;
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and1 = SE_out_redist76_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_131_fifo_V0 & SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and0;
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and2 = SE_out_redist64_i_reduction_ff_rgb24toyv12_c_114_ff_rgb24toyv12_c196_q_93_fifo_V0 & SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and1;
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_i_valid = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V0 & SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_and2;
    // Stall signal propagation
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid | ~ (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_i_valid);

    // Valid
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_V = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid : SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_i_valid;

    // Data0
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D0 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data0 : i_arrayidx52_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D1 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data1 : i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
    // Data2
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D2 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data2 : i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
    // Data3
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D3 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data3 : i_reduction_ff_rgb24toyv12_c_115_ff_rgb24toyv12_c197_q;
    // Data4
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D4 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data4 : bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b;
    // Data5
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D5 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data5 : bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b;
    // Data6
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D6 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data6 : bubble_select_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_b;
    // Data7
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D7 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data7 : i_arrayidx60_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    // Data8
    assign SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_D8 = SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_valid == 1'b1 ? SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_r_data8 : i_arrayidx56_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;

    // SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo(STALLENABLE,3426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg0 <= '0;
            SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg0 <= SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg0;
            // Successor 1
            SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg1 <= SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed0 = (~ (SR_SE_i_idxprom51_ff_rgb24toyv12_c189_vt_join_backStall) & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid) | SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg0;
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed1 = (~ (SR_SE_redist139_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_135_0_backStall) & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid) | SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg1;
    // Consuming
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_StallValid = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_backStall & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid;
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg0 = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_StallValid & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed0;
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_toReg1 = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_StallValid & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_or0 = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed0;
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireStall = ~ (SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_consumed1 & SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_or0);
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_backStall = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V0 = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid & ~ (SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg0);
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_V1 = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid & ~ (SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_wireValid = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out;

    // redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo(STALLFIFO,1807)
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V1;
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in = SE_out_redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_backStall;
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_data_in = bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_b;
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in_bitsignaltemp = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in[0];
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in_bitsignaltemp = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in[0];
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out[0] = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out_bitsignaltemp;
    assign redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out[0] = redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo (
        .valid_in(redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_b),
        .valid_out(redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo(STALLENABLE,3300)
    // Valid signal propagation
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_V0 = SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_stall | ~ (SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and0 = redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_valid_out;
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and1 = SE_out_redist57_i_unnamed_ff_rgb24toyv12_c12_vt_join_q_100_fifo_V1 & SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and0;
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and2 = SE_out_redist69_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_100_fifo_V0 & SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and1;
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and3 = redist1_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_q_62_fifo_valid_out & SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and2;
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_V0 & SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and3;
    assign SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_wireValid = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V0 & SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_and4;

    // SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo(STALLENABLE,3424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg0 <= '0;
            SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg0 <= SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg1 <= SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed0 = (~ (SE_out_redist66_i_reduction_ff_rgb24toyv12_c_106_ff_rgb24toyv12_c184_q_62_fifo_backStall) & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid) | SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg0;
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed1 = (~ (redist138_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_130_fifo_stall_out) & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid) | SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg1;
    // Consuming
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_StallValid = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_backStall & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid;
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg0 = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_StallValid & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed0;
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_toReg1 = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_StallValid & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_or0 = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed0;
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireStall = ~ (SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_consumed1 & SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_or0);
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_backStall = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V0 = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid & ~ (SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg0);
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_V1 = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid & ~ (SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_wireValid = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out;

    // redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo(STALLFIFO,1806)
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V1;
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in = SE_out_redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_backStall;
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_data_in = bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_b;
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in_bitsignaltemp = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in[0];
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in_bitsignaltemp = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in[0];
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out[0] = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out_bitsignaltemp;
    assign redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out[0] = redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo (
        .valid_in(redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_b),
        .valid_out(redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo(STALLENABLE,3284)
    // Valid signal propagation
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_V0 = SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_stall | ~ (SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and0 = redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_valid_out;
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and1 = redist11_i_arrayidx45_ff_rgb24toyv12_c0_trunc_sel_x_b_31_fifo_valid_out & SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and0;
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and2 = redist0_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_q_31_fifo_valid_out & SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and1;
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and3 = SE_out_redist72_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_69_fifo_V0 & SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and2;
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_V0 & SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and3;
    assign SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_wireValid = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V0 & SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_and4;

    // SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo(STALLENABLE,3422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg0 <= '0;
            SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg0 <= SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg0;
            // Successor 1
            SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg1 <= SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed0 = (~ (SE_out_redist59_i_reduction_ff_rgb24toyv12_c_85_ff_rgb24toyv12_c169_q_31_fifo_backStall) & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid) | SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg0;
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed1 = (~ (redist137_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_99_fifo_stall_out) & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid) | SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg1;
    // Consuming
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_StallValid = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_backStall & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid;
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg0 = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_StallValid & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed0;
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_toReg1 = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_StallValid & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_or0 = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed0;
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireStall = ~ (SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_consumed1 & SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_or0);
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_backStall = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V0 = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid & ~ (SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg0);
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_V1 = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid & ~ (SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_wireValid = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out;

    // redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo(STALLFIFO,1805)
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V1;
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in = SE_out_redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_backStall;
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_data_in = bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_b;
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in_bitsignaltemp = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in[0];
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in_bitsignaltemp = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in[0];
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out[0] = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out_bitsignaltemp;
    assign redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out[0] = redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo (
        .valid_in(redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_b),
        .valid_out(redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x(STALLENABLE,3079)
    // Valid signal propagation
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_wireValid;
    // Backward Stall generation
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_stall | ~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and0 = SE_redist40_bgTrunc_i_reduction_ff_rgb24toyv12_c_41_ff_rgb24toyv12_c87_sel_x_b_1_0_V0;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and1 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V4 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and0;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and2 = SE_out_redist78_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_38_fifo_V1 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and1;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and3 = SE_out_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_V0 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and2;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and4 = SE_i_reduction_ff_rgb24toyv12_c_59_ff_rgb24toyv12_c135_V0 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and3;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi76_pop46_ff_rgb24toyv12_c136_V1 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and4;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and6 = SE_out_i_llvm_fpga_pop_i1_memdep_phi97_pop49_ff_rgb24toyv12_c141_V1 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and5;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop48_ff_rgb24toyv12_c139_V1 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and6;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and8 = SE_out_redist125_i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_data_out_37_fifo_V1 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and7;
    assign SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_wireValid = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V0 & SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_and8;

    // SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo(STALLENABLE,3420)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg0 <= '0;
            SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg0 <= SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg0;
            // Successor 1
            SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg1 <= SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid) | SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg0;
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed1 = (~ (redist136_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_68_fifo_stall_out) & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid) | SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_StallValid = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_backStall & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid;
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg0 = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_StallValid & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed0;
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_toReg1 = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_StallValid & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_or0 = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed0;
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireStall = ~ (SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_consumed1 & SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_or0);
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_backStall = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V0 = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid & ~ (SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg0);
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_V1 = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid & ~ (SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_wireValid = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out;

    // redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo(STALLFIFO,1804)
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V1;
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in = SE_out_redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_backStall;
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_data_in = redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q;
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in_bitsignaltemp = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in[0];
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in_bitsignaltemp = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in[0];
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out[0] = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out_bitsignaltemp;
    assign redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out[0] = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo (
        .valid_in(redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_in_bitsignaltemp),
        .data_in(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q),
        .valid_out(redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3(STALLENABLE,3417)
    // Valid signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_s_tv_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backStall & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_v_s_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN & SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V;
    // Backward Stall generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backStall = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_v_s_0;
            end

        end
    end

    // SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4(STALLENABLE,3418)
    // Valid signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0;
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V1 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1;
    // Stall signal propagation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_backStall & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0;
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_1 = redist135_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_37_fifo_stall_out & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1;
    // Backward Enable generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_or0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_0;
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_1 | SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_v_s_0 = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_V0;
    // Backward Stall generation
    assign SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backStall = ~ (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0 <= 1'b0;
            SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_0 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_v_s_0;
            end

            if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN == 1'b0)
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1 & SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_s_tv_1;
            end
            else
            begin
                SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_R_v_1 <= SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_v_s_0;
            end

        end
    end

    // SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4(STALLENABLE,3282)
    // Valid signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_backStall & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_v_s_0 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN & SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V;
    // Backward Stall generation
    assign SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backStall = ~ (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN == 1'b0)
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0 & SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_R_v_0 <= SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6(STALLENABLE,3790)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65(BLACKBOX,147)@8
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_0 thei_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65(STALLENABLE,2513)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_backStall = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and0 = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and1 = SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_wireValid = SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_and1;

    // redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3(REG,1802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_backEN == 1'b1)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_q <= $unsigned(SR_SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_D0);
        end
    end

    // redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4(REG,1803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_backEN == 1'b1)
        begin
            redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q <= $unsigned(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_3_q);
        end
    end

    // redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4(REG,1724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_backEN == 1'b1)
        begin
            redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_q <= $unsigned(SR_SE_redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_D0);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65(BITJOIN,1874)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_q = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65(BITSELECT,1875)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_q[63:0]);

    // i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66(BLACKBOX,151)@8
    // in in_i_stall@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm344_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@40
    // out out_o_stall@20000000
    // out out_o_valid@40
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm344_0 thei_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_b),
        .in_i_dependence(redist58_i_reduction_ff_rgb24toyv12_c_8_ff_rgb24toyv12_c43_q_5_4_q),
        .in_i_predicate(redist134_i_first_cleanup274_xor_or_ff_rgb24toyv12_c44_q_5_4_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift244_ff_rgb24toyv12_c65_V0),
        .in_lm344_ff_rgb24toyv12_c_avm_readdata(in_lm344_ff_rgb24toyv12_c_avm_readdata),
        .in_lm344_ff_rgb24toyv12_c_avm_readdatavalid(in_lm344_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm344_ff_rgb24toyv12_c_avm_waitrequest(in_lm344_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm344_ff_rgb24toyv12_c_avm_writeack(in_lm344_ff_rgb24toyv12_c_avm_writeack),
        .out_lm344_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_address),
        .out_lm344_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm344_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm344_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_enable),
        .out_lm344_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_read),
        .out_lm344_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_write),
        .out_lm344_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66(BITJOIN,1886)
    assign bubble_join_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_q = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66(BITSELECT,1887)
    assign bubble_select_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_q[31:0]);

    // i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x(BITSELECT,833)@40
    assign i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b = bubble_select_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_b[0:0];

    // SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66(STALLENABLE,2521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg0 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg1 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg2 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg3 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg4 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg5 <= SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid1295_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed1 = (~ (SR_SE_rightShiftStage2_uid1321_i_shr26_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed2 = (~ (SE_rightShiftStage0Idx1Rng1_uid1325_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed3 = (~ (SR_SE_rightShiftStage2_uid1351_i_shr33_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg3;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed4 = (~ (SE_rightShiftStage0Idx1Rng1_uid1355_i_shr40_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg4;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed5 = (~ (redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid) | SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg5;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_backStall & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg0 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg1 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg2 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg3 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed3;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg4 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed4;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_toReg5 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_StallValid & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed5;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or0 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or1 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed1 & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or0;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or2 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed2 & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or1;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or3 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed3 & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or2;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or4 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed4 & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or3;
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_consumed5 & SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_or4);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_backStall = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V0 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V1 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V2 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V3 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg3);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V4 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg4);
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V5 = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_wireValid = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_o_valid;

    // redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo(STALLFIFO,1699)
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_V5;
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in = SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_backStall;
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_data_in = i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b;
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in_bitsignaltemp = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in[0];
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in_bitsignaltemp = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in[0];
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out[0] = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out_bitsignaltemp;
    assign redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out[0] = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo (
        .valid_in(redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b),
        .valid_out(redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo(STALLENABLE,3247)
    // Valid signal propagation
    assign SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_V0 = SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_stall_out | ~ (SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_and0 = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_valid_out;
    assign SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V15 & SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246(STALLENABLE,2671)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_wireValid = i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_valid_out;

    // bubble_join_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo(BITJOIN,2212)
    assign bubble_join_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_q = redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_data_out;

    // bubble_select_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo(BITSELECT,2213)
    assign bubble_select_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_b = $unsigned(bubble_join_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246(BLACKBOX,226)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_42@20000000
    // out out_feedback_valid_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi25_push42_0 thei_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246 (
        .in_data_in(bubble_select_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_b),
        .in_feedback_stall_in_42(i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_feedback_stall_out_42),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_backStall),
        .in_valid_in(SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_V0),
        .out_data_out(),
        .out_feedback_out_42(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_out_42),
        .out_feedback_valid_out_42(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_valid_out_42),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245(BLACKBOX,179)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi25_pop42_0 thei_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b),
        .in_feedback_in_42(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_out_42),
        .in_feedback_valid_in_42(i_llvm_fpga_push_i1_memdep_phi25_push42_ff_rgb24toyv12_c246_out_feedback_valid_out_42),
        .in_predicate(GND_q),
        .in_stall_in(SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall),
        .in_valid_in(SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_data_out),
        .out_feedback_stall_out_42(i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_feedback_stall_out_42),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240(BLACKBOX,177)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi22_pop41_0 thei_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b),
        .in_feedback_in_41(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_out_41),
        .in_feedback_valid_in_41(i_llvm_fpga_push_i1_memdep_phi22_push41_ff_rgb24toyv12_c241_out_feedback_valid_out_41),
        .in_predicate(GND_q),
        .in_stall_in(SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall),
        .in_valid_in(SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_data_out),
        .out_feedback_stall_out_41(i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_feedback_stall_out_41),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235(BLACKBOX,174)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi19_pop40_0 thei_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b),
        .in_feedback_in_40(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_out_40),
        .in_feedback_valid_in_40(i_llvm_fpga_push_i1_memdep_phi19_push40_ff_rgb24toyv12_c236_out_feedback_valid_out_40),
        .in_predicate(GND_q),
        .in_stall_in(SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall),
        .in_valid_in(SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_data_out),
        .out_feedback_stall_out_40(i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_feedback_stall_out_40),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0(STALLREG,4338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid <= 1'b0;
            SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid <= SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall & (SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid | SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_i_valid);

            if (SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_data0 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_i_valid = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall = SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid | ~ (SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_i_valid);

    // Valid
    assign SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V = SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid == 1'b1 ? SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid : SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_i_valid;

    assign SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_D0 = SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_valid == 1'b1 ? SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_r_data0 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,2431)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,2432)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[12:0]);

    // sel_for_coalesced_delay_1(BITSELECT,1674)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[0:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[1:1]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[2:2]);
    assign sel_for_coalesced_delay_1_e = $unsigned(bubble_select_coalesced_delay_1_fifo_b[3:3]);
    assign sel_for_coalesced_delay_1_f = $unsigned(bubble_select_coalesced_delay_1_fifo_b[4:4]);
    assign sel_for_coalesced_delay_1_g = $unsigned(bubble_select_coalesced_delay_1_fifo_b[5:5]);
    assign sel_for_coalesced_delay_1_h = $unsigned(bubble_select_coalesced_delay_1_fifo_b[6:6]);
    assign sel_for_coalesced_delay_1_i = $unsigned(bubble_select_coalesced_delay_1_fifo_b[7:7]);
    assign sel_for_coalesced_delay_1_j = $unsigned(bubble_select_coalesced_delay_1_fifo_b[8:8]);
    assign sel_for_coalesced_delay_1_k = $unsigned(bubble_select_coalesced_delay_1_fifo_b[9:9]);
    assign sel_for_coalesced_delay_1_l = $unsigned(bubble_select_coalesced_delay_1_fifo_b[10:10]);
    assign sel_for_coalesced_delay_1_m = $unsigned(bubble_select_coalesced_delay_1_fifo_b[11:11]);
    assign sel_for_coalesced_delay_1_n = $unsigned(bubble_select_coalesced_delay_1_fifo_b[12:12]);

    // SR_SE_out_coalesced_delay_1_fifo(STALLREG,4339)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_coalesced_delay_1_fifo_r_valid <= 1'b0;
            SR_SE_out_coalesced_delay_1_fifo_r_data0 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data1 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data2 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data3 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data4 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data5 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data6 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data7 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data8 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data9 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data10 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data11 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data12 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data13 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data14 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data15 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data16 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data17 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data18 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data19 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data20 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data21 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data22 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data23 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data24 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data25 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_coalesced_delay_1_fifo_r_valid <= SE_out_coalesced_delay_1_fifo_backStall & (SR_SE_out_coalesced_delay_1_fifo_r_valid | SR_SE_out_coalesced_delay_1_fifo_i_valid);

            if (SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_coalesced_delay_1_fifo_r_data0 <= $unsigned(sel_for_coalesced_delay_1_g);
                SR_SE_out_coalesced_delay_1_fifo_r_data1 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data2 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data3 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data4 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data5 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data6 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data7 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data8 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data9 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data10 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data11 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data12 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data13 <= $unsigned(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data14 <= $unsigned(sel_for_coalesced_delay_1_h);
                SR_SE_out_coalesced_delay_1_fifo_r_data15 <= $unsigned(sel_for_coalesced_delay_1_i);
                SR_SE_out_coalesced_delay_1_fifo_r_data16 <= $unsigned(sel_for_coalesced_delay_1_j);
                SR_SE_out_coalesced_delay_1_fifo_r_data17 <= $unsigned(sel_for_coalesced_delay_1_k);
                SR_SE_out_coalesced_delay_1_fifo_r_data18 <= $unsigned(sel_for_coalesced_delay_1_l);
                SR_SE_out_coalesced_delay_1_fifo_r_data19 <= $unsigned(sel_for_coalesced_delay_1_m);
                SR_SE_out_coalesced_delay_1_fifo_r_data20 <= $unsigned(sel_for_coalesced_delay_1_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data21 <= $unsigned(sel_for_coalesced_delay_1_n);
                SR_SE_out_coalesced_delay_1_fifo_r_data22 <= $unsigned(sel_for_coalesced_delay_1_c);
                SR_SE_out_coalesced_delay_1_fifo_r_data23 <= $unsigned(sel_for_coalesced_delay_1_d);
                SR_SE_out_coalesced_delay_1_fifo_r_data24 <= $unsigned(sel_for_coalesced_delay_1_e);
                SR_SE_out_coalesced_delay_1_fifo_r_data25 <= $unsigned(sel_for_coalesced_delay_1_f);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_coalesced_delay_1_fifo_and0 = coalesced_delay_1_fifo_valid_out;
    assign SR_SE_out_coalesced_delay_1_fifo_i_valid = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V0 & SR_SE_out_coalesced_delay_1_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_coalesced_delay_1_fifo_backStall = SR_SE_out_coalesced_delay_1_fifo_r_valid | ~ (SR_SE_out_coalesced_delay_1_fifo_i_valid);

    // Valid
    assign SR_SE_out_coalesced_delay_1_fifo_V = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_valid : SR_SE_out_coalesced_delay_1_fifo_i_valid;

    // Data0
    assign SR_SE_out_coalesced_delay_1_fifo_D0 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data0 : sel_for_coalesced_delay_1_g;
    // Data1
    assign SR_SE_out_coalesced_delay_1_fifo_D1 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data1 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data2
    assign SR_SE_out_coalesced_delay_1_fifo_D2 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data2 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data3
    assign SR_SE_out_coalesced_delay_1_fifo_D3 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data3 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data4
    assign SR_SE_out_coalesced_delay_1_fifo_D4 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data4 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data5
    assign SR_SE_out_coalesced_delay_1_fifo_D5 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data5 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data6
    assign SR_SE_out_coalesced_delay_1_fifo_D6 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data6 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data7
    assign SR_SE_out_coalesced_delay_1_fifo_D7 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data7 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data8
    assign SR_SE_out_coalesced_delay_1_fifo_D8 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data8 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data9
    assign SR_SE_out_coalesced_delay_1_fifo_D9 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data9 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data10
    assign SR_SE_out_coalesced_delay_1_fifo_D10 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data10 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data11
    assign SR_SE_out_coalesced_delay_1_fifo_D11 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data11 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data12
    assign SR_SE_out_coalesced_delay_1_fifo_D12 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data12 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data13
    assign SR_SE_out_coalesced_delay_1_fifo_D13 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data13 : bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b;
    // Data14
    assign SR_SE_out_coalesced_delay_1_fifo_D14 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data14 : sel_for_coalesced_delay_1_h;
    // Data15
    assign SR_SE_out_coalesced_delay_1_fifo_D15 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data15 : sel_for_coalesced_delay_1_i;
    // Data16
    assign SR_SE_out_coalesced_delay_1_fifo_D16 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data16 : sel_for_coalesced_delay_1_j;
    // Data17
    assign SR_SE_out_coalesced_delay_1_fifo_D17 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data17 : sel_for_coalesced_delay_1_k;
    // Data18
    assign SR_SE_out_coalesced_delay_1_fifo_D18 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data18 : sel_for_coalesced_delay_1_l;
    // Data19
    assign SR_SE_out_coalesced_delay_1_fifo_D19 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data19 : sel_for_coalesced_delay_1_m;
    // Data20
    assign SR_SE_out_coalesced_delay_1_fifo_D20 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data20 : sel_for_coalesced_delay_1_b;
    // Data21
    assign SR_SE_out_coalesced_delay_1_fifo_D21 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data21 : sel_for_coalesced_delay_1_n;
    // Data22
    assign SR_SE_out_coalesced_delay_1_fifo_D22 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data22 : sel_for_coalesced_delay_1_c;
    // Data23
    assign SR_SE_out_coalesced_delay_1_fifo_D23 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data23 : sel_for_coalesced_delay_1_d;
    // Data24
    assign SR_SE_out_coalesced_delay_1_fifo_D24 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data24 : sel_for_coalesced_delay_1_e;
    // Data25
    assign SR_SE_out_coalesced_delay_1_fifo_D25 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data25 : sel_for_coalesced_delay_1_f;

    // redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo(STALLFIFO,1705)
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in = SE_coalesced_delay_0_0_V9;
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_backStall;
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_data_in = sel_for_coalesced_delay_0_b;
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in_bitsignaltemp = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in[0];
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in_bitsignaltemp = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in[0];
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out[0] = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out_bitsignaltemp;
    assign redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out[0] = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo (
        .valid_in(redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_in_bitsignaltemp),
        .data_in(sel_for_coalesced_delay_0_b),
        .valid_out(redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo(STALLENABLE,3259)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg0 <= '0;
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg1 <= '0;
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg2 <= '0;
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg3 <= '0;
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg4 <= '0;
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg0 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg0;
            // Successor 1
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg1 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg1;
            // Successor 2
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg2 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg2;
            // Successor 3
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg3 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg3;
            // Successor 4
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg4 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg4;
            // Successor 5
            SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg5 <= SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed0 = (~ (SR_SE_out_coalesced_delay_1_fifo_backStall) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg0;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed1 = (~ (SR_SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_backStall) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg1;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_stall_out) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg2;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_stall_out) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg3;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_stall_out) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg4;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_stall_out) & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid) | SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg5;
    // Consuming
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_backStall & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg0 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed0;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg1 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed1;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg2 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed2;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg3 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed3;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg4 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed4;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_toReg5 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_StallValid & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or0 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed0;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or1 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed1 & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or0;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or2 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed2 & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or1;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or3 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed3 & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or2;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or4 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed4 & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or3;
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireStall = ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_consumed5 & SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_or4);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_backStall = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V0 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg0);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V1 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg1);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V2 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg2);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V3 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg3);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V4 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg4);
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V5 = SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid & ~ (SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_wireValid = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250(STALLENABLE,2755)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_V0 = SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall = SE_i_reduction_ff_rgb24toyv12_c_163_ff_rgb24toyv12_c260_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and1 = SE_out_redist85_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and2 = SE_i_reduction_ff_rgb24toyv12_c_46_ff_rgb24toyv12_c112_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and1;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and3 = SE_i_reduction_ff_rgb24toyv12_c_109_ff_rgb24toyv12_c191_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and2;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and4 = i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_valid_out & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and3;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and5 = i_llvm_fpga_pop_i1_memdep_phi25_pop42_ff_rgb24toyv12_c245_out_valid_out & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and4;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and6 = SE_out_redist95_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_37_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and5;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and7 = i_llvm_fpga_pop_i1_memdep_phi22_pop41_ff_rgb24toyv12_c240_out_valid_out & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and6;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and8 = SE_out_redist97_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_37_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and7;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and9 = i_llvm_fpga_pop_i1_memdep_phi19_pop40_ff_rgb24toyv12_c235_out_valid_out & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and8;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and10 = SE_out_redist99_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_37_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and9;
    assign SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_V0 & SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_and10;

    // bubble_join_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo(BITJOIN,2230)
    assign bubble_join_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_q = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_data_out;

    // bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo(BITSELECT,2231)
    assign bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b = $unsigned(bubble_join_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230(BLACKBOX,195)@38
    // in in_stall_in@20000000
    // out out_data_out@39
    // out out_feedback_stall_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@39
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi_pop39_0 thei_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_b),
        .in_feedback_in_39(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_out_39),
        .in_feedback_valid_in_39(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_valid_out_39),
        .in_predicate(GND_q),
        .in_stall_in(SE_i_reduction_ff_rgb24toyv12_c_148_ff_rgb24toyv12_c250_backStall),
        .in_valid_in(SE_out_redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_data_out),
        .out_feedback_stall_out_39(i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_feedback_stall_out_39),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo(BITJOIN,2221)
    assign bubble_join_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_q = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_data_out;

    // bubble_select_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo(BITSELECT,2222)
    assign bubble_select_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_b = $unsigned(bubble_join_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231(BLACKBOX,242)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_39@20000000
    // out out_feedback_valid_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi_push39_0 thei_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231 (
        .in_data_in(bubble_select_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_b),
        .in_feedback_stall_in_39(i_llvm_fpga_pop_i1_memdep_phi_pop39_ff_rgb24toyv12_c230_out_feedback_stall_out_39),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_V0),
        .out_data_out(),
        .out_feedback_out_39(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_out_39),
        .out_feedback_valid_out_39(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_feedback_valid_out_39),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo(STALLENABLE,3253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg0 <= '0;
            SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg0 <= SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg0;
            // Successor 1
            SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg1 <= SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall) & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid) | SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg0;
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed1 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid) | SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg1;
    // Consuming
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_StallValid = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_backStall & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid;
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg0 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_StallValid & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed0;
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_toReg1 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_StallValid & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_or0 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed0;
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireStall = ~ (SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_consumed1 & SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_or0);
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_backStall = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V0 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid & ~ (SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg0);
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V1 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid & ~ (SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_wireValid = redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_valid_out;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231(STALLENABLE,2702)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall = i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V3;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_wireValid = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32(STALLENABLE,2662)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall = i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V2;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_wireValid = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_and0;

    // SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261(STALLENABLE,3552)
    // Valid signal propagation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0 = SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid;
    // Backward Stall generation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall = i_llvm_fpga_push_i1_memdep_phi105_push50_ff_rgb24toyv12_c262_out_stall_out | ~ (SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid);
    // Computing multiple Valid(s)
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_and0 = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V1;
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_wireValid = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V1 & SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_and0;

    // SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278(STALLENABLE,2633)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid = i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277(BITJOIN,1918)
    assign bubble_join_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_q = i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277(BITSELECT,1919)
    assign bubble_select_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_q[0:0]);

    // i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278(BLACKBOX,207)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_56@20000000
    // out out_feedback_valid_out_56@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_cmp75304_push56_0 thei_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_b),
        .in_feedback_stall_in_56(i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_feedback_stall_out_56),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_V0),
        .out_data_out(),
        .out_feedback_out_56(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_out_56),
        .out_feedback_valid_out_56(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_valid_out_56),
        .out_stall_out(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277(STALLENABLE,2541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid) | SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall) & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid) | SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_StallValid = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_backStall & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg0 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_StallValid & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_toReg1 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_StallValid & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_or0 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_consumed1 & SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_or0);
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_backStall = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V0 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V1 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_wireValid = i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278(STALLENABLE,2632)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_V0 = SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall = i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V0;
    assign SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_wireValid = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V1 & SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_and0;

    // SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0(STALLENABLE,3402)
    // Valid signal propagation
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V1 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V2 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V3 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V4 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V5 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V6 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V7 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V8 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V9 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9;
    // Stall signal propagation
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_0 = SE_in_i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_1 = SE_bubble_select_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_2 = SE_in_i_llvm_fpga_push_i1_memdep_phi202_pop36337_push82_ff_rgb24toyv12_c32_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_3 = SE_in_i_llvm_fpga_push_i1_memdep_phi_push39_ff_rgb24toyv12_c231_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_4 = SE_in_i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_5 = SE_in_i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_6 = SE_in_i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_7 = SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_8 = i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_stall_out & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_9 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9;
    // Backward Enable generation
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_0;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or1 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_1 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or0;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or2 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_2 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or1;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or3 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_3 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or2;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or4 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_4 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or3;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or5 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_5 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or4;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or6 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_6 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or5;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or7 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_7 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or6;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or8 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_8 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or7;
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN = ~ (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_9 | SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_or8);
    // Determine whether to write valid data into the first register stage
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V38;
    // Backward Stall generation
    assign SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backStall = ~ (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8 <= 1'b0;
            SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9 <= 1'b0;
        end
        else
        begin
            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_0;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_0 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_1;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_1 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_2;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_2 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_3;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_3 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_4;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_4 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_5;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_5 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_6;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_6 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_7;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_7 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_8;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_8 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

            if (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backEN == 1'b0)
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9 & SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_s_tv_9;
            end
            else
            begin
                SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_R_v_9 <= SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_v_s_0;
            end

        end
    end

    // SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284(STALLENABLE,2718)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_V0 = SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall = i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_stall_out | ~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_and0 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V7;
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V1 & SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_and0;

    // SE_i_masked278_ff_rgb24toyv12_c276(STALLENABLE,2728)
    // Valid signal propagation
    assign SE_i_masked278_ff_rgb24toyv12_c276_V0 = SE_i_masked278_ff_rgb24toyv12_c276_R_v_0;
    // Stall signal propagation
    assign SE_i_masked278_ff_rgb24toyv12_c276_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & SE_i_masked278_ff_rgb24toyv12_c276_R_v_0;
    // Backward Enable generation
    assign SE_i_masked278_ff_rgb24toyv12_c276_backEN = ~ (SE_i_masked278_ff_rgb24toyv12_c276_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked278_ff_rgb24toyv12_c276_v_s_0 = SE_i_masked278_ff_rgb24toyv12_c276_backEN & SR_SE_i_masked278_ff_rgb24toyv12_c276_V;
    // Backward Stall generation
    assign SE_i_masked278_ff_rgb24toyv12_c276_backStall = ~ (SE_i_masked278_ff_rgb24toyv12_c276_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked278_ff_rgb24toyv12_c276_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked278_ff_rgb24toyv12_c276_backEN == 1'b0)
            begin
                SE_i_masked278_ff_rgb24toyv12_c276_R_v_0 <= SE_i_masked278_ff_rgb24toyv12_c276_R_v_0 & SE_i_masked278_ff_rgb24toyv12_c276_s_tv_0;
            end
            else
            begin
                SE_i_masked278_ff_rgb24toyv12_c276_R_v_0 <= SE_i_masked278_ff_rgb24toyv12_c276_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg(STALLENABLE,4281)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg(STALLENABLE,4282)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1(STALLENABLE,3740)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_V0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and0 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_V0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and1 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and2 = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and3 = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and4 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and5 = SE_coalesced_delay_7_0_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and6 = SE_out_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_V1 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and5;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and7 = SE_i_masked278_ff_rgb24toyv12_c276_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and6;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and8 = SE_out_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_V1 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and7;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and9 = SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V9 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and8;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and10 = SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and9;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and11 = SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and10;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and12 = SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and11;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and13 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and12;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and14 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and13;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_wireValid = SE_out_i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_and14;

    // SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283(STALLENABLE,2623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed1 = (~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_StallValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_backStall & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_toReg1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_or0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_consumed1 & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_backStall = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_V1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_wireValid = i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_valid_out;

    // SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284(STALLENABLE,2719)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_wireValid = i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283(BITJOIN,2046)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_q = i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283(BITSELECT,2047)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_q[63:0]);

    // i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284(BLACKBOX,250)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_59@20000000
    // out out_feedback_valid_out_59@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_0 thei_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_b),
        .in_feedback_stall_in_59(i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_feedback_stall_out_59),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_V0),
        .out_data_out(),
        .out_feedback_out_59(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_out_59),
        .out_feedback_valid_out_59(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_valid_out_59),
        .out_stall_out(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283(BLACKBOX,202)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_stall_out_59@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_0 thei_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D9),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D5),
        .in_feedback_in_59(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_out_59),
        .in_feedback_valid_in_59(i_llvm_fpga_push_p1024i32_add_ptr73307_push59_ff_rgb24toyv12_c284_out_feedback_valid_out_59),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_data_out),
        .out_feedback_stall_out_59(i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_feedback_stall_out_59),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285(BLACKBOX,201)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_stall_out_60@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_0 thei_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D8),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D4),
        .in_feedback_in_60(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_out_60),
        .in_feedback_valid_in_60(i_llvm_fpga_push_p1024i32_add_ptr309_push60_ff_rgb24toyv12_c286_out_feedback_valid_out_60),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_data_out),
        .out_feedback_stall_out_60(i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_feedback_stall_out_60),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279(BLACKBOX,197)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_stall_out_57@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_pop57_0 thei_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D7),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D3),
        .in_feedback_in_57(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_out_57),
        .in_feedback_valid_in_57(i_llvm_fpga_push_i1_push57_ff_rgb24toyv12_c280_out_feedback_valid_out_57),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_data_out),
        .out_feedback_stall_out_57(i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_feedback_stall_out_57),
        .out_stall_out(i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281(BLACKBOX,196)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_stall_out_58@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_notcmp292305_pop58_0 thei_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D6),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D2),
        .in_feedback_in_58(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_out_58),
        .in_feedback_valid_in_58(i_llvm_fpga_push_i1_notcmp292305_push58_ff_rgb24toyv12_c282_out_feedback_valid_out_58),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_data_out),
        .out_feedback_stall_out_58(i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_feedback_stall_out_58),
        .out_stall_out(i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277(BLACKBOX,161)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_stall_out_56@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_cmp75304_pop56_0 thei_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D0),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D1),
        .in_feedback_in_56(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_out_56),
        .in_feedback_valid_in_56(i_llvm_fpga_push_i1_cmp75304_push56_ff_rgb24toyv12_c278_out_feedback_valid_out_56),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_data_out),
        .out_feedback_stall_out_56(i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_feedback_stall_out_56),
        .out_stall_out(i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,3439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_2_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_2_fifo_fromReg0 <= SE_out_coalesced_delay_2_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_2_fifo_fromReg1 <= SE_out_coalesced_delay_2_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_2_fifo_fromReg2 <= SE_out_coalesced_delay_2_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_2_fifo_fromReg3 <= SE_out_coalesced_delay_2_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_2_fifo_fromReg4 <= SE_out_coalesced_delay_2_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_2_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg0;
    assign SE_out_coalesced_delay_2_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg1;
    assign SE_out_coalesced_delay_2_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg2;
    assign SE_out_coalesced_delay_2_fifo_consumed3 = (~ (i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg3;
    assign SE_out_coalesced_delay_2_fifo_consumed4 = (~ (i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_2_fifo_StallValid = SE_out_coalesced_delay_2_fifo_backStall & SE_out_coalesced_delay_2_fifo_wireValid;
    assign SE_out_coalesced_delay_2_fifo_toReg0 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_toReg1 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed1;
    assign SE_out_coalesced_delay_2_fifo_toReg2 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed2;
    assign SE_out_coalesced_delay_2_fifo_toReg3 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed3;
    assign SE_out_coalesced_delay_2_fifo_toReg4 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_or0 = SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_or1 = SE_out_coalesced_delay_2_fifo_consumed1 & SE_out_coalesced_delay_2_fifo_or0;
    assign SE_out_coalesced_delay_2_fifo_or2 = SE_out_coalesced_delay_2_fifo_consumed2 & SE_out_coalesced_delay_2_fifo_or1;
    assign SE_out_coalesced_delay_2_fifo_or3 = SE_out_coalesced_delay_2_fifo_consumed3 & SE_out_coalesced_delay_2_fifo_or2;
    assign SE_out_coalesced_delay_2_fifo_wireStall = ~ (SE_out_coalesced_delay_2_fifo_consumed4 & SE_out_coalesced_delay_2_fifo_or3);
    assign SE_out_coalesced_delay_2_fifo_backStall = SE_out_coalesced_delay_2_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg0);
    assign SE_out_coalesced_delay_2_fifo_V1 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg1);
    assign SE_out_coalesced_delay_2_fifo_V2 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg2);
    assign SE_out_coalesced_delay_2_fifo_V3 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg3);
    assign SE_out_coalesced_delay_2_fifo_V4 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_wireValid = SR_SE_out_coalesced_delay_2_fifo_V;

    // SR_SE_out_coalesced_delay_2_fifo(STALLREG,4341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_coalesced_delay_2_fifo_r_valid <= 1'b0;
            SR_SE_out_coalesced_delay_2_fifo_r_data0 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data1 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data2 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data3 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data4 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data5 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data6 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data7 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data8 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_coalesced_delay_2_fifo_r_data9 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_coalesced_delay_2_fifo_r_valid <= SE_out_coalesced_delay_2_fifo_backStall & (SR_SE_out_coalesced_delay_2_fifo_r_valid | SR_SE_out_coalesced_delay_2_fifo_i_valid);

            if (SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_coalesced_delay_2_fifo_r_data0 <= $unsigned(sel_for_coalesced_delay_2_d);
                SR_SE_out_coalesced_delay_2_fifo_r_data1 <= $unsigned(redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q);
                SR_SE_out_coalesced_delay_2_fifo_r_data2 <= $unsigned(redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q);
                SR_SE_out_coalesced_delay_2_fifo_r_data3 <= $unsigned(redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q);
                SR_SE_out_coalesced_delay_2_fifo_r_data4 <= $unsigned(redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q);
                SR_SE_out_coalesced_delay_2_fifo_r_data5 <= $unsigned(redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q);
                SR_SE_out_coalesced_delay_2_fifo_r_data6 <= $unsigned(sel_for_coalesced_delay_2_f);
                SR_SE_out_coalesced_delay_2_fifo_r_data7 <= $unsigned(sel_for_coalesced_delay_2_e);
                SR_SE_out_coalesced_delay_2_fifo_r_data8 <= $unsigned(sel_for_coalesced_delay_2_c);
                SR_SE_out_coalesced_delay_2_fifo_r_data9 <= $unsigned(sel_for_coalesced_delay_2_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_coalesced_delay_2_fifo_and0 = coalesced_delay_2_fifo_valid_out;
    assign SR_SE_out_coalesced_delay_2_fifo_i_valid = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V1 & SR_SE_out_coalesced_delay_2_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_coalesced_delay_2_fifo_backStall = SR_SE_out_coalesced_delay_2_fifo_r_valid | ~ (SR_SE_out_coalesced_delay_2_fifo_i_valid);

    // Valid
    assign SR_SE_out_coalesced_delay_2_fifo_V = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_valid : SR_SE_out_coalesced_delay_2_fifo_i_valid;

    // Data0
    assign SR_SE_out_coalesced_delay_2_fifo_D0 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data0 : sel_for_coalesced_delay_2_d;
    // Data1
    assign SR_SE_out_coalesced_delay_2_fifo_D1 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data1 : redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    // Data2
    assign SR_SE_out_coalesced_delay_2_fifo_D2 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data2 : redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    // Data3
    assign SR_SE_out_coalesced_delay_2_fifo_D3 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data3 : redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    // Data4
    assign SR_SE_out_coalesced_delay_2_fifo_D4 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data4 : redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    // Data5
    assign SR_SE_out_coalesced_delay_2_fifo_D5 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data5 : redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    // Data6
    assign SR_SE_out_coalesced_delay_2_fifo_D6 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data6 : sel_for_coalesced_delay_2_f;
    // Data7
    assign SR_SE_out_coalesced_delay_2_fifo_D7 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data7 : sel_for_coalesced_delay_2_e;
    // Data8
    assign SR_SE_out_coalesced_delay_2_fifo_D8 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data8 : sel_for_coalesced_delay_2_c;
    // Data9
    assign SR_SE_out_coalesced_delay_2_fifo_D9 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data9 : sel_for_coalesced_delay_2_b;

    // coalesced_delay_2_fifo(STALLFIFO,1817)
    assign coalesced_delay_2_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V29;
    assign coalesced_delay_2_fifo_stall_in = SR_SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(200),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(131),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_1(BITJOIN,1673)
    assign join_for_coalesced_delay_1_q = {bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ff, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_ee, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_dd, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_cc, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_aa, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_z, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_y, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_x, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_v, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_u, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_t, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_s, bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_l};

    // coalesced_delay_1_fifo(STALLFIFO,1816)
    assign coalesced_delay_1_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V28;
    assign coalesced_delay_1_fifo_stall_in = SR_SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(13),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo(STALLFIFO,1709)
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V27;
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in = SE_out_redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_backStall;
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_data_in = bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_e;
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in_bitsignaltemp = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in[0];
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in_bitsignaltemp = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in[0];
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out[0] = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out_bitsignaltemp;
    assign redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out[0] = redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(39),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo (
        .valid_in(redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_e),
        .valid_out(redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_coalesced_delay_0_0(STALLENABLE,3435)
    // Valid signal propagation
    assign SE_coalesced_delay_0_0_V0 = SE_coalesced_delay_0_0_R_v_0;
    assign SE_coalesced_delay_0_0_V1 = SE_coalesced_delay_0_0_R_v_1;
    assign SE_coalesced_delay_0_0_V2 = SE_coalesced_delay_0_0_R_v_2;
    assign SE_coalesced_delay_0_0_V3 = SE_coalesced_delay_0_0_R_v_3;
    assign SE_coalesced_delay_0_0_V4 = SE_coalesced_delay_0_0_R_v_4;
    assign SE_coalesced_delay_0_0_V5 = SE_coalesced_delay_0_0_R_v_5;
    assign SE_coalesced_delay_0_0_V6 = SE_coalesced_delay_0_0_R_v_6;
    assign SE_coalesced_delay_0_0_V7 = SE_coalesced_delay_0_0_R_v_7;
    assign SE_coalesced_delay_0_0_V8 = SE_coalesced_delay_0_0_R_v_8;
    assign SE_coalesced_delay_0_0_V9 = SE_coalesced_delay_0_0_R_v_9;
    // Stall signal propagation
    assign SE_coalesced_delay_0_0_s_tv_0 = i_llvm_fpga_pop_i1_memdep_phi105_pop50_ff_rgb24toyv12_c42_out_stall_out & SE_coalesced_delay_0_0_R_v_0;
    assign SE_coalesced_delay_0_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_stall_out & SE_coalesced_delay_0_0_R_v_1;
    assign SE_coalesced_delay_0_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_stall_out & SE_coalesced_delay_0_0_R_v_2;
    assign SE_coalesced_delay_0_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi28_pop43_ff_rgb24toyv12_c36_out_stall_out & SE_coalesced_delay_0_0_R_v_3;
    assign SE_coalesced_delay_0_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_stall_out & SE_coalesced_delay_0_0_R_v_4;
    assign SE_coalesced_delay_0_0_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi40_pop44_ff_rgb24toyv12_c38_out_stall_out & SE_coalesced_delay_0_0_R_v_5;
    assign SE_coalesced_delay_0_0_s_tv_6 = i_llvm_fpga_pop_i1_memdep_phi60_pop45_ff_rgb24toyv12_c40_out_stall_out & SE_coalesced_delay_0_0_R_v_6;
    assign SE_coalesced_delay_0_0_s_tv_7 = i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_stall_out & SE_coalesced_delay_0_0_R_v_7;
    assign SE_coalesced_delay_0_0_s_tv_8 = i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_stall_out & SE_coalesced_delay_0_0_R_v_8;
    assign SE_coalesced_delay_0_0_s_tv_9 = redist13_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo_stall_out & SE_coalesced_delay_0_0_R_v_9;
    // Backward Enable generation
    assign SE_coalesced_delay_0_0_or0 = SE_coalesced_delay_0_0_s_tv_0;
    assign SE_coalesced_delay_0_0_or1 = SE_coalesced_delay_0_0_s_tv_1 | SE_coalesced_delay_0_0_or0;
    assign SE_coalesced_delay_0_0_or2 = SE_coalesced_delay_0_0_s_tv_2 | SE_coalesced_delay_0_0_or1;
    assign SE_coalesced_delay_0_0_or3 = SE_coalesced_delay_0_0_s_tv_3 | SE_coalesced_delay_0_0_or2;
    assign SE_coalesced_delay_0_0_or4 = SE_coalesced_delay_0_0_s_tv_4 | SE_coalesced_delay_0_0_or3;
    assign SE_coalesced_delay_0_0_or5 = SE_coalesced_delay_0_0_s_tv_5 | SE_coalesced_delay_0_0_or4;
    assign SE_coalesced_delay_0_0_or6 = SE_coalesced_delay_0_0_s_tv_6 | SE_coalesced_delay_0_0_or5;
    assign SE_coalesced_delay_0_0_or7 = SE_coalesced_delay_0_0_s_tv_7 | SE_coalesced_delay_0_0_or6;
    assign SE_coalesced_delay_0_0_or8 = SE_coalesced_delay_0_0_s_tv_8 | SE_coalesced_delay_0_0_or7;
    assign SE_coalesced_delay_0_0_backEN = ~ (SE_coalesced_delay_0_0_s_tv_9 | SE_coalesced_delay_0_0_or8);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_0_0_v_s_0 = SE_coalesced_delay_0_0_backEN & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V26;
    // Backward Stall generation
    assign SE_coalesced_delay_0_0_backStall = ~ (SE_coalesced_delay_0_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_0_0_R_v_0 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_1 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_2 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_3 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_4 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_5 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_6 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_7 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_8 <= 1'b0;
            SE_coalesced_delay_0_0_R_v_9 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_0 <= SE_coalesced_delay_0_0_R_v_0 & SE_coalesced_delay_0_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_0 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_1 <= SE_coalesced_delay_0_0_R_v_1 & SE_coalesced_delay_0_0_s_tv_1;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_1 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_2 <= SE_coalesced_delay_0_0_R_v_2 & SE_coalesced_delay_0_0_s_tv_2;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_2 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_3 <= SE_coalesced_delay_0_0_R_v_3 & SE_coalesced_delay_0_0_s_tv_3;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_3 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_4 <= SE_coalesced_delay_0_0_R_v_4 & SE_coalesced_delay_0_0_s_tv_4;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_4 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_5 <= SE_coalesced_delay_0_0_R_v_5 & SE_coalesced_delay_0_0_s_tv_5;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_5 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_6 <= SE_coalesced_delay_0_0_R_v_6 & SE_coalesced_delay_0_0_s_tv_6;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_6 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_7 <= SE_coalesced_delay_0_0_R_v_7 & SE_coalesced_delay_0_0_s_tv_7;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_7 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_8 <= SE_coalesced_delay_0_0_R_v_8 & SE_coalesced_delay_0_0_s_tv_8;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_8 <= SE_coalesced_delay_0_0_v_s_0;
            end

            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_9 <= SE_coalesced_delay_0_0_R_v_9 & SE_coalesced_delay_0_0_s_tv_9;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_9 <= SE_coalesced_delay_0_0_v_s_0;
            end

        end
    end

    // i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174(BLACKBOX,206)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_53@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i3A000000Zplace_phi301_pop53_0 thei_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_d),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_53(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_out_53),
        .in_feedback_valid_in_53(i_llvm_fpga_push_p1024i32_ydst_addr_0110_replace_phi301_push53_ff_rgb24toyv12_c175_out_feedback_valid_out_53),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V25),
        .out_data_out(i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out),
        .out_feedback_stall_out_53(i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_feedback_stall_out_53),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147(BLACKBOX,205)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_55@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i3A000000Zplace_phi303_pop55_0 thei_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_f),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_55(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_out_55),
        .in_feedback_valid_in_55(i_llvm_fpga_push_p1024i32_vdst_addr_0108_replace_phi303_push55_ff_rgb24toyv12_c148_out_feedback_valid_out_55),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V24),
        .out_data_out(i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out),
        .out_feedback_stall_out_55(i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_feedback_stall_out_55),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16(BLACKBOX,203)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_52@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i3A000000Zplace_phi300_pop52_0 thei_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_c),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_52(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_out_52),
        .in_feedback_valid_in_52(i_llvm_fpga_push_p1024i32_src_addr_0111_replace_phi300_push52_ff_rgb24toyv12_c17_out_feedback_valid_out_52),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V23),
        .out_data_out(i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out),
        .out_feedback_stall_out_52(i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_feedback_stall_out_52),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11(BLACKBOX,199)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i32_i_0103_pop38_0 thei_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11 (
        .in_data_in(c_i32_0291_q),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_38(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_out_38),
        .in_feedback_valid_in_38(i_llvm_fpga_push_i32_i_0103_push38_ff_rgb24toyv12_c264_out_feedback_valid_out_38),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V22),
        .out_data_out(i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out),
        .out_feedback_stall_out_38(i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_feedback_stall_out_38),
        .out_stall_out(i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21(BLACKBOX,184)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_66@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_0 thei_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_q),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_66(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_out_66),
        .in_feedback_valid_in_66(i_llvm_fpga_push_i1_memdep_phi41_pop20316_push66_ff_rgb24toyv12_c22_out_feedback_valid_out_66),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V21),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out),
        .out_feedback_stall_out_66(i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_feedback_stall_out_66),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247(BLACKBOX,180)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_64@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_0 thei_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_o),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_64(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_out_64),
        .in_feedback_valid_in_64(i_llvm_fpga_push_i1_memdep_phi27_pop18314_push64_ff_rgb24toyv12_c248_out_feedback_valid_out_64),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V20),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out),
        .out_feedback_stall_out_64(i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_feedback_stall_out_64),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242(BLACKBOX,178)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_63@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_0 thei_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_n),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_63(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_out_63),
        .in_feedback_valid_in_63(i_llvm_fpga_push_i1_memdep_phi24_pop17313_push63_ff_rgb24toyv12_c243_out_feedback_valid_out_63),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V19),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out),
        .out_feedback_stall_out_63(i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_feedback_stall_out_63),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237(BLACKBOX,176)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_62@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_0 thei_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_m),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_62(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_out_62),
        .in_feedback_valid_in_62(i_llvm_fpga_push_i1_memdep_phi21_pop16312_push62_ff_rgb24toyv12_c238_out_feedback_valid_out_62),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V18),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out),
        .out_feedback_stall_out_62(i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_feedback_stall_out_62),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26(BLACKBOX,163)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_72@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_0 thei_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_w),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_b),
        .in_feedback_in_72(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_out_72),
        .in_feedback_valid_in_72(i_llvm_fpga_push_i1_memdep_phi106_pop26322_push72_ff_rgb24toyv12_c27_out_feedback_valid_out_72),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V17),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out),
        .out_feedback_stall_out_72(i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_feedback_stall_out_72),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269(BLACKBOX,132)@200
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z60_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_V0),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_dest_data_out_20_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17(STALLENABLE,3812)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out;

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg(STALLFIFO,4301)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V16;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(200),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg(STALLFIFO,4300)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V15;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(138),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg(STALLFIFO,4299)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V14;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(165),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg(STALLFIFO,4298)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V13;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(165),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg(STALLFIFO,4297)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V12;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(165),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg(STALLFIFO,4296)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V11;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg(STALLFIFO,4295)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V10;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg(STALLFIFO,4294)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V9;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg(STALLFIFO,4293)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V8;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg(STALLFIFO,4292)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V7;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg(STALLFIFO,4291)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V6;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg(STALLFIFO,4290)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V5;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(8),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg(STALLFIFO,4289)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V4;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg(STALLFIFO,4288)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V3;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg(STALLFIFO,4287)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V2;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg(STALLFIFO,4286)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V1;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,2062)
    assign bubble_join_stall_entry_q = {in_ydst_addr_0110_replace_phi342, in_vdst_addr_0108_replace_phi344, in_unnamed_ff_rgb24toyv12_c45, in_udst_addr_0109_replace_phi343, in_src_addr_0111_replace_phi341, in_notcmp292346, in_memdep_phi99_pop25359, in_memdep_phi92_pop24358, in_memdep_phi85_pop23357, in_memdep_phi78_pop22356, in_memdep_phi61_pop21355, in_memdep_phi41_pop20354, in_memdep_phi29_pop19353, in_memdep_phi27_pop18352, in_memdep_phi24_pop17351, in_memdep_phi21_pop16350, in_memdep_phi202_pop36370, in_memdep_phi194_pop35369, in_memdep_phi18_pop15349, in_memdep_phi187_pop34368, in_memdep_phi180_pop33367, in_memdep_phi173_pop32366, in_memdep_phi155_pop31365, in_memdep_phi147_pop30364, in_memdep_phi140_pop29363, in_memdep_phi133_pop28362, in_memdep_phi126_pop27361, in_memdep_phi106_pop26360, in_forked256, in_cmp75345, in_add_ptr73347, in_add_ptr348};

    // bubble_select_stall_entry(BITSELECT,2063)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[63:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[127:64]);
    assign bubble_select_stall_entry_d = $unsigned(bubble_join_stall_entry_q[128:128]);
    assign bubble_select_stall_entry_e = $unsigned(bubble_join_stall_entry_q[129:129]);
    assign bubble_select_stall_entry_f = $unsigned(bubble_join_stall_entry_q[130:130]);
    assign bubble_select_stall_entry_g = $unsigned(bubble_join_stall_entry_q[131:131]);
    assign bubble_select_stall_entry_h = $unsigned(bubble_join_stall_entry_q[132:132]);
    assign bubble_select_stall_entry_i = $unsigned(bubble_join_stall_entry_q[133:133]);
    assign bubble_select_stall_entry_j = $unsigned(bubble_join_stall_entry_q[134:134]);
    assign bubble_select_stall_entry_k = $unsigned(bubble_join_stall_entry_q[135:135]);
    assign bubble_select_stall_entry_l = $unsigned(bubble_join_stall_entry_q[136:136]);
    assign bubble_select_stall_entry_m = $unsigned(bubble_join_stall_entry_q[137:137]);
    assign bubble_select_stall_entry_n = $unsigned(bubble_join_stall_entry_q[138:138]);
    assign bubble_select_stall_entry_o = $unsigned(bubble_join_stall_entry_q[139:139]);
    assign bubble_select_stall_entry_p = $unsigned(bubble_join_stall_entry_q[140:140]);
    assign bubble_select_stall_entry_q = $unsigned(bubble_join_stall_entry_q[141:141]);
    assign bubble_select_stall_entry_r = $unsigned(bubble_join_stall_entry_q[142:142]);
    assign bubble_select_stall_entry_s = $unsigned(bubble_join_stall_entry_q[143:143]);
    assign bubble_select_stall_entry_t = $unsigned(bubble_join_stall_entry_q[144:144]);
    assign bubble_select_stall_entry_u = $unsigned(bubble_join_stall_entry_q[145:145]);
    assign bubble_select_stall_entry_v = $unsigned(bubble_join_stall_entry_q[146:146]);
    assign bubble_select_stall_entry_w = $unsigned(bubble_join_stall_entry_q[147:147]);
    assign bubble_select_stall_entry_x = $unsigned(bubble_join_stall_entry_q[148:148]);
    assign bubble_select_stall_entry_y = $unsigned(bubble_join_stall_entry_q[149:149]);
    assign bubble_select_stall_entry_z = $unsigned(bubble_join_stall_entry_q[150:150]);
    assign bubble_select_stall_entry_aa = $unsigned(bubble_join_stall_entry_q[151:151]);
    assign bubble_select_stall_entry_bb = $unsigned(bubble_join_stall_entry_q[152:152]);
    assign bubble_select_stall_entry_cc = $unsigned(bubble_join_stall_entry_q[216:153]);
    assign bubble_select_stall_entry_dd = $unsigned(bubble_join_stall_entry_q[280:217]);
    assign bubble_select_stall_entry_ee = $unsigned(bubble_join_stall_entry_q[281:281]);
    assign bubble_select_stall_entry_ff = $unsigned(bubble_join_stall_entry_q[345:282]);
    assign bubble_select_stall_entry_gg = $unsigned(bubble_join_stall_entry_q[409:346]);

    // SE_stall_entry(STALLENABLE,2834)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ff_rgb24toyv12_c_B3_merge_reg_aunroll_x(BLACKBOX,715)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    // out out_data_out_2_tpl@1
    // out out_data_out_3_tpl@1
    // out out_data_out_4_tpl@1
    // out out_data_out_5_tpl@1
    // out out_data_out_6_tpl@1
    // out out_data_out_7_tpl@1
    // out out_data_out_8_tpl@1
    // out out_data_out_9_tpl@1
    // out out_data_out_10_tpl@1
    // out out_data_out_11_tpl@1
    // out out_data_out_12_tpl@1
    // out out_data_out_13_tpl@1
    // out out_data_out_14_tpl@1
    // out out_data_out_15_tpl@1
    // out out_data_out_16_tpl@1
    // out out_data_out_17_tpl@1
    // out out_data_out_18_tpl@1
    // out out_data_out_19_tpl@1
    // out out_data_out_20_tpl@1
    // out out_data_out_21_tpl@1
    // out out_data_out_22_tpl@1
    // out out_data_out_23_tpl@1
    // out out_data_out_24_tpl@1
    // out out_data_out_25_tpl@1
    // out out_data_out_26_tpl@1
    // out out_data_out_27_tpl@1
    // out out_data_out_28_tpl@1
    // out out_data_out_29_tpl@1
    // out out_data_out_30_tpl@1
    // out out_data_out_31_tpl@1
    ff_rgb24toyv12_c_B3_merge_reg theff_rgb24toyv12_c_B3_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_e),
        .in_data_in_1_tpl(bubble_select_stall_entry_cc),
        .in_data_in_2_tpl(bubble_select_stall_entry_gg),
        .in_data_in_3_tpl(bubble_select_stall_entry_dd),
        .in_data_in_4_tpl(bubble_select_stall_entry_ff),
        .in_data_in_5_tpl(bubble_select_stall_entry_d),
        .in_data_in_6_tpl(bubble_select_stall_entry_ee),
        .in_data_in_7_tpl(bubble_select_stall_entry_bb),
        .in_data_in_8_tpl(bubble_select_stall_entry_c),
        .in_data_in_9_tpl(bubble_select_stall_entry_b),
        .in_data_in_10_tpl(bubble_select_stall_entry_o),
        .in_data_in_11_tpl(bubble_select_stall_entry_r),
        .in_data_in_12_tpl(bubble_select_stall_entry_s),
        .in_data_in_13_tpl(bubble_select_stall_entry_t),
        .in_data_in_14_tpl(bubble_select_stall_entry_u),
        .in_data_in_15_tpl(bubble_select_stall_entry_v),
        .in_data_in_16_tpl(bubble_select_stall_entry_w),
        .in_data_in_17_tpl(bubble_select_stall_entry_x),
        .in_data_in_18_tpl(bubble_select_stall_entry_y),
        .in_data_in_19_tpl(bubble_select_stall_entry_z),
        .in_data_in_20_tpl(bubble_select_stall_entry_aa),
        .in_data_in_21_tpl(bubble_select_stall_entry_f),
        .in_data_in_22_tpl(bubble_select_stall_entry_g),
        .in_data_in_23_tpl(bubble_select_stall_entry_h),
        .in_data_in_24_tpl(bubble_select_stall_entry_i),
        .in_data_in_25_tpl(bubble_select_stall_entry_j),
        .in_data_in_26_tpl(bubble_select_stall_entry_k),
        .in_data_in_27_tpl(bubble_select_stall_entry_l),
        .in_data_in_28_tpl(bubble_select_stall_entry_m),
        .in_data_in_29_tpl(bubble_select_stall_entry_n),
        .in_data_in_30_tpl(bubble_select_stall_entry_p),
        .in_data_in_31_tpl(bubble_select_stall_entry_q),
        .out_stall_out(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_1_tpl),
        .out_data_out_2_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_2_tpl),
        .out_data_out_3_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl),
        .out_data_out_4_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_4_tpl),
        .out_data_out_5_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_5_tpl),
        .out_data_out_6_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_6_tpl),
        .out_data_out_7_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_7_tpl),
        .out_data_out_8_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_8_tpl),
        .out_data_out_9_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_9_tpl),
        .out_data_out_10_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_10_tpl),
        .out_data_out_11_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_11_tpl),
        .out_data_out_12_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_12_tpl),
        .out_data_out_13_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_13_tpl),
        .out_data_out_14_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_14_tpl),
        .out_data_out_15_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_15_tpl),
        .out_data_out_16_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_16_tpl),
        .out_data_out_17_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_17_tpl),
        .out_data_out_18_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_18_tpl),
        .out_data_out_19_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_19_tpl),
        .out_data_out_20_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_20_tpl),
        .out_data_out_21_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_21_tpl),
        .out_data_out_22_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_22_tpl),
        .out_data_out_23_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_23_tpl),
        .out_data_out_24_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_24_tpl),
        .out_data_out_25_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_25_tpl),
        .out_data_out_26_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_26_tpl),
        .out_data_out_27_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_27_tpl),
        .out_data_out_28_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_28_tpl),
        .out_data_out_29_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_29_tpl),
        .out_data_out_30_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_30_tpl),
        .out_data_out_31_tpl(ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_31_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x(STALLENABLE,2868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg15 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg16 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg17 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg18 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg19 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg20 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg21 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg22 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg23 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg24 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg25 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg26 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg27 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg28 <= '0;
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg29 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg0 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg1 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg2 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg3 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg4 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg5 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg6 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg7 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg8 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg9 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg10 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg11 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg12 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg13 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg14 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg15 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg15;
            // Successor 16
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg16 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg16;
            // Successor 17
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg17 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg17;
            // Successor 18
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg18 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg18;
            // Successor 19
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg19 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg19;
            // Successor 20
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg20 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg20;
            // Successor 21
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg21 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg21;
            // Successor 22
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg22 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg22;
            // Successor 23
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg23 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg23;
            // Successor 24
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg24 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg24;
            // Successor 25
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg25 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg25;
            // Successor 26
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg26 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg26;
            // Successor 27
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg27 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg27;
            // Successor 28
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg28 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg28;
            // Successor 29
            SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg29 <= SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg29;
        end
    end
    // Input Stall processing
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg0;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg1;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg2;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg3;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg4;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg5;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg6;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg7;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg8;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed9 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_10_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg9;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed10 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_11_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg10;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed11 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_12_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg11;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed12 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_13_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg12;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed13 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_14_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg13;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed14 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_15_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg14;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed15 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_16_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg15;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed16 = (~ (bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_17_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg16;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed17 = (~ (i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg17;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed18 = (~ (i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg18;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed19 = (~ (i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg19;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed20 = (~ (i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg20;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed21 = (~ (i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg21;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed22 = (~ (i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg22;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed23 = (~ (i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg23;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed24 = (~ (i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg24;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed25 = (~ (i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg25;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed26 = (~ (SE_coalesced_delay_0_0_backStall) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg26;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed27 = (~ (redist17_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_3_tpl_38_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg27;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed28 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg28;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed29 = (~ (coalesced_delay_2_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg29;
    // Consuming
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_backStall & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg0 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed0;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg1 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed1;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg2 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed2;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg3 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed3;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg4 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed4;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg5 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed5;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg6 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed6;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg7 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed7;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg8 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed8;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg9 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed9;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg10 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed10;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg11 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed11;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg12 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed12;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg13 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed13;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg14 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed14;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg15 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed15;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg16 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed16;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg17 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed17;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg18 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed18;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg19 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed19;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg20 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed20;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg21 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed21;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg22 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed22;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg23 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed23;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg24 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed24;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg25 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed25;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg26 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed26;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg27 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed27;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg28 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed28;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_toReg29 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed29;
    // Backward Stall generation
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or0 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed0;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or1 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed1 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or0;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or2 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed2 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or1;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or3 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed3 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or2;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or4 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed4 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or3;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or5 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed5 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or4;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or6 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed6 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or5;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or7 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed7 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or6;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or8 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed8 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or7;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or9 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed9 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or8;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or10 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed10 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or9;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or11 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed11 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or10;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or12 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed12 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or11;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or13 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed13 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or12;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or14 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed14 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or13;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or15 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed15 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or14;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or16 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed16 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or15;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or17 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed17 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or16;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or18 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed18 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or17;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or19 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed19 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or18;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or20 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed20 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or19;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or21 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed21 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or20;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or22 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed22 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or21;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or23 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed23 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or22;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or24 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed24 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or23;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or25 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed25 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or24;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or26 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed26 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or25;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or27 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed27 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or26;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or28 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed28 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or27;
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireStall = ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_consumed29 & SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_or28);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_backStall = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V0 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg0);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V1 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg1);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V2 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg2);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V3 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg3);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V4 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg4);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V5 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg5);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V6 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg6);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V7 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg7);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V8 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg8);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V9 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg9);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V10 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg10);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V11 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg11);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V12 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg12);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V13 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg13);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V14 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg14);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V15 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg15);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V16 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg16);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V17 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg17);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V18 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg18);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V19 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg19);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V20 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg20);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V21 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg21);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V22 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg22);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V23 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg23);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V24 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg24);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V25 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg25);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V26 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg26);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V27 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg27);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V28 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg28);
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V29 = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_fromReg29);
    // Computing multiple Valid(s)
    assign SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_wireValid = ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg(STALLFIFO,4285)
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in = SE_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_V0;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(200),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1(STALLENABLE,3780)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_wireValid = bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6(BLACKBOX,145)@200
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z46_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6 (
        .in_intel_reserved_ffwd_22_0(in_intel_reserved_ffwd_22_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_22_0(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_dest_data_out_22_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6(BITJOIN,1867)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_q = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_dest_data_out_22_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6(BITSELECT,1868)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_q[32:0]);

    // bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7(BITJOIN,2038)
    assign bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_q = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7(BITSELECT,2039)
    assign bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_b = $unsigned(bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_q[32:0]);

    // redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0(REG,1708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN == 1'b1)
        begin
            redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q <= $unsigned(bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_b);
        end
    end

    // i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8(MUX,85)@200
    assign i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_s = redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_q;
    always @(i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_s or bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_b or bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_b)
    begin
        unique case (i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_s)
            1'b0 : i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q = bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_b;
            1'b1 : i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q = bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_b;
            default : i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q = 33'b0;
        endcase
    end

    // i_exitcond_ff_rgb24toyv12_c265_cmp_nsign(LOGICAL,923)@200
    assign i_exitcond_ff_rgb24toyv12_c265_cmp_nsign_q = $unsigned(~ (i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q[32:32]));

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269(BITJOIN,1827)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_q = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_dest_data_out_20_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269(BITSELECT,1828)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_q[0:0]);

    // i_unnamed_ff_rgb24toyv12_c270(LOGICAL,382)@200
    assign i_unnamed_ff_rgb24toyv12_c270_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_b & i_exitcond_ff_rgb24toyv12_c265_cmp_nsign_q;

    // i_notcmp266_ff_rgb24toyv12_c271(LOGICAL,281)@200
    assign i_notcmp266_ff_rgb24toyv12_c271_q = i_unnamed_ff_rgb24toyv12_c270_q ^ VCC_q;

    // i_or276_ff_rgb24toyv12_c273(LOGICAL,282)@200
    assign i_or276_ff_rgb24toyv12_c273_q = i_notcmp266_ff_rgb24toyv12_c271_q | bubble_select_redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_b;

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_next_cleanups277_ff_rgb24toyv12_c274(MUX,280)@200
    assign i_next_cleanups277_ff_rgb24toyv12_c274_s = i_or276_ff_rgb24toyv12_c273_q;
    always @(i_next_cleanups277_ff_rgb24toyv12_c274_s or bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b or i_cleanups_shl273_ff_rgb24toyv12_c3_vt_join_q)
    begin
        unique case (i_next_cleanups277_ff_rgb24toyv12_c274_s)
            1'b0 : i_next_cleanups277_ff_rgb24toyv12_c274_q = bubble_select_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_b;
            1'b1 : i_next_cleanups277_ff_rgb24toyv12_c274_q = i_cleanups_shl273_ff_rgb24toyv12_c3_vt_join_q;
            default : i_next_cleanups277_ff_rgb24toyv12_c274_q = 2'b0;
        endcase
    end

    // redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo(STALLFIFO,1718)
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V3;
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall;
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_data_in = i_xor275_ff_rgb24toyv12_c2_q;
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in_bitsignaltemp = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in[0];
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in_bitsignaltemp = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in[0];
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out[0] = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out_bitsignaltemp;
    assign redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out[0] = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(198),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo (
        .valid_in(redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_in_bitsignaltemp),
        .data_in(i_xor275_ff_rgb24toyv12_c2_q),
        .valid_out(redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo(STALLFIFO,1750)
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_V0;
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall;
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_data_in = bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_b;
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in_bitsignaltemp = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in[0];
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in_bitsignaltemp = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in[0];
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out[0] = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out_bitsignaltemp;
    assign redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out[0] = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(198),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) theredist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo (
        .valid_in(redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_in_bitsignaltemp),
        .stall_in(redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_b),
        .valid_out(redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out_bitsignaltemp),
        .stall_out(redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_stall_out_bitsignaltemp),
        .data_out(redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo(STALLENABLE,3326)
    // Valid signal propagation
    assign SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V0 = SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall = i_llvm_fpga_push_i2_cleanups272_push51_ff_rgb24toyv12_c275_out_stall_out | ~ (SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_wireValid = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V;

    // SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo(STALLREG,4350)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid <= 1'b0;
            SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data0 <= 2'bxx;
            SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid <= SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall & (SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid | SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_i_valid);

            if (SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data0 <= i_next_cleanups277_ff_rgb24toyv12_c274_q;
                SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and0 = redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_valid_out;
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and1 = redist56_i_xor275_ff_rgb24toyv12_c2_q_197_fifo_valid_out & SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and0;
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and2 = SE_i_unnamed_ff_rgb24toyv12_c270_V2 & SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and1;
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_i_valid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V31 & SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_and2;
    // Stall signal propagation
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid | ~ (SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_V = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid == 1'b1 ? SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid : SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D0 = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid == 1'b1 ? SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data0 : i_next_cleanups277_ff_rgb24toyv12_c274_q;
    // Data1
    assign SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_D1 = SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_valid == 1'b1 ? SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_r_data1 : bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b;

    // bubble_join_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo(BITJOIN,2224)
    assign bubble_join_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_q = redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_data_out;

    // bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo(BITSELECT,2225)
    assign bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b = $unsigned(bubble_join_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_q[0:0]);

    // SR_SE_i_masked278_ff_rgb24toyv12_c276(STALLREG,4340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid <= 1'b0;
            SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data0 <= 1'bx;
            SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid <= SE_i_masked278_ff_rgb24toyv12_c276_backStall & (SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid | SR_SE_i_masked278_ff_rgb24toyv12_c276_i_valid);

            if (SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data0 <= i_notcmp266_ff_rgb24toyv12_c271_q;
                SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data1 <= $unsigned(bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_and0 = SE_i_unnamed_ff_rgb24toyv12_c270_V1;
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_i_valid = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V1 & SR_SE_i_masked278_ff_rgb24toyv12_c276_and0;
    // Stall signal propagation
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_backStall = SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid | ~ (SR_SE_i_masked278_ff_rgb24toyv12_c276_i_valid);

    // Valid
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_V = SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid == 1'b1 ? SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid : SR_SE_i_masked278_ff_rgb24toyv12_c276_i_valid;

    // Data0
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_D0 = SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid == 1'b1 ? SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data0 : i_notcmp266_ff_rgb24toyv12_c271_q;
    // Data1
    assign SR_SE_i_masked278_ff_rgb24toyv12_c276_D1 = SR_SE_i_masked278_ff_rgb24toyv12_c276_r_valid == 1'b1 ? SR_SE_i_masked278_ff_rgb24toyv12_c276_r_data1 : bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b;

    // SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272(STALLENABLE,2706)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V0 = SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall = i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid = SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V;

    // SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272(STALLREG,4349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data0 <= 1'bx;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid <= SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall & (SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid | SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_i_valid);

            if (SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data0 <= i_unnamed_ff_rgb24toyv12_c270_q;
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data1 <= $unsigned(bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_and0 = SE_i_unnamed_ff_rgb24toyv12_c270_V0;
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_i_valid = SE_out_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_V0 & SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_and0;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall = SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid | ~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V = SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid : SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D0 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data0 : i_unnamed_ff_rgb24toyv12_c270_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D1 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_r_data1 : bubble_select_redist10_i_first_cleanup274_ff_rgb24toyv12_c1_sel_x_b_197_fifo_b;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269(STALLENABLE,2483)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_1_reg_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed1 = (~ (SE_i_unnamed_ff_rgb24toyv12_c270_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_wireValid = i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_out_valid_out;

    // SE_i_unnamed_ff_rgb24toyv12_c270(STALLENABLE,2832)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg0 <= '0;
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg1 <= '0;
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg0 <= SE_i_unnamed_ff_rgb24toyv12_c270_toReg0;
            // Successor 1
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg1 <= SE_i_unnamed_ff_rgb24toyv12_c270_toReg1;
            // Successor 2
            SE_i_unnamed_ff_rgb24toyv12_c270_fromReg2 <= SE_i_unnamed_ff_rgb24toyv12_c270_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_ff_rgb24toyv12_c270_consumed0 = (~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall) & SE_i_unnamed_ff_rgb24toyv12_c270_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c270_fromReg0;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_consumed1 = (~ (SR_SE_i_masked278_ff_rgb24toyv12_c276_backStall) & SE_i_unnamed_ff_rgb24toyv12_c270_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c270_fromReg1;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_consumed2 = (~ (SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall) & SE_i_unnamed_ff_rgb24toyv12_c270_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c270_fromReg2;
    // Consuming
    assign SE_i_unnamed_ff_rgb24toyv12_c270_StallValid = SE_i_unnamed_ff_rgb24toyv12_c270_backStall & SE_i_unnamed_ff_rgb24toyv12_c270_wireValid;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_toReg0 = SE_i_unnamed_ff_rgb24toyv12_c270_StallValid & SE_i_unnamed_ff_rgb24toyv12_c270_consumed0;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_toReg1 = SE_i_unnamed_ff_rgb24toyv12_c270_StallValid & SE_i_unnamed_ff_rgb24toyv12_c270_consumed1;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_toReg2 = SE_i_unnamed_ff_rgb24toyv12_c270_StallValid & SE_i_unnamed_ff_rgb24toyv12_c270_consumed2;
    // Backward Stall generation
    assign SE_i_unnamed_ff_rgb24toyv12_c270_or0 = SE_i_unnamed_ff_rgb24toyv12_c270_consumed0;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_or1 = SE_i_unnamed_ff_rgb24toyv12_c270_consumed1 & SE_i_unnamed_ff_rgb24toyv12_c270_or0;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_wireStall = ~ (SE_i_unnamed_ff_rgb24toyv12_c270_consumed2 & SE_i_unnamed_ff_rgb24toyv12_c270_or1);
    assign SE_i_unnamed_ff_rgb24toyv12_c270_backStall = SE_i_unnamed_ff_rgb24toyv12_c270_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_ff_rgb24toyv12_c270_V0 = SE_i_unnamed_ff_rgb24toyv12_c270_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c270_fromReg0);
    assign SE_i_unnamed_ff_rgb24toyv12_c270_V1 = SE_i_unnamed_ff_rgb24toyv12_c270_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c270_fromReg1);
    assign SE_i_unnamed_ff_rgb24toyv12_c270_V2 = SE_i_unnamed_ff_rgb24toyv12_c270_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c270_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_ff_rgb24toyv12_c270_and0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V0;
    assign SE_i_unnamed_ff_rgb24toyv12_c270_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_ff_rgb24toyv12_c60_ff_rgb24toyv12_c269_V1 & SE_i_unnamed_ff_rgb24toyv12_c270_and0;

    // SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6(STALLENABLE,2509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_1_reg_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_backStall & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_or0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_backStall = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_wireValid = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_out_valid_out;

    // SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8(STALLENABLE,2460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg0 <= '0;
            SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg0 <= SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg0;
            // Successor 1
            SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg1 <= SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed0 = (~ (SE_i_unnamed_ff_rgb24toyv12_c270_backStall) & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid) | SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg0;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed1 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall) & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid) | SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg1;
    // Consuming
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_StallValid = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_StallValid & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_toReg1 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_StallValid & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed1;
    // Backward Stall generation
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_or0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireStall = ~ (SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_consumed1 & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_or0);
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireStall;
    // Valid signal propagation
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg0);
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_V1 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and0 = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V0;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c46_ff_rgb24toyv12_c6_V1 & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and0;
    assign SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_wireValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V1 & SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_and1;

    // bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg(STALLENABLE,4284)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_V0 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_backStall & bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_v_s_0 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backEN & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0 & bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7(STALLENABLE,2619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg0 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg1 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_reg_backStall) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_StallValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_backStall & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_toReg1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_or0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireStall = ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_consumed1 & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_or0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_backStall = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_V1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_wireValid = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268(STALLENABLE,2715)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_wireValid = i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_valid_out;

    // c_i33_1300(CONSTANT,44)
    assign c_i33_1300_q = $unsigned(33'b111111111111111111111111111111111);

    // i_fpga_indvars_iv_next_ff_rgb24toyv12_c267(ADD,84)@200
    assign i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_a = {1'b0, i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_q};
    assign i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_b = {1'b0, c_i33_1300_q};
    assign i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_o = $unsigned(i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_a) + $unsigned(i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_b);
    assign i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_q = i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_o[33:0];

    // bgTrunc_i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_sel_x(BITSELECT,663)@200
    assign bgTrunc_i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_sel_x_b = i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_q[32:0];

    // i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268(BLACKBOX,248)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_37@20000000
    // out out_feedback_valid_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_0 thei_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next_ff_rgb24toyv12_c267_sel_x_b),
        .in_feedback_stall_in_37(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_feedback_stall_out_37),
        .in_keep_going269(bubble_select_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_V0),
        .out_data_out(),
        .out_feedback_out_37(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_out_37),
        .out_feedback_valid_out_37(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_valid_out_37),
        .out_stall_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i33_undef290(CONSTANT,45)
    assign c_i33_undef290_q = $unsigned(33'b000000000000000000000000000000000);

    // i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7(BLACKBOX,200)@199
    // in in_stall_in@20000000
    // out out_data_out@200
    // out out_feedback_stall_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@200
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_0 thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7 (
        .in_data_in(c_i33_undef290_q),
        .in_dir(bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_b),
        .in_feedback_in_37(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_out_37),
        .in_feedback_valid_in_37(i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_out_feedback_valid_out_37),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_backStall),
        .in_valid_in(SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_data_out),
        .out_feedback_stall_out_37(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_feedback_stall_out_37),
        .out_stall_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0(STALLENABLE,3263)
    // Valid signal propagation
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V0 = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0;
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_V1 = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1;
    // Stall signal propagation
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_0 = SE_i_fpga_indvars_iv_replace_phi_ff_rgb24toyv12_c8_backStall & SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0;
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_1 = SR_SE_out_coalesced_delay_2_fifo_backStall & SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1;
    // Backward Enable generation
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_or0 = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_0;
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN = ~ (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_1 | SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_v_s_0 = SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V0;
    // Backward Stall generation
    assign SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backStall = ~ (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0 <= 1'b0;
            SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN == 1'b0)
            begin
                SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0 <= SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0 & SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_0;
            end
            else
            begin
                SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_0 <= SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_v_s_0;
            end

            if (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backEN == 1'b0)
            begin
                SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1 <= SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1 & SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_s_tv_1;
            end
            else
            begin
                SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_R_v_1 <= SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_v_s_0;
            end

        end
    end

    // redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo(STALLFIFO,1707)
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in = SE_redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_V5;
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_backStall;
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_data_in = redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q;
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in_bitsignaltemp = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in[0];
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in_bitsignaltemp = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in[0];
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out[0] = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out_bitsignaltemp;
    assign redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out[0] = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo (
        .valid_in(redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_in_bitsignaltemp),
        .stall_in(redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_in_bitsignaltemp),
        .data_in(redist14_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_38_0_q),
        .valid_out(redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out_bitsignaltemp),
        .stall_out(redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_stall_out_bitsignaltemp),
        .data_out(redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo(STALLENABLE,3262)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg0 <= '0;
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg1 <= '0;
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg0 <= SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg0;
            // Successor 1
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg1 <= SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg1;
            // Successor 2
            SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg2 <= SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed0 = (~ (SE_redist16_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_199_0_backStall) & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid) | SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg0;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed1 = (~ (i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_stall_out) & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid) | SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg1;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed2 = (~ (i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_out_stall_out) & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid) | SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg2;
    // Consuming
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_StallValid = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_backStall & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg0 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_StallValid & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed0;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg1 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_StallValid & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed1;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_toReg2 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_StallValid & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or0 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed0;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or1 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed1 & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or0;
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireStall = ~ (SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_consumed2 & SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_or1);
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_backStall = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V0 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid & ~ (SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg0);
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V1 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid & ~ (SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg1);
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V2 = SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid & ~ (SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_wireValid = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4(STALLENABLE,2539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg4 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg5 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg6 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg7 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg8 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg9 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg10 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg11 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg12 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg13 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg14 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg15 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg16 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg17 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg18 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg19 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg20 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg21 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg22 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg23 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg24 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg25 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg26 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg27 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg28 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg29 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg30 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg31 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg32 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg33 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg34 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg35 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg36 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg37 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg38 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg5 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg6 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg7 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg8 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg9 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg10 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg11 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg12 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg13 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg13;
            // Successor 14
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg14 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg14;
            // Successor 15
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg15 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg15;
            // Successor 16
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg16 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg16;
            // Successor 17
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg17 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg17;
            // Successor 18
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg18 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg18;
            // Successor 19
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg19 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg19;
            // Successor 20
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg20 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg20;
            // Successor 21
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg21 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg21;
            // Successor 22
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg22 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg22;
            // Successor 23
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg23 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg23;
            // Successor 24
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg24 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg24;
            // Successor 25
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg25 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg25;
            // Successor 26
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg26 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg26;
            // Successor 27
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg27 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg27;
            // Successor 28
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg28 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg28;
            // Successor 29
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg29 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg29;
            // Successor 30
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg30 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg30;
            // Successor 31
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg31 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg31;
            // Successor 32
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg32 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg32;
            // Successor 33
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg33 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg33;
            // Successor 34
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg34 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg34;
            // Successor 35
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg35 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg35;
            // Successor 36
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg36 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg36;
            // Successor 37
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg37 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg37;
            // Successor 38
            SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg38 <= SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg38;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed0 = (~ (SE_out_redist124_i_llvm_fpga_pop_i1_memdep_phi106_pop26322_pop72_ff_rgb24toyv12_c26_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27323_push73_ff_rgb24toyv12_c106_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed2 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28325_push74_ff_rgb24toyv12_c109_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed3 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29327_push75_ff_rgb24toyv12_c111_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed4 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30329_push76_ff_rgb24toyv12_c114_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed5 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31331_push77_ff_rgb24toyv12_c30_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed6 = (~ (SE_out_redist108_i_llvm_fpga_pop_i1_memdep_phi173_pop32333_pop78_ff_rgb24toyv12_c116_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed7 = (~ (SE_out_redist107_i_llvm_fpga_pop_i1_memdep_phi180_pop33334_pop79_ff_rgb24toyv12_c118_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed8 = (~ (SE_out_redist106_i_llvm_fpga_pop_i1_memdep_phi187_pop34335_pop80_ff_rgb24toyv12_c121_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed9 = (~ (SE_out_redist105_i_llvm_fpga_pop_i1_memdep_phi18_pop15311_pop61_ff_rgb24toyv12_c232_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed10 = (~ (SE_out_redist104_i_llvm_fpga_pop_i1_memdep_phi194_pop35336_pop81_ff_rgb24toyv12_c123_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed11 = (~ (SE_out_redist8_i_lm302_toi1_intcast20_ff_rgb24toyv12_c51_sel_x_b_165_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed12 = (~ (SE_out_redist100_i_llvm_fpga_pop_i1_memdep_phi21_pop16312_pop62_ff_rgb24toyv12_c237_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed13 = (~ (SE_out_redist7_i_lm323_toi1_intcast23_ff_rgb24toyv12_c56_sel_x_b_165_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed14 = (~ (SE_out_redist98_i_llvm_fpga_pop_i1_memdep_phi24_pop17313_pop63_ff_rgb24toyv12_c242_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed15 = (~ (SE_out_redist6_i_lm344_toi1_intcast26_ff_rgb24toyv12_c67_sel_x_b_160_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed16 = (~ (SE_out_redist96_i_llvm_fpga_pop_i1_memdep_phi27_pop18314_pop64_ff_rgb24toyv12_c247_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed17 = (~ (SE_out_redist127_i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_o_writeack_129_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed18 = (~ (SE_out_redist93_i_llvm_fpga_pop_i1_memdep_phi29_pop19315_pop65_ff_rgb24toyv12_c19_out_data_out_197_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed19 = (~ (SE_out_redist129_i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_o_writeack_98_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed20 = (~ (SE_out_redist90_i_llvm_fpga_pop_i1_memdep_phi41_pop20316_pop66_ff_rgb24toyv12_c21_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed21 = (~ (SE_out_redist128_i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_o_writeack_67_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg21;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed22 = (~ (SE_out_redist86_i_llvm_fpga_pop_i1_memdep_phi61_pop21317_pop67_ff_rgb24toyv12_c24_out_data_out_197_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg22;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed23 = (~ (SE_out_redist5_i_lm365_toi1_intcast77_ff_rgb24toyv12_c199_sel_x_b_35_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg23;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed24 = (~ (SE_out_redist84_i_llvm_fpga_pop_i1_memdep_phi78_pop22318_pop68_ff_rgb24toyv12_c95_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg24;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed25 = (~ (SE_out_redist4_i_lm386_toi1_intcast84_ff_rgb24toyv12_c205_sel_x_b_35_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg25;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed26 = (~ (SE_out_redist83_i_llvm_fpga_pop_i1_memdep_phi85_pop23319_pop69_ff_rgb24toyv12_c97_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg26;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed27 = (~ (SE_out_redist3_i_lm407_toi1_intcast91_ff_rgb24toyv12_c211_sel_x_b_35_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg27;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed28 = (~ (SE_out_redist82_i_llvm_fpga_pop_i1_memdep_phi92_pop24320_pop70_ff_rgb24toyv12_c100_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg28;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed29 = (~ (SE_out_redist2_i_lm428_toi1_intcast98_ff_rgb24toyv12_c223_sel_x_b_30_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg29;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed30 = (~ (SE_out_redist81_i_llvm_fpga_pop_i1_memdep_phi99_pop25321_pop71_ff_rgb24toyv12_c102_out_data_out_161_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg30;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed31 = (~ (SR_SE_out_redist80_i_llvm_fpga_pop_i2_cleanups272_pop51_ff_rgb24toyv12_c0_out_data_out_197_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg31;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed32 = (~ (SE_out_redist79_i_llvm_fpga_pop_i32_i_0103_pop38_ff_rgb24toyv12_c11_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg32;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed33 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push37_ff_rgb24toyv12_c268_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg33;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed34 = (~ (SE_out_redist77_i_llvm_fpga_pop_p1024i32_src_addr_0111_replace_phi300_pop52_ff_rgb24toyv12_c16_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg34;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed35 = (~ (SE_out_redist74_i_llvm_fpga_pop_p1024i32_udst_addr_0109_replace_phi302_pop54_ff_rgb24toyv12_c91_out_data_out_160_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg35;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed36 = (~ (SE_out_redist73_i_llvm_fpga_pop_p1024i32_vdst_addr_0108_replace_phi303_pop55_ff_rgb24toyv12_c147_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg36;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed37 = (~ (SE_out_redist71_i_llvm_fpga_pop_p1024i32_ydst_addr_0110_replace_phi301_pop53_ff_rgb24toyv12_c174_out_data_out_198_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg37;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed38 = (~ (SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg38;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_backStall & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg5 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg6 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg7 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg8 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg9 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg10 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg11 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg12 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg13 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg14 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg15 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg16 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg17 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg18 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg19 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg20 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg21 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed21;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg22 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed22;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg23 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed23;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg24 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed24;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg25 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed25;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg26 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed26;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg27 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed27;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg28 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed28;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg29 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed29;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg30 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed30;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg31 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed31;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg32 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed32;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg33 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed33;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg34 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed34;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg35 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed35;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg36 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed36;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg37 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed37;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_toReg38 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed38;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or1 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or2 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or3 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or4 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or5 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed5 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or6 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed6 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or7 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed7 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or8 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed8 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or9 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed9 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or10 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed10 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or11 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed11 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or12 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed12 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or13 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed13 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or14 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed14 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or15 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed15 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or16 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed16 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or17 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed17 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or18 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed18 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or19 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed19 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or20 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed20 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or21 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed21 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or22 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed22 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or21;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or23 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed23 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or22;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or24 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed24 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or23;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or25 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed25 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or24;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or26 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed26 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or25;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or27 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed27 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or26;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or28 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed28 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or27;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or29 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed29 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or28;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or30 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed30 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or29;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or31 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed31 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or30;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or32 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed32 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or31;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or33 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed33 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or32;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or34 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed34 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or33;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or35 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed35 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or34;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or36 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed36 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or35;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or37 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed37 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or36;
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_consumed38 & SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_or37);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_backStall = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V0 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V1 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V2 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V3 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V4 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg4);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V5 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg5);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V6 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg6);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V7 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg7);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V8 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg8);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V9 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg9);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V10 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg10);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V11 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg11);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V12 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg12);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V13 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg13);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V14 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg14);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V15 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg15);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V16 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg16);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V17 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg17);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V18 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg18);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V19 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V20 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg20);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V21 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg21);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V22 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg22);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V23 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg23);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V24 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg24);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V25 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg25);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V26 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg26);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V27 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg27);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V28 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg28);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V29 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg29);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V30 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg30);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V31 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg31);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V32 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg32);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V33 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg33);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V34 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg34);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V35 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg35);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V36 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg36);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V37 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg37);
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_V38 = SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_fromReg38);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_wireValid = i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272(STALLENABLE,2707)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_wireValid = i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272(BLACKBOX,244)@200
    // in in_stall_in@20000000
    // out out_data_out@201
    // out out_feedback_out_5@20000000
    // out out_feedback_valid_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@201
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_notexitcond279_0 thei_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272 (
        .in_data_in(SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D0),
        .in_feedback_stall_in_5(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_not_exitcond_stall_out),
        .in_first_cleanup274(SR_SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_V0),
        .out_data_out(),
        .out_feedback_out_5(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_out_5),
        .out_feedback_valid_out_5(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_valid_out_5),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5(STALLENABLE,2635)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_wireValid = i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_valid_out;

    // i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5(BLACKBOX,208)@201
    // in in_stall_in@20000000
    // out out_data_out@202
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@202
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_lastiniteration271_0 thei_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5 (
        .in_data_in(GND_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_initeration_stall_out),
        .in_keep_going269(redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_backStall),
        .in_valid_in(SE_redist126_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out_1_0_V8),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_valid_out_4),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo(BITJOIN,2233)
    assign bubble_join_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_q = redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_data_out;

    // bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo(BITSELECT,2234)
    assign bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_b = $unsigned(bubble_join_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_q[0:0]);

    // i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4(BLACKBOX,160)@199
    // in in_stall_in@20000000
    // out out_data_out@200
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@200
    ff_rgb24toyv12_c_i_llvm_fpga_pipeline_keep_going269_0 thei_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4 (
        .in_data_in(bubble_select_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_b),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_out_4),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration271_ff_rgb24toyv12_c5_out_feedback_valid_out_4),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_out_5),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond279_ff_rgb24toyv12_c272_out_feedback_valid_out_5),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_backStall),
        .in_valid_in(SE_out_redist15_ff_rgb24toyv12_c_B3_merge_reg_aunroll_x_out_data_out_0_tpl_198_fifo_V1),
        .out_data_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,49)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_exiting_valid_out = i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_exiting_stall_out = i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,636)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going269_ff_rgb24toyv12_c4_out_pipeline_valid_out;

    // sync_out(GPOUT,653)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,688)
    assign out_lm1_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_address;
    assign out_lm1_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_enable;
    assign out_lm1_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_read;
    assign out_lm1_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_write;
    assign out_lm1_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm1_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm1_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm1_ff_rgb24toyv12_c45_out_lm1_ff_rgb24toyv12_c_avm_burstcount;

    // bubble_join_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo(BITJOIN,2248)
    assign bubble_join_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_q = redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_data_out;

    // bubble_select_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo(BITSELECT,2249)
    assign bubble_select_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_b = $unsigned(bubble_join_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_q[0:0]);

    // bubble_join_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo(BITJOIN,2251)
    assign bubble_join_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_q = redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_data_out;

    // bubble_select_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo(BITSELECT,2252)
    assign bubble_select_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_b = $unsigned(bubble_join_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_q[0:0]);

    // join_for_coalesced_delay_7(BITJOIN,1691)
    assign join_for_coalesced_delay_7_q = {bubble_select_redist119_i_llvm_fpga_pop_i1_memdep_phi126_pop27323_pop73_ff_rgb24toyv12_c105_out_data_out_161_fifo_b, bubble_select_redist117_i_llvm_fpga_pop_i1_memdep_phi133_pop28325_pop74_ff_rgb24toyv12_c108_out_data_out_161_fifo_b, bubble_select_redist115_i_llvm_fpga_pop_i1_memdep_phi140_pop29327_pop75_ff_rgb24toyv12_c110_out_data_out_161_fifo_b, bubble_select_redist113_i_llvm_fpga_pop_i1_memdep_phi147_pop30329_pop76_ff_rgb24toyv12_c113_out_data_out_161_fifo_b, bubble_select_redist111_i_llvm_fpga_pop_i1_memdep_phi155_pop31331_pop77_ff_rgb24toyv12_c29_out_data_out_197_fifo_b};

    // coalesced_delay_7_0(REG,1822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_7_0_q <= $unsigned(5'b00000);
        end
        else if (SE_coalesced_delay_7_0_backEN == 1'b1)
        begin
            coalesced_delay_7_0_q <= $unsigned(join_for_coalesced_delay_7_q);
        end
    end

    // sel_for_coalesced_delay_7(BITSELECT,1692)
    assign sel_for_coalesced_delay_7_b = $unsigned(coalesced_delay_7_0_q[0:0]);
    assign sel_for_coalesced_delay_7_c = $unsigned(coalesced_delay_7_0_q[1:1]);
    assign sel_for_coalesced_delay_7_d = $unsigned(coalesced_delay_7_0_q[2:2]);
    assign sel_for_coalesced_delay_7_e = $unsigned(coalesced_delay_7_0_q[3:3]);
    assign sel_for_coalesced_delay_7_f = $unsigned(coalesced_delay_7_0_q[4:4]);

    // i_masked278_ff_rgb24toyv12_c276(LOGICAL,263)@200 + 1
    assign i_masked278_ff_rgb24toyv12_c276_qi = SR_SE_i_masked278_ff_rgb24toyv12_c276_D0 & SR_SE_i_masked278_ff_rgb24toyv12_c276_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked278_ff_rgb24toyv12_c276_delay ( .xin(i_masked278_ff_rgb24toyv12_c276_qi), .xout(i_masked278_ff_rgb24toyv12_c276_q), .ena(SE_i_masked278_ff_rgb24toyv12_c276_backEN[0]), .clk(clock), .aclr(resetn) );

    // dupName_0_sync_out_x(GPOUT,689)@201
    assign out_add_ptr309_pop60 = bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr309_pop60_ff_rgb24toyv12_c285_b;
    assign out_add_ptr73307_pop59 = bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73307_pop59_ff_rgb24toyv12_c283_b;
    assign out_cmp75304_pop56 = bubble_select_i_llvm_fpga_pop_i1_cmp75304_pop56_ff_rgb24toyv12_c277_b;
    assign out_lm1_toi1_intcast17 = bubble_select_redist9_i_lm1_toi1_intcast17_ff_rgb24toyv12_c46_sel_x_b_166_fifo_b;
    assign out_masked278 = i_masked278_ff_rgb24toyv12_c276_q;
    assign out_memdep_phi126_pop27323_pop73 = sel_for_coalesced_delay_7_f;
    assign out_memdep_phi133_pop28325_pop74 = sel_for_coalesced_delay_7_e;
    assign out_memdep_phi140_pop29327_pop75 = sel_for_coalesced_delay_7_d;
    assign out_memdep_phi147_pop30329_pop76 = sel_for_coalesced_delay_7_c;
    assign out_memdep_phi155_pop31331_pop77 = sel_for_coalesced_delay_7_b;
    assign out_memdep_phi202_pop36337_pop82 = bubble_select_redist103_i_llvm_fpga_pop_i1_memdep_phi202_pop36337_pop82_ff_rgb24toyv12_c31_out_data_out_198_fifo_b;
    assign out_notcmp292305_pop58 = bubble_select_i_llvm_fpga_pop_i1_notcmp292305_pop58_ff_rgb24toyv12_c281_b;
    assign out_pop57 = bubble_select_i_llvm_fpga_pop_i1_pop57_ff_rgb24toyv12_c279_b;
    assign out_reduction_ff_rgb24toyv12_c_2 = bubble_select_redist61_i_reduction_ff_rgb24toyv12_c_2_ff_rgb24toyv12_c33_q_198_fifo_b;
    assign out_reduction_ff_rgb24toyv12_c_53 = bubble_select_redist60_i_reduction_ff_rgb24toyv12_c_53_ff_rgb24toyv12_c129_q_162_fifo_b;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop37_ff_rgb24toyv12_c7_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,691)
    assign out_lm302_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_address;
    assign out_lm302_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_enable;
    assign out_lm302_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_read;
    assign out_lm302_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_write;
    assign out_lm302_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm302_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm302_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm302_ff_rgb24toyv12_c50_out_lm302_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,693)
    assign out_lm323_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_address;
    assign out_lm323_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_enable;
    assign out_lm323_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_read;
    assign out_lm323_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_write;
    assign out_lm323_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm323_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm323_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm323_ff_rgb24toyv12_c55_out_lm323_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,695)
    assign out_lm344_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_address;
    assign out_lm344_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_enable;
    assign out_lm344_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_read;
    assign out_lm344_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_write;
    assign out_lm344_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm344_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm344_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm344_ff_rgb24toyv12_c66_out_lm344_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,697)
    assign out_memdep_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_memdep_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,699)
    assign out_lsu_memdep_o_active = i_llvm_fpga_mem_memdep_ff_rgb24toyv12_c145_out_lsu_memdep_o_active;

    // dupName_6_ext_sig_sync_out_x(GPOUT,701)
    assign out_memdep_39_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_39_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_memdep_39_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,703)
    assign out_lsu_memdep_39_o_active = i_llvm_fpga_mem_memdep_39_ff_rgb24toyv12_c171_out_lsu_memdep_39_o_active;

    // dupName_8_ext_sig_sync_out_x(GPOUT,705)
    assign out_memdep_59_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_59_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_memdep_59_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,707)
    assign out_lsu_memdep_59_o_active = i_llvm_fpga_mem_memdep_59_ff_rgb24toyv12_c186_out_lsu_memdep_59_o_active;

    // dupName_10_ext_sig_sync_out_x(GPOUT,709)
    assign out_lm365_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_address;
    assign out_lm365_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_enable;
    assign out_lm365_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_read;
    assign out_lm365_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_write;
    assign out_lm365_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm365_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm365_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm365_ff_rgb24toyv12_c198_out_lm365_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,710)
    assign out_lm386_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_address;
    assign out_lm386_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_enable;
    assign out_lm386_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_read;
    assign out_lm386_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_write;
    assign out_lm386_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm386_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm386_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm386_ff_rgb24toyv12_c204_out_lm386_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_12_ext_sig_sync_out_x(GPOUT,711)
    assign out_lm407_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_address;
    assign out_lm407_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_enable;
    assign out_lm407_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_read;
    assign out_lm407_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_write;
    assign out_lm407_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm407_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm407_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm407_ff_rgb24toyv12_c210_out_lm407_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_13_ext_sig_sync_out_x(GPOUT,712)
    assign out_lm428_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_address;
    assign out_lm428_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_enable;
    assign out_lm428_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_read;
    assign out_lm428_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_write;
    assign out_lm428_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm428_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm428_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm428_ff_rgb24toyv12_c222_out_lm428_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_14_ext_sig_sync_out_x(GPOUT,713)
    assign out_memdep_104_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_104_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_memdep_104_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_15_ext_sig_sync_out_x(GPOUT,714)
    assign out_lsu_memdep_104_o_active = i_llvm_fpga_mem_memdep_104_ff_rgb24toyv12_c261_out_lsu_memdep_104_o_active;

endmodule
