/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [13:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_27z = 14'h0000;
    else if (clkin_data[64]) celloutsig_0_27z = celloutsig_0_17z[17:4];
  always_latch
    if (clkin_data[32]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[96]) celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_17z = 19'h00000;
    else if (!clkin_data[64]) celloutsig_0_17z = { in_data[64:47], celloutsig_0_11z };
  assign celloutsig_0_0z = ~((in_data[7] & in_data[77]) | (in_data[37] & in_data[67]));
  assign celloutsig_0_20z = ~((celloutsig_0_8z & in_data[22]) | (celloutsig_0_6z & celloutsig_0_18z));
  assign celloutsig_0_21z = ~((_00_[3] & celloutsig_0_8z) | (_00_[0] & _00_[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | (in_data[29] & celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_20z & celloutsig_0_6z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_23z = ~((celloutsig_0_11z & celloutsig_0_12z) | (celloutsig_0_5z & celloutsig_0_17z[3]));
  assign celloutsig_0_24z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_23z & celloutsig_0_18z));
  assign celloutsig_0_30z = ~((celloutsig_0_4z & celloutsig_0_16z) | (celloutsig_0_27z[2] & celloutsig_0_15z));
  assign celloutsig_0_3z = ~((in_data[51] & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_0_41z = ~((celloutsig_0_22z & celloutsig_0_30z) | (celloutsig_0_11z & celloutsig_0_14z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_2z & in_data[38]));
  assign celloutsig_0_49z = ~((celloutsig_0_8z & celloutsig_0_4z) | (celloutsig_0_5z & celloutsig_0_24z));
  assign celloutsig_0_50z = ~((celloutsig_0_41z & celloutsig_0_4z) | (celloutsig_0_21z & celloutsig_0_24z));
  assign celloutsig_1_0z = ~((in_data[121] & in_data[165]) | (in_data[102] & in_data[128]));
  assign celloutsig_1_1z = ~((in_data[132] & in_data[191]) | (celloutsig_1_0z & in_data[129]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z) | (in_data[21] & celloutsig_0_4z));
  assign celloutsig_1_2z = ~((in_data[120] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | (in_data[101] & celloutsig_1_1z));
  assign celloutsig_1_4z = ~((in_data[191] & celloutsig_1_1z) | (in_data[167] & in_data[153]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & in_data[138]) | (celloutsig_1_4z & celloutsig_1_5z));
  assign celloutsig_1_7z = ~((in_data[107] & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_2z & celloutsig_1_7z) | (in_data[169] & celloutsig_1_5z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_1z & celloutsig_1_7z));
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_7z) | (celloutsig_1_7z & celloutsig_1_9z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & in_data[36]) | (in_data[14] & celloutsig_0_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_3z & celloutsig_1_9z) | (celloutsig_1_11z & celloutsig_1_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_11z) | (celloutsig_1_13z & celloutsig_1_5z));
  assign celloutsig_0_8z = ~((_00_[3] & celloutsig_0_2z) | (celloutsig_0_6z & celloutsig_0_6z));
  assign celloutsig_0_9z = ~((celloutsig_0_1z & _00_[3]) | (celloutsig_0_5z & in_data[11]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_4z) | (celloutsig_0_6z & celloutsig_0_9z));
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_1z));
  assign celloutsig_0_1z = ~((in_data[88] & in_data[37]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_10z & celloutsig_0_11z) | (celloutsig_0_4z & celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_0z & celloutsig_0_5z) | (celloutsig_0_10z & celloutsig_0_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_9z) | (celloutsig_0_6z & celloutsig_0_5z));
  assign celloutsig_0_16z = ~((celloutsig_0_8z & celloutsig_0_14z) | (celloutsig_0_0z & celloutsig_0_9z));
  assign celloutsig_0_18z = ~((celloutsig_0_3z & celloutsig_0_9z) | (celloutsig_0_4z & celloutsig_0_5z));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
