[
  {
    "author": [
      {
        "family": "Siewiorek",
        "given": "D.P."
      },
      {
        "family": "Swarz",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1992"
    ],
    "edition": [
      "2nd edn"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "Reliable computer systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "May",
        "given": "T.C."
      },
      {
        "family": "Woods",
        "given": "M.H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Alpha-particle-induced soft errors in dynamic memories"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "JF",
        "given": "Ziegler"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IBM J of Res Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "19–39"
    ],
    "title": [
      "Terrestrial cosmic rays"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "P",
        "given": "Shivakumar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of ICDSN"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "389–398"
    ],
    "title": [
      "Modeling the effect of technology trends on soft error rate of combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JF",
        "given": "Ziegler"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IBM J of Res Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–18"
    ],
    "title": [
      "IBM experiments in soft fails in computer electronics (1978–1994"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "DF",
        "given": "Heidel"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Nucl Sci"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "3512–3517"
    ],
    "title": [
      "Single-event-upset critical charge measurements and modelling of 65 nm Silicon-on-Insulator Latches and Memory Cells"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "K",
        "given": "Rodbell"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans Nucl Sci"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "2474–2479"
    ],
    "title": [
      "Low-energy proton-induced single-event-upsets in 65 nm node, siliconon-insulator, latches and memory cells"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "DF",
        "given": "Heidel"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IBM J of Res Dev"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "225–232"
    ],
    "title": [
      "Alpha-particle induced upsets in advanced CMOS circuits and technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Grove",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International electronic devices meeting"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Changing Vectors of Moore’s Law"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.intel.com/research/silicon/mooreslaw.htm"
    ]
  },
  {
    "author": [
      {
        "family": "Keyes",
        "given": "R.W."
      },
      {
        "family": "Landauer",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM J of Res Dev"
    ],
    "date": [
      "1970"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "152–157"
    ],
    "title": [
      "Minimal energy dissipation in computation"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "I.R.O.C."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2002"
    ],
    "title": [
      "White paper on VDSM IC logic and memory signal integrity and soft errors"
    ],
    "type": null,
    "url": [
      "http://www.iroctech.com"
    ]
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chankrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital integrated circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Borkar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "328–342"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lent",
        "given": "C.S."
      },
      {
        "family": "Tougaw",
        "given": "P.D."
      },
      {
        "family": "Porod",
        "given": "W."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Appl Phys Lett"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "714–716"
    ],
    "title": [
      "Bistable saturation in coupled quantum dots for quantum cellular automata"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Dysart",
        "given": "T.J."
      },
      {
        "family": "Kogge",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of DFT"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "478–486"
    ],
    "title": [
      "Probabilistic analysis of a molecular quantum-dot cellular automata adder"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RK",
        "given": "Kummamuru"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1906–1913"
    ],
    "title": [
      "Operation of Quantum-Dot Cellular Automata (QCA), shift registers and analysis of errors"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Rejimon",
        "given": "T."
      },
      {
        "family": "Bhanja",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Procedings of NANO"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "47–50"
    ],
    "title": [
      "Probabilistic error model for unreliable Nano-logic Gates"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "282–287"
    ],
    "title": [
      "Accurate reliability evaluation and enhancement via probabilistic transfer matrices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ACM Trans Des Autom of Electron Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "8"
    ],
    "title": [
      "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "note": [
      "Openbayes software,"
    ],
    "title": [
      "Genie SMILE software"
    ],
    "type": null,
    "url": [
      "http://genie.sis.pitt.edu/",
      "http://www.openbayes.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Bahar",
        "given": "R.I."
      },
      {
        "family": "Mundy",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "480–486"
    ],
    "title": [
      "A Probabilistic based design methodology for nanoscale computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K",
        "given": "Nepal"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "485–490"
    ],
    "title": [
      "Designing logic circuits for probabilistic computation in the presence of noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhaduri",
        "given": "D."
      },
      {
        "family": "Shukla",
        "given": "S."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans Nanotechnol"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "381–394"
    ],
    "title": [
      "NANOLAB-A tool for evaluating reliability of defect-tolerant nanoarchitectures"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Ramalingam"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "231–236"
    ],
    "title": [
      "An accurate sparse matrix based framework for statistical static timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "111–118"
    ],
    "title": [
      "A soft error rate analysis (SERA) methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "W.S."
      },
      {
        "family": "Orshansky",
        "given": "M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of ISQED"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "755–760"
    ],
    "title": [
      "FASER: fast analysis of soft error susceptibility for cell-based designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "164–169"
    ],
    "title": [
      "An efficient static algorithm for computing the soft error rates of combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Enhancing design robustness with reliability-aware resynthesis and logic simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans CAD"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "59–73"
    ],
    "title": [
      "Signature-based SER analysis and design of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "924–929"
    ],
    "title": [
      "On the role of timing masking in reliable logic circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "S.S."
      },
      {
        "family": "Kontz",
        "given": "M."
      },
      {
        "family": "Reinhardt",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of ISCA"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "99–110"
    ],
    "title": [
      "Detailed design and evaluation of redundant multithreading alternatives"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rotenberg",
        "given": "E."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of Fault-Tolerant, Computing Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "84–91"
    ],
    "title": [
      "AR-SMT: A microarchitectural approach to fault tolerance in microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of MICRO"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "196–207"
    ],
    "title": [
      "DIVA: A reliable substrate for deep submicron microarchitecture design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weaver",
        "given": "C."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of DSN"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "411–420"
    ],
    "title": [
      "A fault tolerant approach to microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Racunas",
        "given": "P."
      },
      {
        "family": "Constantinides",
        "given": "K."
      },
      {
        "family": "Manne",
        "given": "S."
      },
      {
        "family": "Mukherjee",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of HPCA"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "169–180"
    ],
    "title": [
      "Perturbation-based fault screening"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.N."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Mutlu",
        "given": "O."
      },
      {
        "family": "Patt",
        "given": "Y.N."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of MICRO"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "119–128"
    ],
    "title": [
      "Wrong path events: Exploiting unusual and illegal program behavior for early misprediction detection and recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SS",
        "given": "Mukherjee"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of MicroArch"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "29–40"
    ],
    "title": [
      "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neumann J",
        "particle": "von"
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Autom stud"
    ],
    "date": [
      "1956"
    ],
    "pages": [
      "43–98"
    ],
    "title": [
      "Probabilistic logics & synthesis of reliable organisms from unreliable components"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanram",
        "given": "K."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of DFT"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "433–440"
    ],
    "title": [
      "Partial error masking to reduce soft error failure rate in logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Almukhaizim"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of ITC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "Seamless integration of SER in rewiring-based design space exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baze",
        "given": "M.P."
      },
      {
        "family": "Buchner",
        "given": "S.P."
      },
      {
        "family": "McMorrow",
        "given": "D."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans Nucl Sci"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "2603–2608"
    ],
    "title": [
      "A digital CMOS design technique for SEU hardening"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Shanbhag",
        "given": "N."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of International Reliability Physics, Symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "223–229"
    ],
    "title": [
      "A CMOS design style for logic circuit hardening"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nicolaidis",
        "given": "M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of VTS"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "86–94"
    ],
    "title": [
      "Time redundancy based soft-error tolerance to rescue nanometer technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D",
        "given": "Ernst"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–20"
    ],
    "title": [
      "Razor: circuit-level correction of timing errors for low power operation"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "M",
        "given": "Zhang"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans VLSI"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1368–1378"
    ],
    "title": [
      "Sequential element design with built-in soft error resilience"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Miskov-Zivanov",
        "given": "N."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "767–772"
    ],
    "title": [
      "MARS-C: Modeling and reduction of soft errors in combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "H",
        "given": "Kobayashi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of International Reliability Physics, Symposium"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "288–293"
    ],
    "title": [
      "Comparison between neutron-induced system-SER and accelerated-SER in SRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "J."
      },
      {
        "family": "Hareland",
        "given": "S."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Trans Device Mater Reliab"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "448–433"
    ],
    "title": [
      "A cautionary tale of soft errors induced by SRAM packaging materials"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "RK",
        "given": "Kummamuru"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1906–1913"
    ],
    "title": [
      "Operation of quantum-dot cellular automata (QCA), shift registers and analysis of errors"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Rejimon",
        "given": "T."
      },
      {
        "family": "Bhanja",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of NANO"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "47–50"
    ],
    "title": [
      "Probabilistic error model for unreliable nano-logic gates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1975"
    ],
    "title": [
      "Probabilistic treatment of general combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-24(6):668–670"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Ercolani"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of European test conference"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "132–138"
    ],
    "title": [
      "Estimate of signal probability in combinational logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Ditlow",
        "given": "G."
      },
      {
        "family": "Bardell",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of FTCS"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "80–89"
    ],
    "title": [
      "Random pattern testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "282–287"
    ],
    "title": [
      "Accurate reliability evaluation and enhancement via probabilistic transfer matrices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "L",
        "given": "Markov I."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–35"
    ],
    "title": [
      "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis and verification algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "M",
        "given": "Omana"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of IOLTS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "11–115"
    ],
    "title": [
      "A model for transient fault propagation in combinatorial logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pippenger",
        "given": "N."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans Inf Theory"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "194–197"
    ],
    "title": [
      "Reliable computation by formulas in the presence of noise"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "RI",
        "given": "Bahar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "J Formal Methods Syst Des"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "171–206"
    ],
    "title": [
      "Algebraic decision diagrams and their applications"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Quantum Inf Process"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "347–380"
    ],
    "title": [
      "Improving gate-level simulation of quantum circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "282–287"
    ],
    "title": [
      "Accurate reliability evaluation and enhancement via probabilistic transfer matrices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Morkov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1, article 8"
    ],
    "pages": [
      "35"
    ],
    "title": [
      "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      },
      {
        "family": "Chen",
        "given": "Y.A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of 32nd ACM/IEEE design automation conference(DAC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "535–541"
    ],
    "title": [
      "Verification of arithmetic functions with binary moment diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis and verification algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Accessed 31 May 2004"
    ],
    "title": [
      "CUDD: Colorado University Decision Diagram Package"
    ],
    "type": null,
    "url": [
      "http://vlsi.colorado."
    ]
  },
  {
    "author": [
      {
        "family": "E",
        "given": "Clarke"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Representations of discrete functions"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "location": [
      "Norwell"
    ],
    "pages": [
      "93–108"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Multi-terminal binary decision diagrams and hybrid decision diagrams"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Lieserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      },
      {
        "family": "Stein",
        "given": "C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of ETS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "102–107"
    ],
    "title": [
      "Testing logic circuits for transient faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "312–321"
    ],
    "title": [
      "Tracking uncertainty with probabilistic logic circuit testing"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kleinberg",
        "given": "J."
      },
      {
        "family": "Tardos",
        "given": "E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Algorithm design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Vazirani",
        "suffix": "VV"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Approximation algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DeGroot",
        "given": "M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1970"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Optimal statistical decisions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Enhancing design robustness with reliability-aware resynthesis and logic simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "924–929"
    ],
    "title": [
      "On the role of timing masking in reliable logic circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans CAD"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "74–86"
    ],
    "title": [
      "Signature-based SER analysis and design of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Digest IWLS, In"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "171–173"
    ],
    "title": [
      "AnSER: a lightweight reliability evaluator for use in logic synthesis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q."
      },
      {
        "family": "Kitchen",
        "given": "N."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "SAT sweeping with local observability don’t-cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plaza",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of ASP-DAC"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "414–419"
    ],
    "title": [
      "Node mergers in the presence of don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M."
      },
      {
        "family": "Agrawal",
        "given": "V."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of electronic testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "Polian",
        "given": "I."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of VTS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "249–255"
    ],
    "title": [
      "An analysis framework for transient-error tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Pardo",
        "given": "A."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans CAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1479–1493"
    ],
    "title": [
      "Markovian analysis of large finite state machines"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "H."
      },
      {
        "family": "Jeong Somenzi",
        "given": "F."
      },
      {
        "family": "Pixley",
        "given": "C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "J Elect Test"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "19–31"
    ],
    "title": [
      "Synchronizing sequences and symbolic traversal techniques in test generation"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Miskov-Zivanov",
        "given": "N."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1436–1441"
    ],
    "title": [
      "Soft error rate analysis for sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "P",
        "given": "Shivakumar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of ICDSN"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "389–398"
    ],
    "title": [
      "Modeling the effect of technology trends on soft error rate of combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M",
        "given": "Omana"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of OLTS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "11–115"
    ],
    "title": [
      "A model for transient fault propagation in combinatorial logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JF",
        "given": "Ziegler"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–18"
    ],
    "title": [
      "IBM experiments in soft fails in computer electronics (1978–1994"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Agrawal",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of VLSI"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "429–434"
    ],
    "title": [
      "Single event upset: an embedded tutorial"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "H.K."
      },
      {
        "family": "Ha",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "genre": [
      "TR No. 12–93,"
    ],
    "publisher": [
      "EE Depertment., Virginia Polytechnic Institute"
    ],
    "title": [
      "On the generation of test patterns for combinational circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "111–118"
    ],
    "title": [
      "A soft error rate analysis (SERA) methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "164–169"
    ],
    "title": [
      "An efficient static algorithm for computing the soft error rates of combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Almukhaizim"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of ITC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "Seamless integration of SER in rewiring-based design space exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "W.S."
      },
      {
        "family": "Orshansky",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ISQED"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "755–760"
    ],
    "title": [
      "FASER: fast analysis of soft error susceptibility for cell-based designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "M."
      },
      {
        "family": "Mohanram",
        "given": "K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1454–1459"
    ],
    "title": [
      "Accurate and scalable reliability analysis of logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "22."
    ],
    "title": [
      "IWLS-05 Benchmarks"
    ],
    "type": null,
    "url": [
      "http://iwls.org/iwls2005/benchmarks.html"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Kashyap",
        "given": "C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of ISPD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "69–74"
    ],
    "title": [
      "A two moment RC delay metric for performance optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "Y.-C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of ISPD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "Fast and accurate rectilinear Steiner minimal tree algorithm for VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "693–698"
    ],
    "title": [
      "Can recursive bisection alone produce routable placements?"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "26."
    ],
    "title": [
      "UMICH Physical Design Tools"
    ],
    "type": null,
    "url": [
      "http://vlsicad.eecs.umich.edu/BK/PDtools/"
    ]
  },
  {
    "author": [
      {
        "family": "Neumann J",
        "particle": "von"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Automata studies"
    ],
    "date": [
      "1956"
    ],
    "editor": [
      {
        "family": "Shannon",
        "given": "C.E."
      },
      {
        "family": "McCarthy",
        "given": "J."
      }
    ],
    "pages": [
      "43–98"
    ],
    "publisher": [
      "Princeton University Press, Princeton"
    ],
    "title": [
      "Probabilistic logics and synthesis of reliable organisms from unreliable components"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Enhancing design robustness with reliability-aware resynthesis and logic simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "924–929"
    ],
    "title": [
      "On the role of timing masking in reliable logic circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "74–86"
    ],
    "title": [
      "Signature-based SER analysis and design of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "534–537"
    ],
    "title": [
      "Verification of large synthesized designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plaza",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "K.H."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of ASP-DAC"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "414–419"
    ],
    "title": [
      "Node mergers in the presence of don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanram",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of ITC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "973–982"
    ],
    "title": [
      "Simulation of transients caused by single-event upsets in combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "532–535"
    ],
    "title": [
      "DAG-aware AIG rewriting: a fresh look at combinational logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9."
    ],
    "title": [
      "Berkeley logic synthesis and verification group. ABC: a system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/alanmi/abc/"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Borkar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "328–342"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DF",
        "given": "Heidel"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "225–232"
    ],
    "title": [
      "Alpha-particle induced upsets in advanced CMOS circuits and technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "5–35"
    ],
    "title": [
      "Retiming synchronous circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Dey",
        "given": "S."
      },
      {
        "family": "Chakradhar",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of VTS"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "25–28"
    ],
    "title": [
      "Retiming sequential circuits to enhance testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "D.K."
      },
      {
        "family": "Bhattacharya",
        "given": "B.B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of VLSID"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "260–263"
    ],
    "title": [
      "Does retiming affect redundancy in sequential circuits?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yotsuyanagi",
        "given": "H."
      },
      {
        "family": "Kajihara",
        "given": "S."
      },
      {
        "family": "Kinoshita",
        "given": "K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of FTCS"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "33–40"
    ],
    "title": [
      "Synthesis for testability by sequential redundancy removal using retiming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "Polian",
        "given": "I."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of VTS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "249–255"
    ],
    "title": [
      "An analysis framework for transient-error tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miskov-Zivanov",
        "given": "N."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "767–772"
    ],
    "title": [
      "MARS-C: modeling and reduction of soft errors in combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Pardo",
        "given": "A."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1479–1493"
    ],
    "title": [
      "Markovian analysis of large finite state machines"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanram",
        "given": "K."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of DFT"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "433–440"
    ],
    "title": [
      "Partial error masking to reduce soft error failure rate in logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Kashyap",
        "given": "C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ISPD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "69–74"
    ],
    "title": [
      "A two moment RC delay metric for performance optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of ISPD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "693–698"
    ],
    "title": [
      "Can recursive bisection alone produce routable placements?"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "23."
    ],
    "title": [
      "UMICH physical design tools"
    ],
    "type": null,
    "url": [
      "http://vlsicad.eecs.umich.edu/BK/PDtools/"
    ]
  },
  {
    "citation-number": [
      "24."
    ],
    "title": [
      "ILOG Cplex: high-performance software for mathematical programming and optimization"
    ],
    "type": null,
    "url": [
      "http://www.ilog.com/products/cplex"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–16"
    ],
    "title": [
      "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Borkar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "328–342"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "V",
        "given": "Degalahal"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of ISQED"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "503–508"
    ],
    "title": [
      "The effect of threshold voltages on the soft error rate"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seifert",
        "given": "N."
      },
      {
        "family": "Zhu",
        "given": "X."
      },
      {
        "family": "Massengill",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Nuclear Sci"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1 3100–3106"
    ],
    "title": [
      "Impact of scaling on soft-error rates in commercial microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "49(6"
    ]
  },
  {
    "author": [
      {
        "family": "J",
        "given": "Saez-Rodriguez"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Mol Syst Biol"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "331"
    ],
    "title": [
      "Discrete logic modelling as a means to link protein signalling networks with functional analysis of mammalian signal transduction"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "K",
        "given": "Sachs"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "523–529"
    ],
    "title": [
      "Causal protein-signaling networks derived from multiparameter single-cell data"
    ],
    "type": "article-journal",
    "volume": [
      "308"
    ]
  }
]
