
CubeMX426_Wav_Player.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e6d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800e860  0800e860  0001e860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ee0c  0800ee0c  0001ee0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ee14  0800ee14  0001ee14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ee18  0800ee18  0001ee18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000e0  20000000  0800ee1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200e0  2**0
                  CONTENTS
  8 .bss          00006ab4  200000e0  200000e0  000200e0  2**2
                  ALLOC
  9 ._user_heap_stack 00006000  20006b94  20006b94  000200e0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   000379e2  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000669b  00000000  00000000  00057af2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001798  00000000  00000000  0005e190  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001500  00000000  00000000  0005f928  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000eb9d  00000000  00000000  00060e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006ccb  00000000  00000000  0006f9c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00076690  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005f88  00000000  00000000  0007670c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000e0 	.word	0x200000e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800e848 	.word	0x0800e848

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000e4 	.word	0x200000e4
 80001c4:	0800e848 	.word	0x0800e848

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004dc:	4a0e      	ldr	r2, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004e8:	4a0b      	ldr	r2, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ea:	4b0b      	ldr	r3, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4a08      	ldr	r2, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f947 	bl	8000794 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000506:	2000      	movs	r0, #0
 8000508:	f000 f808 	bl	800051c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f00d fa1e 	bl	800d94c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40023c00 	.word	0x40023c00

0800051c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <HAL_InitTick+0x54>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b12      	ldr	r3, [pc, #72]	; (8000574 <HAL_InitTick+0x58>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f1 	udiv	r3, r3, r1
 8000536:	fbb2 f3f3 	udiv	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f95f 	bl	80007fe <HAL_SYSTICK_Config>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	e00e      	b.n	8000568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b0f      	cmp	r3, #15
 800054e:	d80a      	bhi.n	8000566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000550:	2200      	movs	r2, #0
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	f04f 30ff 	mov.w	r0, #4294967295
 8000558:	f000 f927 	bl	80007aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <HAL_InitTick+0x5c>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000562:	2300      	movs	r3, #0
 8000564:	e000      	b.n	8000568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000566:	2301      	movs	r3, #1
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000060 	.word	0x20000060
 8000574:	20000004 	.word	0x20000004
 8000578:	20000000 	.word	0x20000000

0800057c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <HAL_IncTick+0x20>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <HAL_IncTick+0x24>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <HAL_IncTick+0x24>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000004 	.word	0x20000004
 80005a0:	20000208 	.word	0x20000208

080005a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_GetTick+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000208 	.word	0x20000208

080005bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005c4:	f7ff ffee 	bl	80005a4 <HAL_GetTick>
 80005c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d4:	d005      	beq.n	80005e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <HAL_Delay+0x40>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005e2:	bf00      	nop
 80005e4:	f7ff ffde 	bl	80005a4 <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d3f7      	bcc.n	80005e4 <HAL_Delay+0x28>
  {
  }
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000004 	.word	0x20000004

08000600 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f003 0307 	and.w	r3, r3, #7
 800060e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <NVIC_SetPriorityGrouping+0x44>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800061c:	4013      	ands	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800062c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000632:	4a04      	ldr	r2, [pc, #16]	; (8000644 <NVIC_SetPriorityGrouping+0x44>)
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	60d3      	str	r3, [r2, #12]
}
 8000638:	bf00      	nop
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000ed00 	.word	0xe000ed00

08000648 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <NVIC_GetPriorityGrouping+0x18>)
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	0a1b      	lsrs	r3, r3, #8
 8000652:	f003 0307 	and.w	r3, r3, #7
}
 8000656:	4618      	mov	r0, r3
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800066e:	4909      	ldr	r1, [pc, #36]	; (8000694 <NVIC_EnableIRQ+0x30>)
 8000670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000674:	095b      	lsrs	r3, r3, #5
 8000676:	79fa      	ldrb	r2, [r7, #7]
 8000678:	f002 021f 	and.w	r2, r2, #31
 800067c:	2001      	movs	r0, #1
 800067e:	fa00 f202 	lsl.w	r2, r0, r2
 8000682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	e000e100 	.word	0xe000e100

08000698 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	6039      	str	r1, [r7, #0]
 80006a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	da0b      	bge.n	80006c4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ac:	490d      	ldr	r1, [pc, #52]	; (80006e4 <NVIC_SetPriority+0x4c>)
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	f003 030f 	and.w	r3, r3, #15
 80006b4:	3b04      	subs	r3, #4
 80006b6:	683a      	ldr	r2, [r7, #0]
 80006b8:	b2d2      	uxtb	r2, r2
 80006ba:	0112      	lsls	r2, r2, #4
 80006bc:	b2d2      	uxtb	r2, r2
 80006be:	440b      	add	r3, r1
 80006c0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006c2:	e009      	b.n	80006d8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c4:	4908      	ldr	r1, [pc, #32]	; (80006e8 <NVIC_SetPriority+0x50>)
 80006c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ca:	683a      	ldr	r2, [r7, #0]
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	0112      	lsls	r2, r2, #4
 80006d0:	b2d2      	uxtb	r2, r2
 80006d2:	440b      	add	r3, r1
 80006d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	e000ed00 	.word	0xe000ed00
 80006e8:	e000e100 	.word	0xe000e100

080006ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b089      	sub	sp, #36	; 0x24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000700:	69fb      	ldr	r3, [r7, #28]
 8000702:	f1c3 0307 	rsb	r3, r3, #7
 8000706:	2b04      	cmp	r3, #4
 8000708:	bf28      	it	cs
 800070a:	2304      	movcs	r3, #4
 800070c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3304      	adds	r3, #4
 8000712:	2b06      	cmp	r3, #6
 8000714:	d902      	bls.n	800071c <NVIC_EncodePriority+0x30>
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	3b03      	subs	r3, #3
 800071a:	e000      	b.n	800071e <NVIC_EncodePriority+0x32>
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000720:	2201      	movs	r2, #1
 8000722:	69bb      	ldr	r3, [r7, #24]
 8000724:	fa02 f303 	lsl.w	r3, r2, r3
 8000728:	1e5a      	subs	r2, r3, #1
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	401a      	ands	r2, r3
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000732:	2101      	movs	r1, #1
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	fa01 f303 	lsl.w	r3, r1, r3
 800073a:	1e59      	subs	r1, r3, #1
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000740:	4313      	orrs	r3, r2
         );
}
 8000742:	4618      	mov	r0, r3
 8000744:	3724      	adds	r7, #36	; 0x24
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
	...

08000750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3b01      	subs	r3, #1
 800075c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000760:	d301      	bcc.n	8000766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000762:	2301      	movs	r3, #1
 8000764:	e00f      	b.n	8000786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000766:	4a0a      	ldr	r2, [pc, #40]	; (8000790 <SysTick_Config+0x40>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	3b01      	subs	r3, #1
 800076c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076e:	210f      	movs	r1, #15
 8000770:	f04f 30ff 	mov.w	r0, #4294967295
 8000774:	f7ff ff90 	bl	8000698 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000778:	4b05      	ldr	r3, [pc, #20]	; (8000790 <SysTick_Config+0x40>)
 800077a:	2200      	movs	r2, #0
 800077c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077e:	4b04      	ldr	r3, [pc, #16]	; (8000790 <SysTick_Config+0x40>)
 8000780:	2207      	movs	r2, #7
 8000782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000784:	2300      	movs	r3, #0
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	e000e010 	.word	0xe000e010

08000794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff2f 	bl	8000600 <NVIC_SetPriorityGrouping>
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b086      	sub	sp, #24
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	4603      	mov	r3, r0
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
 80007b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007bc:	f7ff ff44 	bl	8000648 <NVIC_GetPriorityGrouping>
 80007c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	68b9      	ldr	r1, [r7, #8]
 80007c6:	6978      	ldr	r0, [r7, #20]
 80007c8:	f7ff ff90 	bl	80006ec <NVIC_EncodePriority>
 80007cc:	4602      	mov	r2, r0
 80007ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff ff5f 	bl	8000698 <NVIC_SetPriority>
}
 80007da:	bf00      	nop
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}

080007e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b082      	sub	sp, #8
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	4603      	mov	r3, r0
 80007ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff37 	bl	8000664 <NVIC_EnableIRQ>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b082      	sub	sp, #8
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f7ff ffa2 	bl	8000750 <SysTick_Config>
 800080c:	4603      	mov	r3, r0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b04      	cmp	r3, #4
 8000824:	d106      	bne.n	8000834 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000826:	4a09      	ldr	r2, [pc, #36]	; (800084c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000828:	4b08      	ldr	r3, [pc, #32]	; (800084c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000832:	e005      	b.n	8000840 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000834:	4a05      	ldr	r2, [pc, #20]	; (800084c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000836:	4b05      	ldr	r3, [pc, #20]	; (800084c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f023 0304 	bic.w	r3, r3, #4
 800083e:	6013      	str	r3, [r2, #0]
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	e000e010 	.word	0xe000e010

08000850 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000854:	f000 f802 	bl	800085c <HAL_SYSTICK_Callback>
}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}

0800085c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
	...

0800086c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000878:	f7ff fe94 	bl	80005a4 <HAL_GetTick>
 800087c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d101      	bne.n	8000888 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000884:	2301      	movs	r3, #1
 8000886:	e099      	b.n	80009bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2200      	movs	r2, #0
 800088c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2202      	movs	r2, #2
 8000894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	6812      	ldr	r2, [r2, #0]
 80008a0:	6812      	ldr	r2, [r2, #0]
 80008a2:	f022 0201 	bic.w	r2, r2, #1
 80008a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80008a8:	e00f      	b.n	80008ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80008aa:	f7ff fe7b 	bl	80005a4 <HAL_GetTick>
 80008ae:	4602      	mov	r2, r0
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	2b05      	cmp	r3, #5
 80008b6:	d908      	bls.n	80008ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2220      	movs	r2, #32
 80008bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2203      	movs	r2, #3
 80008c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80008c6:	2303      	movs	r3, #3
 80008c8:	e078      	b.n	80009bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d1e8      	bne.n	80008aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80008e0:	697a      	ldr	r2, [r7, #20]
 80008e2:	4b38      	ldr	r3, [pc, #224]	; (80009c4 <HAL_DMA_Init+0x158>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	685a      	ldr	r2, [r3, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80008f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	691b      	ldr	r3, [r3, #16]
 80008fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000902:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800090e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6a1b      	ldr	r3, [r3, #32]
 8000914:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	4313      	orrs	r3, r2
 800091a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000920:	2b04      	cmp	r3, #4
 8000922:	d107      	bne.n	8000934 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092c:	4313      	orrs	r3, r2
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	4313      	orrs	r3, r2
 8000932:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	697a      	ldr	r2, [r7, #20]
 800093a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	f023 0307 	bic.w	r3, r3, #7
 800094a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	4313      	orrs	r3, r2
 8000954:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800095a:	2b04      	cmp	r3, #4
 800095c:	d117      	bne.n	800098e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000962:	697a      	ldr	r2, [r7, #20]
 8000964:	4313      	orrs	r3, r2
 8000966:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096c:	2b00      	cmp	r3, #0
 800096e:	d00e      	beq.n	800098e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f000 fb33 	bl	8000fdc <DMA_CheckFifoParam>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d008      	beq.n	800098e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2240      	movs	r2, #64	; 0x40
 8000980:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2201      	movs	r2, #1
 8000986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800098a:	2301      	movs	r3, #1
 800098c:	e016      	b.n	80009bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	697a      	ldr	r2, [r7, #20]
 8000994:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f000 faea 	bl	8000f70 <DMA_CalcBaseAndBitshift>
 800099c:	4603      	mov	r3, r0
 800099e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009a4:	223f      	movs	r2, #63	; 0x3f
 80009a6:	409a      	lsls	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2200      	movs	r2, #0
 80009b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2201      	movs	r2, #1
 80009b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80009ba:	2300      	movs	r3, #0
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	f010803f 	.word	0xf010803f

080009c8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d101      	bne.n	80009da <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80009d6:	2301      	movs	r3, #1
 80009d8:	e03e      	b.n	8000a58 <HAL_DMA_DeInit+0x90>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d101      	bne.n	80009ea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80009e6:	2302      	movs	r3, #2
 80009e8:	e036      	b.n	8000a58 <HAL_DMA_DeInit+0x90>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	6812      	ldr	r2, [r2, #0]
 80009f2:	6812      	ldr	r2, [r2, #0]
 80009f4:	f022 0201 	bic.w	r2, r2, #1
 80009f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2221      	movs	r2, #33	; 0x21
 8000a28:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f000 faa0 	bl	8000f70 <DMA_CalcBaseAndBitshift>
 8000a30:	4603      	mov	r3, r0
 8000a32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a38:	223f      	movs	r2, #63	; 0x3f
 8000a3a:	409a      	lsls	r2, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2200      	movs	r2, #0
 8000a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
 8000a6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d101      	bne.n	8000a86 <HAL_DMA_Start_IT+0x26>
 8000a82:	2302      	movs	r3, #2
 8000a84:	e048      	b.n	8000b18 <HAL_DMA_Start_IT+0xb8>
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d137      	bne.n	8000b0a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	68b9      	ldr	r1, [r7, #8]
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f000 fa30 	bl	8000f14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ab8:	223f      	movs	r2, #63	; 0x3f
 8000aba:	409a      	lsls	r2, r3
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	6812      	ldr	r2, [r2, #0]
 8000ac8:	6812      	ldr	r2, [r2, #0]
 8000aca:	f042 0216 	orr.w	r2, r2, #22
 8000ace:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	6812      	ldr	r2, [r2, #0]
 8000ad8:	6952      	ldr	r2, [r2, #20]
 8000ada:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ade:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d007      	beq.n	8000af8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68fa      	ldr	r2, [r7, #12]
 8000aee:	6812      	ldr	r2, [r2, #0]
 8000af0:	6812      	ldr	r2, [r2, #0]
 8000af2:	f042 0208 	orr.w	r2, r2, #8
 8000af6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	68fa      	ldr	r2, [r7, #12]
 8000afe:	6812      	ldr	r2, [r2, #0]
 8000b00:	6812      	ldr	r2, [r2, #0]
 8000b02:	f042 0201 	orr.w	r2, r2, #1
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	e005      	b.n	8000b16 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000b12:	2302      	movs	r3, #2
 8000b14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000b2e:	f7ff fd39 	bl	80005a4 <HAL_GetTick>
 8000b32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d008      	beq.n	8000b52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2280      	movs	r2, #128	; 0x80
 8000b44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e052      	b.n	8000bf8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	6812      	ldr	r2, [r2, #0]
 8000b5a:	6812      	ldr	r2, [r2, #0]
 8000b5c:	f022 0216 	bic.w	r2, r2, #22
 8000b60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	6812      	ldr	r2, [r2, #0]
 8000b6a:	6952      	ldr	r2, [r2, #20]
 8000b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d103      	bne.n	8000b82 <HAL_DMA_Abort+0x62>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d007      	beq.n	8000b92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	6812      	ldr	r2, [r2, #0]
 8000b8a:	6812      	ldr	r2, [r2, #0]
 8000b8c:	f022 0208 	bic.w	r2, r2, #8
 8000b90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	6812      	ldr	r2, [r2, #0]
 8000b9a:	6812      	ldr	r2, [r2, #0]
 8000b9c:	f022 0201 	bic.w	r2, r2, #1
 8000ba0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ba2:	e013      	b.n	8000bcc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ba4:	f7ff fcfe 	bl	80005a4 <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b05      	cmp	r3, #5
 8000bb0:	d90c      	bls.n	8000bcc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2220      	movs	r2, #32
 8000bb6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e015      	b.n	8000bf8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1e4      	bne.n	8000ba4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bde:	223f      	movs	r2, #63	; 0x3f
 8000be0:	409a      	lsls	r2, r3
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3710      	adds	r7, #16
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000c0c:	4b92      	ldr	r3, [pc, #584]	; (8000e58 <HAL_DMA_IRQHandler+0x258>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a92      	ldr	r2, [pc, #584]	; (8000e5c <HAL_DMA_IRQHandler+0x25c>)
 8000c12:	fba2 2303 	umull	r2, r3, r2, r3
 8000c16:	0a9b      	lsrs	r3, r3, #10
 8000c18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c2a:	2208      	movs	r2, #8
 8000c2c:	409a      	lsls	r2, r3
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	4013      	ands	r3, r2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d01a      	beq.n	8000c6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d013      	beq.n	8000c6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	6812      	ldr	r2, [r2, #0]
 8000c4c:	6812      	ldr	r2, [r2, #0]
 8000c4e:	f022 0204 	bic.w	r2, r2, #4
 8000c52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c58:	2208      	movs	r2, #8
 8000c5a:	409a      	lsls	r2, r3
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c64:	f043 0201 	orr.w	r2, r3, #1
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c70:	2201      	movs	r2, #1
 8000c72:	409a      	lsls	r2, r3
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4013      	ands	r3, r2
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d012      	beq.n	8000ca2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d00b      	beq.n	8000ca2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c8e:	2201      	movs	r2, #1
 8000c90:	409a      	lsls	r2, r3
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c9a:	f043 0202 	orr.w	r2, r3, #2
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ca6:	2204      	movs	r2, #4
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	4013      	ands	r3, r2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d012      	beq.n	8000cd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00b      	beq.n	8000cd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cc4:	2204      	movs	r2, #4
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000cd0:	f043 0204 	orr.w	r2, r3, #4
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cdc:	2210      	movs	r2, #16
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d043      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d03c      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cfa:	2210      	movs	r2, #16
 8000cfc:	409a      	lsls	r2, r3
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d018      	beq.n	8000d42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d108      	bne.n	8000d30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d024      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	4798      	blx	r3
 8000d2e:	e01f      	b.n	8000d70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d01b      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	4798      	blx	r3
 8000d40:	e016      	b.n	8000d70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d107      	bne.n	8000d60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	6812      	ldr	r2, [r2, #0]
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	f022 0208 	bic.w	r2, r2, #8
 8000d5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d74:	2220      	movs	r2, #32
 8000d76:	409a      	lsls	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f000 808e 	beq.w	8000e9e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0310 	and.w	r3, r3, #16
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	f000 8086 	beq.w	8000e9e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d96:	2220      	movs	r2, #32
 8000d98:	409a      	lsls	r2, r3
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	2b05      	cmp	r3, #5
 8000da8:	d136      	bne.n	8000e18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	6812      	ldr	r2, [r2, #0]
 8000db2:	6812      	ldr	r2, [r2, #0]
 8000db4:	f022 0216 	bic.w	r2, r2, #22
 8000db8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	6812      	ldr	r2, [r2, #0]
 8000dc2:	6952      	ldr	r2, [r2, #20]
 8000dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d103      	bne.n	8000dda <HAL_DMA_IRQHandler+0x1da>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d007      	beq.n	8000dea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	6812      	ldr	r2, [r2, #0]
 8000de2:	6812      	ldr	r2, [r2, #0]
 8000de4:	f022 0208 	bic.w	r2, r2, #8
 8000de8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dee:	223f      	movs	r2, #63	; 0x3f
 8000df0:	409a      	lsls	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2201      	movs	r2, #1
 8000e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d07d      	beq.n	8000f0a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	4798      	blx	r3
        }
        return;
 8000e16:	e078      	b.n	8000f0a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d01c      	beq.n	8000e60 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d108      	bne.n	8000e46 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d030      	beq.n	8000e9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	4798      	blx	r3
 8000e44:	e02b      	b.n	8000e9e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d027      	beq.n	8000e9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	4798      	blx	r3
 8000e56:	e022      	b.n	8000e9e <HAL_DMA_IRQHandler+0x29e>
 8000e58:	20000060 	.word	0x20000060
 8000e5c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d10f      	bne.n	8000e8e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	6812      	ldr	r2, [r2, #0]
 8000e78:	f022 0210 	bic.w	r2, r2, #16
 8000e7c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d003      	beq.n	8000e9e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d032      	beq.n	8000f0c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d022      	beq.n	8000ef8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2205      	movs	r2, #5
 8000eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	6812      	ldr	r2, [r2, #0]
 8000ec2:	6812      	ldr	r2, [r2, #0]
 8000ec4:	f022 0201 	bic.w	r2, r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d807      	bhi.n	8000ee6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d1f2      	bne.n	8000eca <HAL_DMA_IRQHandler+0x2ca>
 8000ee4:	e000      	b.n	8000ee8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8000ee6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d005      	beq.n	8000f0c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	4798      	blx	r3
 8000f08:	e000      	b.n	8000f0c <HAL_DMA_IRQHandler+0x30c>
        return;
 8000f0a:	bf00      	nop
    }
  }
}
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop

08000f14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
 8000f20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	6812      	ldr	r2, [r2, #0]
 8000f2a:	6812      	ldr	r2, [r2, #0]
 8000f2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	2b40      	cmp	r3, #64	; 0x40
 8000f40:	d108      	bne.n	8000f54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000f52:	e007      	b.n	8000f64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68ba      	ldr	r2, [r7, #8]
 8000f5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	60da      	str	r2, [r3, #12]
}
 8000f64:	bf00      	nop
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	3b10      	subs	r3, #16
 8000f80:	4a14      	ldr	r2, [pc, #80]	; (8000fd4 <DMA_CalcBaseAndBitshift+0x64>)
 8000f82:	fba2 2303 	umull	r2, r3, r2, r3
 8000f86:	091b      	lsrs	r3, r3, #4
 8000f88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000f8a:	4a13      	ldr	r2, [pc, #76]	; (8000fd8 <DMA_CalcBaseAndBitshift+0x68>)
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	4413      	add	r3, r2
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d909      	bls.n	8000fb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000fa6:	f023 0303 	bic.w	r3, r3, #3
 8000faa:	1d1a      	adds	r2, r3, #4
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	659a      	str	r2, [r3, #88]	; 0x58
 8000fb0:	e007      	b.n	8000fc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000fba:	f023 0303 	bic.w	r3, r3, #3
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3714      	adds	r7, #20
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	aaaaaaab 	.word	0xaaaaaaab
 8000fd8:	0800e938 	.word	0x0800e938

08000fdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d11f      	bne.n	8001036 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	2b03      	cmp	r3, #3
 8000ffa:	d855      	bhi.n	80010a8 <DMA_CheckFifoParam+0xcc>
 8000ffc:	a201      	add	r2, pc, #4	; (adr r2, 8001004 <DMA_CheckFifoParam+0x28>)
 8000ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001002:	bf00      	nop
 8001004:	08001015 	.word	0x08001015
 8001008:	08001027 	.word	0x08001027
 800100c:	08001015 	.word	0x08001015
 8001010:	080010a9 	.word	0x080010a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d045      	beq.n	80010ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001024:	e042      	b.n	80010ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800102e:	d13f      	bne.n	80010b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001034:	e03c      	b.n	80010b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800103e:	d121      	bne.n	8001084 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	2b03      	cmp	r3, #3
 8001044:	d836      	bhi.n	80010b4 <DMA_CheckFifoParam+0xd8>
 8001046:	a201      	add	r2, pc, #4	; (adr r2, 800104c <DMA_CheckFifoParam+0x70>)
 8001048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104c:	0800105d 	.word	0x0800105d
 8001050:	08001063 	.word	0x08001063
 8001054:	0800105d 	.word	0x0800105d
 8001058:	08001075 	.word	0x08001075
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	73fb      	strb	r3, [r7, #15]
      break;
 8001060:	e02f      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001066:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d024      	beq.n	80010b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001072:	e021      	b.n	80010b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001078:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800107c:	d11e      	bne.n	80010bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001082:	e01b      	b.n	80010bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2b02      	cmp	r3, #2
 8001088:	d902      	bls.n	8001090 <DMA_CheckFifoParam+0xb4>
 800108a:	2b03      	cmp	r3, #3
 800108c:	d003      	beq.n	8001096 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800108e:	e018      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	73fb      	strb	r3, [r7, #15]
      break;
 8001094:	e015      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d00e      	beq.n	80010c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	73fb      	strb	r3, [r7, #15]
      break;
 80010a6:	e00b      	b.n	80010c0 <DMA_CheckFifoParam+0xe4>
      break;
 80010a8:	bf00      	nop
 80010aa:	e00a      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;
 80010ac:	bf00      	nop
 80010ae:	e008      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;
 80010b0:	bf00      	nop
 80010b2:	e006      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;
 80010b4:	bf00      	nop
 80010b6:	e004      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;
 80010b8:	bf00      	nop
 80010ba:	e002      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80010bc:	bf00      	nop
 80010be:	e000      	b.n	80010c2 <DMA_CheckFifoParam+0xe6>
      break;
 80010c0:	bf00      	nop
    }
  } 
  
  return status; 
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	; 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
 80010ea:	e16b      	b.n	80013c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010ec:	2201      	movs	r2, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	4013      	ands	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	429a      	cmp	r2, r3
 8001106:	f040 815a 	bne.w	80013be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b02      	cmp	r3, #2
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x4a>
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b12      	cmp	r3, #18
 8001118:	d123      	bne.n	8001162 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	08da      	lsrs	r2, r3, #3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3208      	adds	r2, #8
 8001122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	220f      	movs	r2, #15
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43db      	mvns	r3, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4013      	ands	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	691a      	ldr	r2, [r3, #16]
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	08da      	lsrs	r2, r3, #3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3208      	adds	r2, #8
 800115c:	69b9      	ldr	r1, [r7, #24]
 800115e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	2203      	movs	r2, #3
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 0203 	and.w	r2, r3, #3
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d00b      	beq.n	80011b6 <HAL_GPIO_Init+0xe6>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d007      	beq.n	80011b6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011aa:	2b11      	cmp	r3, #17
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b12      	cmp	r3, #18
 80011b4:	d130      	bne.n	8001218 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2203      	movs	r2, #3
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4013      	ands	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	68da      	ldr	r2, [r3, #12]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ec:	2201      	movs	r2, #1
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4013      	ands	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	f003 0201 	and.w	r2, r3, #1
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4313      	orrs	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	2203      	movs	r2, #3
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43db      	mvns	r3, r3
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001250:	2b00      	cmp	r3, #0
 8001252:	f000 80b4 	beq.w	80013be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	4a5f      	ldr	r2, [pc, #380]	; (80013d8 <HAL_GPIO_Init+0x308>)
 800125c:	4b5e      	ldr	r3, [pc, #376]	; (80013d8 <HAL_GPIO_Init+0x308>)
 800125e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001264:	6453      	str	r3, [r2, #68]	; 0x44
 8001266:	4b5c      	ldr	r3, [pc, #368]	; (80013d8 <HAL_GPIO_Init+0x308>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001272:	4a5a      	ldr	r2, [pc, #360]	; (80013dc <HAL_GPIO_Init+0x30c>)
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	3302      	adds	r3, #2
 800127a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f003 0303 	and.w	r3, r3, #3
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	220f      	movs	r2, #15
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a51      	ldr	r2, [pc, #324]	; (80013e0 <HAL_GPIO_Init+0x310>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d02b      	beq.n	80012f6 <HAL_GPIO_Init+0x226>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a50      	ldr	r2, [pc, #320]	; (80013e4 <HAL_GPIO_Init+0x314>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d025      	beq.n	80012f2 <HAL_GPIO_Init+0x222>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4f      	ldr	r2, [pc, #316]	; (80013e8 <HAL_GPIO_Init+0x318>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d01f      	beq.n	80012ee <HAL_GPIO_Init+0x21e>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a4e      	ldr	r2, [pc, #312]	; (80013ec <HAL_GPIO_Init+0x31c>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d019      	beq.n	80012ea <HAL_GPIO_Init+0x21a>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4d      	ldr	r2, [pc, #308]	; (80013f0 <HAL_GPIO_Init+0x320>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d013      	beq.n	80012e6 <HAL_GPIO_Init+0x216>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4c      	ldr	r2, [pc, #304]	; (80013f4 <HAL_GPIO_Init+0x324>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d00d      	beq.n	80012e2 <HAL_GPIO_Init+0x212>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4b      	ldr	r2, [pc, #300]	; (80013f8 <HAL_GPIO_Init+0x328>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d007      	beq.n	80012de <HAL_GPIO_Init+0x20e>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4a      	ldr	r2, [pc, #296]	; (80013fc <HAL_GPIO_Init+0x32c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d101      	bne.n	80012da <HAL_GPIO_Init+0x20a>
 80012d6:	2307      	movs	r3, #7
 80012d8:	e00e      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012da:	2308      	movs	r3, #8
 80012dc:	e00c      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012de:	2306      	movs	r3, #6
 80012e0:	e00a      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012e2:	2305      	movs	r3, #5
 80012e4:	e008      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012e6:	2304      	movs	r3, #4
 80012e8:	e006      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012ea:	2303      	movs	r3, #3
 80012ec:	e004      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012ee:	2302      	movs	r3, #2
 80012f0:	e002      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012f6:	2300      	movs	r3, #0
 80012f8:	69fa      	ldr	r2, [r7, #28]
 80012fa:	f002 0203 	and.w	r2, r2, #3
 80012fe:	0092      	lsls	r2, r2, #2
 8001300:	4093      	lsls	r3, r2
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001308:	4934      	ldr	r1, [pc, #208]	; (80013dc <HAL_GPIO_Init+0x30c>)
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	089b      	lsrs	r3, r3, #2
 800130e:	3302      	adds	r3, #2
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001316:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <HAL_GPIO_Init+0x330>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800133a:	4a31      	ldr	r2, [pc, #196]	; (8001400 <HAL_GPIO_Init+0x330>)
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001340:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <HAL_GPIO_Init+0x330>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001364:	4a26      	ldr	r2, [pc, #152]	; (8001400 <HAL_GPIO_Init+0x330>)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800136a:	4b25      	ldr	r3, [pc, #148]	; (8001400 <HAL_GPIO_Init+0x330>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	43db      	mvns	r3, r3
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	4013      	ands	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	4313      	orrs	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800138e:	4a1c      	ldr	r2, [pc, #112]	; (8001400 <HAL_GPIO_Init+0x330>)
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001394:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <HAL_GPIO_Init+0x330>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013b8:	4a11      	ldr	r2, [pc, #68]	; (8001400 <HAL_GPIO_Init+0x330>)
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	3301      	adds	r3, #1
 80013c2:	61fb      	str	r3, [r7, #28]
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	2b0f      	cmp	r3, #15
 80013c8:	f67f ae90 	bls.w	80010ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013cc:	bf00      	nop
 80013ce:	3724      	adds	r7, #36	; 0x24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40013800 	.word	0x40013800
 80013e0:	40020000 	.word	0x40020000
 80013e4:	40020400 	.word	0x40020400
 80013e8:	40020800 	.word	0x40020800
 80013ec:	40020c00 	.word	0x40020c00
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40021400 	.word	0x40021400
 80013f8:	40021800 	.word	0x40021800
 80013fc:	40021c00 	.word	0x40021c00
 8001400:	40013c00 	.word	0x40013c00

08001404 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800141a:	2300      	movs	r3, #0
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	e0ce      	b.n	80015be <HAL_GPIO_DeInit+0x1ba>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001420:	2201      	movs	r2, #1
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800142a:	683a      	ldr	r2, [r7, #0]
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4013      	ands	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	429a      	cmp	r2, r3
 8001438:	f040 80be 	bne.w	80015b8 <HAL_GPIO_DeInit+0x1b4>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	2103      	movs	r1, #3
 8001446:	fa01 f303 	lsl.w	r3, r1, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	401a      	ands	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	08da      	lsrs	r2, r3, #3
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	08d9      	lsrs	r1, r3, #3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	3108      	adds	r1, #8
 800145e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f003 0307 	and.w	r3, r3, #7
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	200f      	movs	r0, #15
 800146c:	fa00 f303 	lsl.w	r3, r0, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	4019      	ands	r1, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3208      	adds	r2, #8
 8001478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	2103      	movs	r1, #3
 8001486:	fa01 f303 	lsl.w	r3, r1, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	401a      	ands	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	2101      	movs	r1, #1
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	43db      	mvns	r3, r3
 80014a0:	401a      	ands	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	2103      	movs	r1, #3
 80014b0:	fa01 f303 	lsl.w	r3, r1, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	401a      	ands	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80014bc:	4a45      	ldr	r2, [pc, #276]	; (80015d4 <HAL_GPIO_DeInit+0x1d0>)
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	089b      	lsrs	r3, r3, #2
 80014c2:	3302      	adds	r3, #2
 80014c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	220f      	movs	r2, #15
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	68ba      	ldr	r2, [r7, #8]
 80014da:	4013      	ands	r3, r2
 80014dc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a3d      	ldr	r2, [pc, #244]	; (80015d8 <HAL_GPIO_DeInit+0x1d4>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d02b      	beq.n	800153e <HAL_GPIO_DeInit+0x13a>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a3c      	ldr	r2, [pc, #240]	; (80015dc <HAL_GPIO_DeInit+0x1d8>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d025      	beq.n	800153a <HAL_GPIO_DeInit+0x136>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a3b      	ldr	r2, [pc, #236]	; (80015e0 <HAL_GPIO_DeInit+0x1dc>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d01f      	beq.n	8001536 <HAL_GPIO_DeInit+0x132>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a3a      	ldr	r2, [pc, #232]	; (80015e4 <HAL_GPIO_DeInit+0x1e0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d019      	beq.n	8001532 <HAL_GPIO_DeInit+0x12e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a39      	ldr	r2, [pc, #228]	; (80015e8 <HAL_GPIO_DeInit+0x1e4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d013      	beq.n	800152e <HAL_GPIO_DeInit+0x12a>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a38      	ldr	r2, [pc, #224]	; (80015ec <HAL_GPIO_DeInit+0x1e8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d00d      	beq.n	800152a <HAL_GPIO_DeInit+0x126>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a37      	ldr	r2, [pc, #220]	; (80015f0 <HAL_GPIO_DeInit+0x1ec>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d007      	beq.n	8001526 <HAL_GPIO_DeInit+0x122>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a36      	ldr	r2, [pc, #216]	; (80015f4 <HAL_GPIO_DeInit+0x1f0>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d101      	bne.n	8001522 <HAL_GPIO_DeInit+0x11e>
 800151e:	2307      	movs	r3, #7
 8001520:	e00e      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 8001522:	2308      	movs	r3, #8
 8001524:	e00c      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 8001526:	2306      	movs	r3, #6
 8001528:	e00a      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 800152a:	2305      	movs	r3, #5
 800152c:	e008      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 800152e:	2304      	movs	r3, #4
 8001530:	e006      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 8001532:	2303      	movs	r3, #3
 8001534:	e004      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 8001536:	2302      	movs	r3, #2
 8001538:	e002      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <HAL_GPIO_DeInit+0x13c>
 800153e:	2300      	movs	r3, #0
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	f002 0203 	and.w	r2, r2, #3
 8001546:	0092      	lsls	r2, r2, #2
 8001548:	fa03 f202 	lsl.w	r2, r3, r2
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	429a      	cmp	r2, r3
 8001550:	d132      	bne.n	80015b8 <HAL_GPIO_DeInit+0x1b4>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	f003 0303 	and.w	r3, r3, #3
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	220f      	movs	r2, #15
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001562:	481c      	ldr	r0, [pc, #112]	; (80015d4 <HAL_GPIO_DeInit+0x1d0>)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	089b      	lsrs	r3, r3, #2
 8001568:	491a      	ldr	r1, [pc, #104]	; (80015d4 <HAL_GPIO_DeInit+0x1d0>)
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	0892      	lsrs	r2, r2, #2
 800156e:	3202      	adds	r2, #2
 8001570:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	43d2      	mvns	r2, r2
 8001578:	400a      	ands	r2, r1
 800157a:	3302      	adds	r3, #2
 800157c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001580:	491d      	ldr	r1, [pc, #116]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 8001582:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	43db      	mvns	r3, r3
 800158a:	4013      	ands	r3, r2
 800158c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800158e:	491a      	ldr	r1, [pc, #104]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	43db      	mvns	r3, r3
 8001598:	4013      	ands	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800159c:	4916      	ldr	r1, [pc, #88]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 800159e:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 80015a0:	689a      	ldr	r2, [r3, #8]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	43db      	mvns	r3, r3
 80015a6:	4013      	ands	r3, r2
 80015a8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80015aa:	4913      	ldr	r1, [pc, #76]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <HAL_GPIO_DeInit+0x1f4>)
 80015ae:	68da      	ldr	r2, [r3, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	43db      	mvns	r3, r3
 80015b4:	4013      	ands	r3, r2
 80015b6:	60cb      	str	r3, [r1, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2b0f      	cmp	r3, #15
 80015c2:	f67f af2d 	bls.w	8001420 <HAL_GPIO_DeInit+0x1c>
      }
    }
  }
}
 80015c6:	bf00      	nop
 80015c8:	371c      	adds	r7, #28
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40013800 	.word	0x40013800
 80015d8:	40020000 	.word	0x40020000
 80015dc:	40020400 	.word	0x40020400
 80015e0:	40020800 	.word	0x40020800
 80015e4:	40020c00 	.word	0x40020c00
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40021400 	.word	0x40021400
 80015f0:	40021800 	.word	0x40021800
 80015f4:	40021c00 	.word	0x40021c00
 80015f8:	40013c00 	.word	0x40013c00

080015fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	460b      	mov	r3, r1
 8001606:	807b      	strh	r3, [r7, #2]
 8001608:	4613      	mov	r3, r2
 800160a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800160c:	787b      	ldrb	r3, [r7, #1]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d003      	beq.n	800161a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001612:	887a      	ldrh	r2, [r7, #2]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001618:	e003      	b.n	8001622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800161a:	887b      	ldrh	r3, [r7, #2]
 800161c:	041a      	lsls	r2, r3, #16
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	619a      	str	r2, [r3, #24]
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800163c:	695a      	ldr	r2, [r3, #20]
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	4013      	ands	r3, r2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d006      	beq.n	8001654 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001646:	4a05      	ldr	r2, [pc, #20]	; (800165c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001648:	88fb      	ldrh	r3, [r7, #6]
 800164a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800164c:	88fb      	ldrh	r3, [r7, #6]
 800164e:	4618      	mov	r0, r3
 8001650:	f00c fe96 	bl	800e380 <HAL_GPIO_EXTI_Callback>
  }
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40013c00 	.word	0x40013c00

08001660 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{ 
 8001660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001662:	b08d      	sub	sp, #52	; 0x34
 8001664:	af0a      	add	r7, sp, #40	; 0x28
 8001666:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e03e      	b.n	80016f0 <HAL_HCD_Init+0x90>
  }
  
  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));
  
  hhcd->State = HAL_HCD_STATE_BUSY;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2203      	movs	r2, #3
 8001676:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_HCD_MspInit(hhcd);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f00c fa62 	bl	800db44 <HAL_HCD_MspInit>
  
  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f003 ffc4 	bl	8005612 <USB_DisableGlobalInt>
  
  /* Init the Core (common init.) */
  USB_CoreInit(hhcd->Instance, hhcd->Init);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	687e      	ldr	r6, [r7, #4]
 8001692:	466d      	mov	r5, sp
 8001694:	f106 0410 	add.w	r4, r6, #16
 8001698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800169c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80016a8:	1d33      	adds	r3, r6, #4
 80016aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ac:	6838      	ldr	r0, [r7, #0]
 80016ae:	f003 ff4e 	bl	800554e <USB_CoreInit>
  
  /* Force Host Mode*/
  USB_SetCurrentMode(hhcd->Instance , USB_OTG_HOST_MODE);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2101      	movs	r1, #1
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 ffbb 	bl	8005634 <USB_SetCurrentMode>
  
  /* Init Host */
  USB_HostInit(hhcd->Instance, hhcd->Init);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	687e      	ldr	r6, [r7, #4]
 80016c6:	466d      	mov	r5, sp
 80016c8:	f106 0410 	add.w	r4, r6, #16
 80016cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80016dc:	1d33      	adds	r3, r6, #4
 80016de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f004 f8cb 	bl	800587c <USB_HostInit>
  
  hhcd->State= HAL_HCD_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  
  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016f8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b089      	sub	sp, #36	; 0x24
 80016fc:	af04      	add	r7, sp, #16
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	4608      	mov	r0, r1
 8001702:	4611      	mov	r1, r2
 8001704:	461a      	mov	r2, r3
 8001706:	4603      	mov	r3, r0
 8001708:	70fb      	strb	r3, [r7, #3]
 800170a:	460b      	mov	r3, r1
 800170c:	70bb      	strb	r3, [r7, #2]
 800170e:	4613      	mov	r3, r2
 8001710:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd); 
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800171c:	2b01      	cmp	r3, #1
 800171e:	d101      	bne.n	8001724 <HAL_HCD_HC_Init+0x2c>
 8001720:	2302      	movs	r3, #2
 8001722:	e06c      	b.n	80017fe <HAL_HCD_HC_Init+0x106>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  hhcd->hc[ch_num].dev_addr = dev_address;
 800172c:	78fa      	ldrb	r2, [r7, #3]
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	440b      	add	r3, r1
 800173a:	3338      	adds	r3, #56	; 0x38
 800173c:	787a      	ldrb	r2, [r7, #1]
 800173e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001740:	78fa      	ldrb	r2, [r7, #3]
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	440b      	add	r3, r1
 800174e:	3340      	adds	r3, #64	; 0x40
 8001750:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001752:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001754:	78fa      	ldrb	r2, [r7, #3]
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	440b      	add	r3, r1
 8001762:	3339      	adds	r3, #57	; 0x39
 8001764:	78fa      	ldrb	r2, [r7, #3]
 8001766:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001768:	78fa      	ldrb	r2, [r7, #3]
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	4613      	mov	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4413      	add	r3, r2
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	440b      	add	r3, r1
 8001776:	333f      	adds	r3, #63	; 0x3f
 8001778:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800177c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7F;
 800177e:	78fa      	ldrb	r2, [r7, #3]
 8001780:	78bb      	ldrb	r3, [r7, #2]
 8001782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001786:	b2d8      	uxtb	r0, r3
 8001788:	6879      	ldr	r1, [r7, #4]
 800178a:	4613      	mov	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4413      	add	r3, r2
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	440b      	add	r3, r1
 8001794:	333a      	adds	r3, #58	; 0x3a
 8001796:	4602      	mov	r2, r0
 8001798:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_is_in = ((epnum & 0x80) == 0x80);
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	09db      	lsrs	r3, r3, #7
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	4618      	mov	r0, r3
 80017a8:	6879      	ldr	r1, [r7, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	440b      	add	r3, r1
 80017b4:	333b      	adds	r3, #59	; 0x3b
 80017b6:	4602      	mov	r2, r0
 80017b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].speed = speed;
 80017ba:	78fa      	ldrb	r2, [r7, #3]
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	440b      	add	r3, r1
 80017c8:	333c      	adds	r3, #60	; 0x3c
 80017ca:	f897 2020 	ldrb.w	r2, [r7, #32]
 80017ce:	701a      	strb	r2, [r3, #0]
  
  status =  USB_HC_Init(hhcd->Instance, 
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	787c      	ldrb	r4, [r7, #1]
 80017d6:	78ba      	ldrb	r2, [r7, #2]
 80017d8:	78f9      	ldrb	r1, [r7, #3]
 80017da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80017dc:	9302      	str	r3, [sp, #8]
 80017de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	4623      	mov	r3, r4
 80017ec:	f004 f9aa 	bl	8005b44 <USB_HC_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd); 
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  return status;
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	bd90      	pop	{r4, r7, pc}

08001806 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	460b      	mov	r3, r1
 8001810:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd);   
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800181c:	2b01      	cmp	r3, #1
 800181e:	d101      	bne.n	8001824 <HAL_HCD_HC_Halt+0x1e>
 8001820:	2302      	movs	r3, #2
 8001822:	e00f      	b.n	8001844 <HAL_HCD_HC_Halt+0x3e>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  USB_HC_Halt(hhcd->Instance, ch_num);   
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	78fa      	ldrb	r2, [r7, #3]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f004 fbce 	bl	8005fd6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  return status;
 8001842:	7bfb      	ldrb	r3, [r7, #15]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,  
                                           uint8_t token, 
                                           uint8_t* pbuff, 
                                           uint16_t length,
                                           uint8_t do_ping) 
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	4608      	mov	r0, r1
 8001856:	4611      	mov	r1, r2
 8001858:	461a      	mov	r2, r3
 800185a:	4603      	mov	r3, r0
 800185c:	70fb      	strb	r3, [r7, #3]
 800185e:	460b      	mov	r3, r1
 8001860:	70bb      	strb	r3, [r7, #2]
 8001862:	4613      	mov	r3, r2
 8001864:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	333b      	adds	r3, #59	; 0x3b
 8001876:	78ba      	ldrb	r2, [r7, #2]
 8001878:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type; 
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	440b      	add	r3, r1
 8001888:	333f      	adds	r3, #63	; 0x3f
 800188a:	787a      	ldrb	r2, [r7, #1]
 800188c:	701a      	strb	r2, [r3, #0]
  
  if(token == 0)
 800188e:	7c3b      	ldrb	r3, [r7, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10a      	bne.n	80018aa <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	440b      	add	r3, r1
 80018a2:	3342      	adds	r3, #66	; 0x42
 80018a4:	2203      	movs	r2, #3
 80018a6:	701a      	strb	r2, [r3, #0]
 80018a8:	e009      	b.n	80018be <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018aa:	78fa      	ldrb	r2, [r7, #3]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	440b      	add	r3, r1
 80018b8:	3342      	adds	r3, #66	; 0x42
 80018ba:	2202      	movs	r2, #2
 80018bc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Manage Data Toggle */
  switch(ep_type)
 80018be:	787b      	ldrb	r3, [r7, #1]
 80018c0:	2b03      	cmp	r3, #3
 80018c2:	f200 8104 	bhi.w	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
 80018c6:	a201      	add	r2, pc, #4	; (adr r2, 80018cc <HAL_HCD_HC_SubmitRequest+0x80>)
 80018c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018cc:	080018dd 	.word	0x080018dd
 80018d0:	08001ab3 	.word	0x08001ab3
 80018d4:	08001975 	.word	0x08001975
 80018d8:	08001a29 	.word	0x08001a29
  {
  case EP_TYPE_CTRL:
    if((token == 1) && (direction == 0)) /*send data */
 80018dc:	7c3b      	ldrb	r3, [r7, #16]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	f040 80f2 	bne.w	8001ac8 <HAL_HCD_HC_SubmitRequest+0x27c>
 80018e4:	78bb      	ldrb	r3, [r7, #2]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f040 80ee 	bne.w	8001ac8 <HAL_HCD_HC_SubmitRequest+0x27c>
    {
      if (length == 0)
 80018ec:	8b3b      	ldrh	r3, [r7, #24]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1;
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	440b      	add	r3, r1
 8001900:	3351      	adds	r3, #81	; 0x51
 8001902:	2201      	movs	r2, #1
 8001904:	701a      	strb	r2, [r3, #0]
      }
      
      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0)
 8001906:	78fa      	ldrb	r2, [r7, #3]
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	4613      	mov	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	440b      	add	r3, r1
 8001914:	3351      	adds	r3, #81	; 0x51
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d10a      	bne.n	8001932 <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 800191c:	78fa      	ldrb	r2, [r7, #3]
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	3342      	adds	r3, #66	; 0x42
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	e009      	b.n	8001946 <HAL_HCD_HC_SubmitRequest+0xfa>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001932:	78fa      	ldrb	r2, [r7, #3]
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	440b      	add	r3, r1
 8001940:	3342      	adds	r3, #66	; 0x42
 8001942:	2202      	movs	r2, #2
 8001944:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	6879      	ldr	r1, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4413      	add	r3, r2
 8001950:	00db      	lsls	r3, r3, #3
 8001952:	440b      	add	r3, r1
 8001954:	335c      	adds	r3, #92	; 0x5c
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b02      	cmp	r3, #2
 800195a:	f000 80b5 	beq.w	8001ac8 <HAL_HCD_HC_SubmitRequest+0x27c>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	440b      	add	r3, r1
 800196c:	333d      	adds	r3, #61	; 0x3d
 800196e:	7f3a      	ldrb	r2, [r7, #28]
 8001970:	701a      	strb	r2, [r3, #0]
      }
    }
    break;
 8001972:	e0a9      	b.n	8001ac8 <HAL_HCD_HC_SubmitRequest+0x27c>
  
  case EP_TYPE_BULK:
    if(direction == 0)
 8001974:	78bb      	ldrb	r3, [r7, #2]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d135      	bne.n	80019e6 <HAL_HCD_HC_SubmitRequest+0x19a>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0)
 800197a:	78fa      	ldrb	r2, [r7, #3]
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	440b      	add	r3, r1
 8001988:	3351      	adds	r3, #81	; 0x51
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d10a      	bne.n	80019a6 <HAL_HCD_HC_SubmitRequest+0x15a>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	440b      	add	r3, r1
 800199e:	3342      	adds	r3, #66	; 0x42
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
 80019a4:	e009      	b.n	80019ba <HAL_HCD_HC_SubmitRequest+0x16e>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	4413      	add	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	440b      	add	r3, r1
 80019b4:	3342      	adds	r3, #66	; 0x42
 80019b6:	2202      	movs	r2, #2
 80019b8:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 80019ba:	78fa      	ldrb	r2, [r7, #3]
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	440b      	add	r3, r1
 80019c8:	335c      	adds	r3, #92	; 0x5c
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d07d      	beq.n	8001acc <HAL_HCD_HC_SubmitRequest+0x280>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	440b      	add	r3, r1
 80019de:	333d      	adds	r3, #61	; 0x3d
 80019e0:	7f3a      	ldrb	r2, [r7, #28]
 80019e2:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    
    break;
 80019e4:	e072      	b.n	8001acc <HAL_HCD_HC_SubmitRequest+0x280>
      if( hhcd->hc[ch_num].toggle_in == 0)
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4413      	add	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	440b      	add	r3, r1
 80019f4:	3350      	adds	r3, #80	; 0x50
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d10a      	bne.n	8001a12 <HAL_HCD_HC_SubmitRequest+0x1c6>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	440b      	add	r3, r1
 8001a0a:	3342      	adds	r3, #66	; 0x42
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
    break;
 8001a10:	e05c      	b.n	8001acc <HAL_HCD_HC_SubmitRequest+0x280>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a12:	78fa      	ldrb	r2, [r7, #3]
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	4613      	mov	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	440b      	add	r3, r1
 8001a20:	3342      	adds	r3, #66	; 0x42
 8001a22:	2202      	movs	r2, #2
 8001a24:	701a      	strb	r2, [r3, #0]
    break;
 8001a26:	e051      	b.n	8001acc <HAL_HCD_HC_SubmitRequest+0x280>
  case EP_TYPE_INTR:
    if(direction == 0)
 8001a28:	78bb      	ldrb	r3, [r7, #2]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d120      	bne.n	8001a70 <HAL_HCD_HC_SubmitRequest+0x224>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0)
 8001a2e:	78fa      	ldrb	r2, [r7, #3]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	4413      	add	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3351      	adds	r3, #81	; 0x51
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10a      	bne.n	8001a5a <HAL_HCD_HC_SubmitRequest+0x20e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	440b      	add	r3, r1
 8001a52:	3342      	adds	r3, #66	; 0x42
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8001a58:	e039      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	440b      	add	r3, r1
 8001a68:	3342      	adds	r3, #66	; 0x42
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	701a      	strb	r2, [r3, #0]
    break;
 8001a6e:	e02e      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
      if( hhcd->hc[ch_num].toggle_in == 0)
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3350      	adds	r3, #80	; 0x50
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10a      	bne.n	8001a9c <HAL_HCD_HC_SubmitRequest+0x250>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a86:	78fa      	ldrb	r2, [r7, #3]
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4413      	add	r3, r2
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	440b      	add	r3, r1
 8001a94:	3342      	adds	r3, #66	; 0x42
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
    break;
 8001a9a:	e018      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3342      	adds	r3, #66	; 0x42
 8001aac:	2202      	movs	r2, #2
 8001aae:	701a      	strb	r2, [r3, #0]
    break;
 8001ab0:	e00d      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
    
  case EP_TYPE_ISOC: 
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ab2:	78fa      	ldrb	r2, [r7, #3]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	440b      	add	r3, r1
 8001ac0:	3342      	adds	r3, #66	; 0x42
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
    break;  
 8001ac6:	e002      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
    break;
 8001ac8:	bf00      	nop
 8001aca:	e000      	b.n	8001ace <HAL_HCD_HC_SubmitRequest+0x282>
    break;
 8001acc:	bf00      	nop
  }
  
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ace:	78fa      	ldrb	r2, [r7, #3]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	440b      	add	r3, r1
 8001adc:	3344      	adds	r3, #68	; 0x44
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001ae2:	78fa      	ldrb	r2, [r7, #3]
 8001ae4:	8b39      	ldrh	r1, [r7, #24]
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	4403      	add	r3, r0
 8001af2:	3348      	adds	r3, #72	; 0x48
 8001af4:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;  
 8001af6:	78fa      	ldrb	r2, [r7, #3]
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	440b      	add	r3, r1
 8001b04:	335c      	adds	r3, #92	; 0x5c
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0;
 8001b0a:	78fa      	ldrb	r2, [r7, #3]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	440b      	add	r3, r1
 8001b18:	334c      	adds	r3, #76	; 0x4c
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	6879      	ldr	r1, [r7, #4]
 8001b22:	4613      	mov	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	4413      	add	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3339      	adds	r3, #57	; 0x39
 8001b2e:	78fa      	ldrb	r2, [r7, #3]
 8001b30:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b32:	78fa      	ldrb	r2, [r7, #3]
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	440b      	add	r3, r1
 8001b40:	335d      	adds	r3, #93	; 0x5d
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
  
  return USB_HC_StartXfer(hhcd->Instance, &(hhcd->hc[ch_num]), hhcd->Init.dma_enable);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	78fa      	ldrb	r2, [r7, #3]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	3338      	adds	r3, #56	; 0x38
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	18d1      	adds	r1, r2, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	461a      	mov	r2, r3
 8001b62:	f004 f8eb 	bl	8005d3c <USB_HC_StartXfer>
 8001b66:	4603      	mov	r3, r0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	613b      	str	r3, [r7, #16]
  uint32_t i = 0U , interrupt = 0U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
  
  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f003 fe33 	bl	80057f6 <USB_GetMode>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	f040 80e9 	bne.w	8001d6a <HAL_HCD_IRQHandler+0x1fa>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd)) 
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f003 fe15 	bl	80057cc <USB_ReadInterrupts>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 80df 	beq.w	8001d68 <HAL_HCD_IRQHandler+0x1f8>
    {
      return;
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f003 fe0c 	bl	80057cc <USB_ReadInterrupts>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001bbe:	d104      	bne.n	8001bca <HAL_HCD_IRQHandler+0x5a>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001bc8:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f003 fdfc 	bl	80057cc <USB_ReadInterrupts>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001bde:	d104      	bne.n	8001bea <HAL_HCD_IRQHandler+0x7a>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001be8:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f003 fdec 	bl	80057cc <USB_ReadInterrupts>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001bfe:	d104      	bne.n	8001c0a <HAL_HCD_IRQHandler+0x9a>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001c08:	615a      	str	r2, [r3, #20]
    }   
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fddc 	bl	80057cc <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d103      	bne.n	8001c26 <HAL_HCD_IRQHandler+0xb6>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2202      	movs	r2, #2
 8001c24:	615a      	str	r2, [r3, #20]
    }     
    
    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f003 fdce 	bl	80057cc <USB_ReadInterrupts>
 8001c30:	4603      	mov	r3, r0
 8001c32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c3a:	d118      	bne.n	8001c6e <HAL_HCD_IRQHandler+0xfe>
    {
      
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001c42:	461a      	mov	r2, r3
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001c50:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f00b ffde 	bl	800dc14 <HAL_HCD_Disconnect_Callback>
      USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f003 feb8 	bl	80059d4 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c6c:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f003 fdaa 	bl	80057cc <USB_ReadInterrupts>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c82:	d102      	bne.n	8001c8a <HAL_HCD_IRQHandler+0x11a>
    {
      HCD_Port_IRQHandler (hhcd);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f001 f81b 	bl	8002cc0 <HCD_Port_IRQHandler>
    }
    
    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f003 fd9c 	bl	80057cc <USB_ReadInterrupts>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	d106      	bne.n	8001cac <HAL_HCD_IRQHandler+0x13c>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f00b ff9c 	bl	800dbdc <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2208      	movs	r2, #8
 8001caa:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f003 fd8b 	bl	80057cc <USB_ReadInterrupts>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001cc0:	d134      	bne.n	8001d2c <HAL_HCD_IRQHandler+0x1bc>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 f976 	bl	8005fb8 <USB_HC_ReadInterrupt>
 8001ccc:	60f8      	str	r0, [r7, #12]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e021      	b.n	8001d18 <HAL_HCD_IRQHandler+0x1a8>
      {
        if (interrupt & (1U << i))
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	409a      	lsls	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d017      	beq.n	8001d12 <HAL_HCD_IRQHandler+0x1a2>
        {
          if ((USBx_HC(i)->HCCHAR) &  USB_OTG_HCCHAR_EPDIR)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <HAL_HCD_IRQHandler+0x196>
          {
            HCD_HC_IN_IRQHandler(hhcd, i);
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f8ca 	bl	8001e98 <HCD_HC_IN_IRQHandler>
 8001d04:	e005      	b.n	8001d12 <HAL_HCD_IRQHandler+0x1a2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, i);
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 fc03 	bl	8002518 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	3301      	adds	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d8d8      	bhi.n	8001cd4 <HAL_HCD_IRQHandler+0x164>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d2a:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Rx Queue Level Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f003 fd4b 	bl	80057cc <USB_ReadInterrupts>
 8001d36:	4603      	mov	r3, r0
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	2b10      	cmp	r3, #16
 8001d3e:	d114      	bne.n	8001d6a <HAL_HCD_IRQHandler+0x1fa>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	6812      	ldr	r2, [r2, #0]
 8001d48:	6992      	ldr	r2, [r2, #24]
 8001d4a:	f022 0210 	bic.w	r2, r2, #16
 8001d4e:	619a      	str	r2, [r3, #24]
      
      HCD_RXQLVL_IRQHandler (hhcd);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 ff03 	bl	8002b5c <HCD_RXQLVL_IRQHandler>
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6992      	ldr	r2, [r2, #24]
 8001d60:	f042 0210 	orr.w	r2, r2, #16
 8001d64:	619a      	str	r2, [r3, #24]
 8001d66:	e000      	b.n	8001d6a <HAL_HCD_IRQHandler+0x1fa>
      return;
 8001d68:	bf00      	nop
    }
  }
}
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{ 
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d101      	bne.n	8001d86 <HAL_HCD_Start+0x16>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e013      	b.n	8001dae <HAL_HCD_Start+0x3e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_HCD_ENABLE(hhcd);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f003 fc2c 	bl	80055f0 <USB_EnableGlobalInt>
  USB_DriveVbus(hhcd->Instance, 1U);  
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f003 fe77 	bl	8005a92 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd); 
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{ 
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d101      	bne.n	8001dcc <HAL_HCD_Stop+0x16>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	e00d      	b.n	8001de8 <HAL_HCD_Stop+0x32>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  USB_StopHost(hhcd->Instance);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 fa21 	bl	8006220 <USB_StopHost>
  __HAL_UNLOCK(hhcd); 
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f003 fe23 	bl	8005a48 <USB_ResetPort>
 8001e02:	4603      	mov	r3, r0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/ 
  *            URB_ERROR/  
  *            URB_STALL      
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e18:	78fa      	ldrb	r2, [r7, #3]
 8001e1a:	6879      	ldr	r1, [r7, #4]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	440b      	add	r3, r1
 8001e26:	335c      	adds	r3, #92	; 0x5c
 8001e28:	781b      	ldrb	r3, [r3, #0]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count; 
 8001e42:	78fa      	ldrb	r2, [r7, #3]
 8001e44:	6879      	ldr	r1, [r7, #4]
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	440b      	add	r3, r1
 8001e50:	334c      	adds	r3, #76	; 0x4c
 8001e52:	681b      	ldr	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f003 fe5a 	bl	8005b26 <USB_GetCurrentFrame>
 8001e72:	4603      	mov	r3, r0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 fe39 	bl	8005b00 <USB_GetHostSpeed>
 8001e8e:	4603      	mov	r3, r0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval None
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	015a      	lsls	r2, r3, #5
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d01a      	beq.n	8001efa <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	015a      	lsls	r2, r3, #5
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	015a      	lsls	r2, r3, #5
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4413      	add	r3, r2
 8001ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	f043 0302 	orr.w	r3, r3, #2
 8001ef6:	60cb      	str	r3, [r1, #12]
 8001ef8:	e094      	b.n	8002024 <HCD_HC_IN_IRQHandler+0x18c>
  }  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8001efa:	78fb      	ldrb	r3, [r7, #3]
 8001efc:	015a      	lsls	r2, r3, #5
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4413      	add	r3, r2
 8001f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 0320 	and.w	r3, r3, #32
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d009      	beq.n	8001f24 <HCD_HC_IN_IRQHandler+0x8c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	015a      	lsls	r2, r3, #5
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4413      	add	r3, r2
 8001f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	2320      	movs	r3, #32
 8001f20:	6093      	str	r3, [r2, #8]
 8001f22:	e07f      	b.n	8002024 <HCD_HC_IN_IRQHandler+0x18c>
  }
  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	015a      	lsls	r2, r3, #5
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d034      	beq.n	8001fa4 <HCD_HC_IN_IRQHandler+0x10c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001f3a:	78fb      	ldrb	r3, [r7, #3]
 8001f3c:	015a      	lsls	r2, r3, #5
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4413      	add	r3, r2
 8001f42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f46:	4619      	mov	r1, r3
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	015a      	lsls	r2, r3, #5
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4413      	add	r3, r2
 8001f50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	f043 0302 	orr.w	r3, r3, #2
 8001f5a:	60cb      	str	r3, [r1, #12]
    hhcd->hc[chnum].state = HC_STALL;
 8001f5c:	78fa      	ldrb	r2, [r7, #3]
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	440b      	add	r3, r1
 8001f6a:	335d      	adds	r3, #93	; 0x5d
 8001f6c:	2205      	movs	r2, #5
 8001f6e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	015a      	lsls	r2, r3, #5
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4413      	add	r3, r2
 8001f78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2310      	movs	r3, #16
 8001f80:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);    
 8001f82:	78fb      	ldrb	r3, [r7, #3]
 8001f84:	015a      	lsls	r2, r3, #5
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	4413      	add	r3, r2
 8001f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f8e:	461a      	mov	r2, r3
 8001f90:	2308      	movs	r3, #8
 8001f92:	6093      	str	r3, [r2, #8]
    USB_HC_Halt(hhcd->Instance, chnum);    
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f004 f81a 	bl	8005fd6 <USB_HC_Halt>
 8001fa2:	e03f      	b.n	8002024 <HCD_HC_IN_IRQHandler+0x18c>
  }
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8001fa4:	78fb      	ldrb	r3, [r7, #3]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d034      	beq.n	8002024 <HCD_HC_IN_IRQHandler+0x18c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001fba:	78fb      	ldrb	r3, [r7, #3]
 8001fbc:	015a      	lsls	r2, r3, #5
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	78fb      	ldrb	r3, [r7, #3]
 8001fca:	015a      	lsls	r2, r3, #5
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	4413      	add	r3, r2
 8001fd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f043 0302 	orr.w	r3, r3, #2
 8001fda:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f003 fff6 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);    
 8001fea:	78fb      	ldrb	r3, [r7, #3]
 8001fec:	015a      	lsls	r2, r3, #5
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	2310      	movs	r3, #16
 8001ffa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001ffc:	78fa      	ldrb	r2, [r7, #3]
 8001ffe:	6879      	ldr	r1, [r7, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	440b      	add	r3, r1
 800200a:	335d      	adds	r3, #93	; 0x5d
 800200c:	2208      	movs	r2, #8
 800200e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	015a      	lsls	r2, r3, #5
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800201c:	461a      	mov	r2, r3
 800201e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002022:	6093      	str	r3, [r2, #8]
  }    
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	015a      	lsls	r2, r3, #5
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002036:	2b00      	cmp	r3, #0
 8002038:	d022      	beq.n	8002080 <HCD_HC_IN_IRQHandler+0x1e8>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800203a:	78fb      	ldrb	r3, [r7, #3]
 800203c:	015a      	lsls	r2, r3, #5
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4413      	add	r3, r2
 8002042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002046:	4619      	mov	r1, r3
 8002048:	78fb      	ldrb	r3, [r7, #3]
 800204a:	015a      	lsls	r2, r3, #5
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4413      	add	r3, r2
 8002050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	f043 0302 	orr.w	r3, r3, #2
 800205a:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	78fa      	ldrb	r2, [r7, #3]
 8002062:	4611      	mov	r1, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f003 ffb6 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800206a:	78fb      	ldrb	r3, [r7, #3]
 800206c:	015a      	lsls	r2, r3, #5
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4413      	add	r3, r2
 8002072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002076:	461a      	mov	r2, r3
 8002078:	f44f 7300 	mov.w	r3, #512	; 0x200
 800207c:	6093      	str	r3, [r2, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
      tmpreg |= USB_OTG_HCCHAR_CHENA;
      USBx_HC(chnum)->HCCHAR = tmpreg;
    }
  }
}
 800207e:	e247      	b.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 80c0 	beq.w	8002218 <HCD_HC_IN_IRQHandler+0x380>
    if (hhcd->Init.dma_enable)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01b      	beq.n	80020d8 <HCD_HC_IN_IRQHandler+0x240>
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	78f9      	ldrb	r1, [r7, #3]
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	460b      	mov	r3, r1
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	440b      	add	r3, r1
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	4403      	add	r3, r0
 80020b0:	3348      	adds	r3, #72	; 0x48
 80020b2:	6819      	ldr	r1, [r3, #0]
        (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	0158      	lsls	r0, r3, #5
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4403      	add	r3, r0
 80020bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 80020c6:	1ac9      	subs	r1, r1, r3
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	4613      	mov	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	4403      	add	r3, r0
 80020d4:	334c      	adds	r3, #76	; 0x4c
 80020d6:	6019      	str	r1, [r3, #0]
    hhcd->hc[chnum].state = HC_XFRC;
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	440b      	add	r3, r1
 80020e6:	335d      	adds	r3, #93	; 0x5d
 80020e8:	2201      	movs	r2, #1
 80020ea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	440b      	add	r3, r1
 80020fa:	3358      	adds	r3, #88	; 0x58
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	015a      	lsls	r2, r3, #5
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4413      	add	r3, r2
 8002108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800210c:	461a      	mov	r2, r3
 800210e:	2301      	movs	r3, #1
 8002110:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	440b      	add	r3, r1
 8002120:	333f      	adds	r3, #63	; 0x3f
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HCD_HC_IN_IRQHandler+0x2a6>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	440b      	add	r3, r1
 8002136:	333f      	adds	r3, #63	; 0x3f
 8002138:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 800213a:	2b02      	cmp	r3, #2
 800213c:	d121      	bne.n	8002182 <HCD_HC_IN_IRQHandler+0x2ea>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800213e:	78fb      	ldrb	r3, [r7, #3]
 8002140:	015a      	lsls	r2, r3, #5
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	4413      	add	r3, r2
 8002146:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800214a:	4619      	mov	r1, r3
 800214c:	78fb      	ldrb	r3, [r7, #3]
 800214e:	015a      	lsls	r2, r3, #5
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4413      	add	r3, r2
 8002154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f043 0302 	orr.w	r3, r3, #2
 800215e:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f003 ff34 	bl	8005fd6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800216e:	78fb      	ldrb	r3, [r7, #3]
 8002170:	015a      	lsls	r2, r3, #5
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4413      	add	r3, r2
 8002176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800217a:	461a      	mov	r2, r3
 800217c:	2310      	movs	r3, #16
 800217e:	6093      	str	r3, [r2, #8]
 8002180:	e033      	b.n	80021ea <HCD_HC_IN_IRQHandler+0x352>
    else if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002182:	78fa      	ldrb	r2, [r7, #3]
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	440b      	add	r3, r1
 8002190:	333f      	adds	r3, #63	; 0x3f
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b03      	cmp	r3, #3
 8002196:	d128      	bne.n	80021ea <HCD_HC_IN_IRQHandler+0x352>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	015a      	lsls	r2, r3, #5
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4413      	add	r3, r2
 80021a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a4:	4619      	mov	r1, r3
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	015a      	lsls	r2, r3, #5
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4413      	add	r3, r2
 80021ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80021b8:	600b      	str	r3, [r1, #0]
      hhcd->hc[chnum].urb_state = URB_DONE; 
 80021ba:	78fa      	ldrb	r2, [r7, #3]
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	440b      	add	r3, r1
 80021c8:	335c      	adds	r3, #92	; 0x5c
 80021ca:	2201      	movs	r2, #1
 80021cc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80021ce:	78fa      	ldrb	r2, [r7, #3]
 80021d0:	6879      	ldr	r1, [r7, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	440b      	add	r3, r1
 80021dc:	335c      	adds	r3, #92	; 0x5c
 80021de:	781a      	ldrb	r2, [r3, #0]
 80021e0:	78fb      	ldrb	r3, [r7, #3]
 80021e2:	4619      	mov	r1, r3
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f00b fd23 	bl	800dc30 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[chnum].toggle_in ^= 1U;
 80021ea:	78fa      	ldrb	r2, [r7, #3]
 80021ec:	78f9      	ldrb	r1, [r7, #3]
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4403      	add	r3, r0
 80021fa:	3350      	adds	r3, #80	; 0x50
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	f083 0301 	eor.w	r3, r3, #1
 8002202:	b2d8      	uxtb	r0, r3
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	440b      	add	r3, r1
 8002210:	3350      	adds	r3, #80	; 0x50
 8002212:	4602      	mov	r2, r0
 8002214:	701a      	strb	r2, [r3, #0]
}
 8002216:	e17b      	b.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	015a      	lsls	r2, r3, #5
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 80b7 	beq.w	800239e <HCD_HC_IN_IRQHandler+0x506>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	015a      	lsls	r2, r3, #5
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4413      	add	r3, r2
 8002238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800223c:	4619      	mov	r1, r3
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	015a      	lsls	r2, r3, #5
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4413      	add	r3, r2
 8002246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f023 0302 	bic.w	r3, r3, #2
 8002250:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	440b      	add	r3, r1
 8002260:	335d      	adds	r3, #93	; 0x5d
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d10a      	bne.n	800227e <HCD_HC_IN_IRQHandler+0x3e6>
      hhcd->hc[chnum].urb_state  = URB_DONE;      
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4413      	add	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	440b      	add	r3, r1
 8002276:	335c      	adds	r3, #92	; 0x5c
 8002278:	2201      	movs	r2, #1
 800227a:	701a      	strb	r2, [r3, #0]
 800227c:	e077      	b.n	800236e <HCD_HC_IN_IRQHandler+0x4d6>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 800227e:	78fa      	ldrb	r2, [r7, #3]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	440b      	add	r3, r1
 800228c:	335d      	adds	r3, #93	; 0x5d
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b05      	cmp	r3, #5
 8002292:	d10a      	bne.n	80022aa <HCD_HC_IN_IRQHandler+0x412>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	335c      	adds	r3, #92	; 0x5c
 80022a4:	2205      	movs	r2, #5
 80022a6:	701a      	strb	r2, [r3, #0]
 80022a8:	e061      	b.n	800236e <HCD_HC_IN_IRQHandler+0x4d6>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	440b      	add	r3, r1
 80022b8:	335d      	adds	r3, #93	; 0x5d
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b06      	cmp	r3, #6
 80022be:	d00a      	beq.n	80022d6 <HCD_HC_IN_IRQHandler+0x43e>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	4413      	add	r3, r2
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	440b      	add	r3, r1
 80022ce:	335d      	adds	r3, #93	; 0x5d
 80022d0:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d14b      	bne.n	800236e <HCD_HC_IN_IRQHandler+0x4d6>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 80022d6:	78fa      	ldrb	r2, [r7, #3]
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	440b      	add	r3, r1
 80022e4:	3358      	adds	r3, #88	; 0x58
 80022e6:	6819      	ldr	r1, [r3, #0]
 80022e8:	1c48      	adds	r0, r1, #1
 80022ea:	687c      	ldr	r4, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4423      	add	r3, r4
 80022f6:	3358      	adds	r3, #88	; 0x58
 80022f8:	6018      	str	r0, [r3, #0]
 80022fa:	2903      	cmp	r1, #3
 80022fc:	d914      	bls.n	8002328 <HCD_HC_IN_IRQHandler+0x490>
        hhcd->hc[chnum].ErrCnt = 0U;
 80022fe:	78fa      	ldrb	r2, [r7, #3]
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	440b      	add	r3, r1
 800230c:	3358      	adds	r3, #88	; 0x58
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002312:	78fa      	ldrb	r2, [r7, #3]
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	440b      	add	r3, r1
 8002320:	335c      	adds	r3, #92	; 0x5c
 8002322:	2204      	movs	r2, #4
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	e009      	b.n	800233c <HCD_HC_IN_IRQHandler+0x4a4>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	440b      	add	r3, r1
 8002336:	335c      	adds	r3, #92	; 0x5c
 8002338:	2202      	movs	r2, #2
 800233a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 800233c:	78fb      	ldrb	r3, [r7, #3]
 800233e:	015a      	lsls	r2, r3, #5
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4413      	add	r3, r2
 8002344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002352:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800235a:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 800235c:	78fb      	ldrb	r3, [r7, #3]
 800235e:	015a      	lsls	r2, r3, #5
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4413      	add	r3, r2
 8002364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002368:	461a      	mov	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4413      	add	r3, r2
 8002376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800237a:	461a      	mov	r2, r3
 800237c:	2302      	movs	r3, #2
 800237e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	335c      	adds	r3, #92	; 0x5c
 8002390:	781a      	ldrb	r2, [r3, #0]
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	4619      	mov	r1, r3
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f00b fc4a 	bl	800dc30 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800239c:	e0b8      	b.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 800239e:	78fb      	ldrb	r3, [r7, #3]
 80023a0:	015a      	lsls	r2, r3, #5
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4413      	add	r3, r2
 80023a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d03d      	beq.n	8002430 <HCD_HC_IN_IRQHandler+0x598>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023c0:	4619      	mov	r1, r3
 80023c2:	78fb      	ldrb	r3, [r7, #3]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	60cb      	str	r3, [r1, #12]
    hhcd->hc[chnum].ErrCnt++;
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	3358      	adds	r3, #88	; 0x58
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	1c59      	adds	r1, r3, #1
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4403      	add	r3, r0
 80023f6:	3358      	adds	r3, #88	; 0x58
 80023f8:	6019      	str	r1, [r3, #0]
    hhcd->hc[chnum].state = HC_XACTERR;
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	440b      	add	r3, r1
 8002408:	335d      	adds	r3, #93	; 0x5d
 800240a:	2206      	movs	r2, #6
 800240c:	701a      	strb	r2, [r3, #0]
    USB_HC_Halt(hhcd->Instance, chnum);     
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	78fa      	ldrb	r2, [r7, #3]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f003 fddd 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	015a      	lsls	r2, r3, #5
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002428:	461a      	mov	r2, r3
 800242a:	2380      	movs	r3, #128	; 0x80
 800242c:	6093      	str	r3, [r2, #8]
}
 800242e:	e06f      	b.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8002430:	78fb      	ldrb	r3, [r7, #3]
 8002432:	015a      	lsls	r2, r3, #5
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4413      	add	r3, r2
 8002438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	2b00      	cmp	r3, #0
 8002444:	d064      	beq.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
    if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002446:	78fa      	ldrb	r2, [r7, #3]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	440b      	add	r3, r1
 8002454:	333f      	adds	r3, #63	; 0x3f
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2b03      	cmp	r3, #3
 800245a:	d117      	bne.n	800248c <HCD_HC_IN_IRQHandler+0x5f4>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	015a      	lsls	r2, r3, #5
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4413      	add	r3, r2
 8002464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002468:	4619      	mov	r1, r3
 800246a:	78fb      	ldrb	r3, [r7, #3]
 800246c:	015a      	lsls	r2, r3, #5
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4413      	add	r3, r2
 8002472:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f043 0302 	orr.w	r3, r3, #2
 800247c:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);  
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	4611      	mov	r1, r2
 8002486:	4618      	mov	r0, r3
 8002488:	f003 fda5 	bl	8005fd6 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	440b      	add	r3, r1
 800249a:	335d      	adds	r3, #93	; 0x5d
 800249c:	2203      	movs	r2, #3
 800249e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	015a      	lsls	r2, r3, #5
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4413      	add	r3, r2
 80024a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ac:	461a      	mov	r2, r3
 80024ae:	2310      	movs	r3, #16
 80024b0:	6093      	str	r3, [r2, #8]
    if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 80024b2:	78fa      	ldrb	r2, [r7, #3]
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	4413      	add	r3, r2
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	440b      	add	r3, r1
 80024c0:	333f      	adds	r3, #63	; 0x3f
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <HCD_HC_IN_IRQHandler+0x646>
              (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024c8:	78fa      	ldrb	r2, [r7, #3]
 80024ca:	6879      	ldr	r1, [r7, #4]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	440b      	add	r3, r1
 80024d6:	333f      	adds	r3, #63	; 0x3f
 80024d8:	781b      	ldrb	r3, [r3, #0]
    if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d118      	bne.n	8002510 <HCD_HC_IN_IRQHandler+0x678>
      tmpreg = USBx_HC(chnum)->HCCHAR;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024f4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024fc:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	015a      	lsls	r2, r3, #5
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	4413      	add	r3, r2
 8002506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800250a:	461a      	mov	r2, r3
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	6013      	str	r3, [r2, #0]
}
 8002510:	bf00      	nop
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	bd90      	pop	{r4, r7, pc}

08002518 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval None
  */
static void HCD_HC_OUT_IRQHandler  (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	60fb      	str	r3, [r7, #12]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	015a      	lsls	r2, r3, #5
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4413      	add	r3, r2
 8002532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d01a      	beq.n	8002576 <HCD_HC_OUT_IRQHandler+0x5e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	015a      	lsls	r2, r3, #5
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254c:	461a      	mov	r2, r3
 800254e:	2304      	movs	r3, #4
 8002550:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002552:	78fb      	ldrb	r3, [r7, #3]
 8002554:	015a      	lsls	r2, r3, #5
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4413      	add	r3, r2
 800255a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255e:	4619      	mov	r1, r3
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4413      	add	r3, r2
 8002568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	60cb      	str	r3, [r1, #12]
    }
    
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
  }
} 
 8002574:	e2ed      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	015a      	lsls	r2, r3, #5
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	4413      	add	r3, r2
 800257e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b00      	cmp	r3, #0
 800258a:	d041      	beq.n	8002610 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	015a      	lsls	r2, r3, #5
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4413      	add	r3, r2
 8002594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002598:	461a      	mov	r2, r3
 800259a:	2320      	movs	r3, #32
 800259c:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[chnum].do_ping == 1U)
 800259e:	78fa      	ldrb	r2, [r7, #3]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	440b      	add	r3, r1
 80025ac:	333d      	adds	r3, #61	; 0x3d
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	f040 82ce 	bne.w	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
      hhcd->hc[chnum].state = HC_NYET;     
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	440b      	add	r3, r1
 80025c4:	335d      	adds	r3, #93	; 0x5d
 80025c6:	2204      	movs	r2, #4
 80025c8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	015a      	lsls	r2, r3, #5
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4413      	add	r3, r2
 80025d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d6:	4619      	mov	r1, r3
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	015a      	lsls	r2, r3, #5
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4413      	add	r3, r2
 80025e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f043 0302 	orr.w	r3, r3, #2
 80025ea:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f003 fcee 	bl	8005fd6 <USB_HC_Halt>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80025fa:	78fa      	ldrb	r2, [r7, #3]
 80025fc:	6879      	ldr	r1, [r7, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	440b      	add	r3, r1
 8002608:	335c      	adds	r3, #92	; 0x5c
 800260a:	2202      	movs	r2, #2
 800260c:	701a      	strb	r2, [r3, #0]
} 
 800260e:	e2a0      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NYET)
 8002610:	78fb      	ldrb	r3, [r7, #3]
 8002612:	015a      	lsls	r2, r3, #5
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4413      	add	r3, r2
 8002618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002622:	2b00      	cmp	r3, #0
 8002624:	d035      	beq.n	8002692 <HCD_HC_OUT_IRQHandler+0x17a>
    hhcd->hc[chnum].state = HC_NYET;
 8002626:	78fa      	ldrb	r2, [r7, #3]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	440b      	add	r3, r1
 8002634:	335d      	adds	r3, #93	; 0x5d
 8002636:	2204      	movs	r2, #4
 8002638:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt= 0U;    
 800263a:	78fa      	ldrb	r2, [r7, #3]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	440b      	add	r3, r1
 8002648:	3358      	adds	r3, #88	; 0x58
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800264e:	78fb      	ldrb	r3, [r7, #3]
 8002650:	015a      	lsls	r2, r3, #5
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4413      	add	r3, r2
 8002656:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800265a:	4619      	mov	r1, r3
 800265c:	78fb      	ldrb	r3, [r7, #3]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	f043 0302 	orr.w	r3, r3, #2
 800266e:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f003 fcac 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800267e:	78fb      	ldrb	r3, [r7, #3]
 8002680:	015a      	lsls	r2, r3, #5
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4413      	add	r3, r2
 8002686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268a:	461a      	mov	r2, r3
 800268c:	2340      	movs	r3, #64	; 0x40
 800268e:	6093      	str	r3, [r2, #8]
} 
 8002690:	e25f      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8002692:	78fb      	ldrb	r3, [r7, #3]
 8002694:	015a      	lsls	r2, r3, #5
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4413      	add	r3, r2
 800269a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d022      	beq.n	80026ee <HCD_HC_OUT_IRQHandler+0x1d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80026a8:	78fb      	ldrb	r3, [r7, #3]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b4:	4619      	mov	r1, r3
 80026b6:	78fb      	ldrb	r3, [r7, #3]
 80026b8:	015a      	lsls	r2, r3, #5
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	4611      	mov	r1, r2
 80026d2:	4618      	mov	r0, r3
 80026d4:	f003 fc7f 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e4:	461a      	mov	r2, r3
 80026e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026ea:	6093      	str	r3, [r2, #8]
} 
 80026ec:	e231      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	015a      	lsls	r2, r3, #5
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	2b00      	cmp	r3, #0
 8002702:	d035      	beq.n	8002770 <HCD_HC_OUT_IRQHandler+0x258>
      hhcd->hc[chnum].ErrCnt = 0U;  
 8002704:	78fa      	ldrb	r2, [r7, #3]
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	440b      	add	r3, r1
 8002712:	3358      	adds	r3, #88	; 0x58
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4413      	add	r3, r2
 8002720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002724:	4619      	mov	r1, r3
 8002726:	78fb      	ldrb	r3, [r7, #3]
 8002728:	015a      	lsls	r2, r3, #5
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	4611      	mov	r1, r2
 8002742:	4618      	mov	r0, r3
 8002744:	f003 fc47 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	015a      	lsls	r2, r3, #5
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4413      	add	r3, r2
 8002750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002754:	461a      	mov	r2, r3
 8002756:	2301      	movs	r3, #1
 8002758:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800275a:	78fa      	ldrb	r2, [r7, #3]
 800275c:	6879      	ldr	r1, [r7, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	440b      	add	r3, r1
 8002768:	335d      	adds	r3, #93	; 0x5d
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
} 
 800276e:	e1f0      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 8002770:	78fb      	ldrb	r3, [r7, #3]
 8002772:	015a      	lsls	r2, r3, #5
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4413      	add	r3, r2
 8002778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b00      	cmp	r3, #0
 8002784:	d02b      	beq.n	80027de <HCD_HC_OUT_IRQHandler+0x2c6>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);  
 8002786:	78fb      	ldrb	r3, [r7, #3]
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4413      	add	r3, r2
 800278e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002792:	461a      	mov	r2, r3
 8002794:	2308      	movs	r3, #8
 8002796:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002798:	78fb      	ldrb	r3, [r7, #3]
 800279a:	015a      	lsls	r2, r3, #5
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4413      	add	r3, r2
 80027a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a4:	4619      	mov	r1, r3
 80027a6:	78fb      	ldrb	r3, [r7, #3]
 80027a8:	015a      	lsls	r2, r3, #5
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4413      	add	r3, r2
 80027ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	78fa      	ldrb	r2, [r7, #3]
 80027c0:	4611      	mov	r1, r2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f003 fc07 	bl	8005fd6 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_STALL;    
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	440b      	add	r3, r1
 80027d6:	335d      	adds	r3, #93	; 0x5d
 80027d8:	2205      	movs	r2, #5
 80027da:	701a      	strb	r2, [r3, #0]
} 
 80027dc:	e1b9      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 80027de:	78fb      	ldrb	r3, [r7, #3]
 80027e0:	015a      	lsls	r2, r3, #5
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4413      	add	r3, r2
 80027e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d035      	beq.n	8002860 <HCD_HC_OUT_IRQHandler+0x348>
    hhcd->hc[chnum].ErrCnt = 0U;  
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	440b      	add	r3, r1
 8002802:	3358      	adds	r3, #88	; 0x58
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8002808:	78fb      	ldrb	r3, [r7, #3]
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002814:	4619      	mov	r1, r3
 8002816:	78fb      	ldrb	r3, [r7, #3]
 8002818:	015a      	lsls	r2, r3, #5
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4413      	add	r3, r2
 800281e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	4611      	mov	r1, r2
 8002832:	4618      	mov	r0, r3
 8002834:	f003 fbcf 	bl	8005fd6 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	440b      	add	r3, r1
 8002846:	335d      	adds	r3, #93	; 0x5d
 8002848:	2203      	movs	r2, #3
 800284a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	015a      	lsls	r2, r3, #5
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4413      	add	r3, r2
 8002854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002858:	461a      	mov	r2, r3
 800285a:	2310      	movs	r3, #16
 800285c:	6093      	str	r3, [r2, #8]
} 
 800285e:	e178      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8002860:	78fb      	ldrb	r3, [r7, #3]
 8002862:	015a      	lsls	r2, r3, #5
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4413      	add	r3, r2
 8002868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002872:	2b00      	cmp	r3, #0
 8002874:	d02b      	beq.n	80028ce <HCD_HC_OUT_IRQHandler+0x3b6>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8002876:	78fb      	ldrb	r3, [r7, #3]
 8002878:	015a      	lsls	r2, r3, #5
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4413      	add	r3, r2
 800287e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002882:	4619      	mov	r1, r3
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4413      	add	r3, r2
 800288c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f043 0302 	orr.w	r3, r3, #2
 8002896:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	78fa      	ldrb	r2, [r7, #3]
 800289e:	4611      	mov	r1, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f003 fb98 	bl	8005fd6 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XACTERR;  
 80028a6:	78fa      	ldrb	r2, [r7, #3]
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	440b      	add	r3, r1
 80028b4:	335d      	adds	r3, #93	; 0x5d
 80028b6:	2206      	movs	r2, #6
 80028b8:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80028ba:	78fb      	ldrb	r3, [r7, #3]
 80028bc:	015a      	lsls	r2, r3, #5
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4413      	add	r3, r2
 80028c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c6:	461a      	mov	r2, r3
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	6093      	str	r3, [r2, #8]
} 
 80028cc:	e141      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 80028ce:	78fb      	ldrb	r3, [r7, #3]
 80028d0:	015a      	lsls	r2, r3, #5
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4413      	add	r3, r2
 80028d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d035      	beq.n	8002950 <HCD_HC_OUT_IRQHandler+0x438>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80028e4:	78fb      	ldrb	r3, [r7, #3]
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f0:	4619      	mov	r1, r3
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	015a      	lsls	r2, r3, #5
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4413      	add	r3, r2
 80028fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f043 0302 	orr.w	r3, r3, #2
 8002904:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	78fa      	ldrb	r2, [r7, #3]
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f003 fb61 	bl	8005fd6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002914:	78fb      	ldrb	r3, [r7, #3]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	461a      	mov	r2, r3
 8002922:	2310      	movs	r3, #16
 8002924:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);    
 8002926:	78fb      	ldrb	r3, [r7, #3]
 8002928:	015a      	lsls	r2, r3, #5
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4413      	add	r3, r2
 800292e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002932:	461a      	mov	r2, r3
 8002934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002938:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800293a:	78fa      	ldrb	r2, [r7, #3]
 800293c:	6879      	ldr	r1, [r7, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	440b      	add	r3, r1
 8002948:	335d      	adds	r3, #93	; 0x5d
 800294a:	2208      	movs	r2, #8
 800294c:	701a      	strb	r2, [r3, #0]
} 
 800294e:	e100      	b.n	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8002950:	78fb      	ldrb	r3, [r7, #3]
 8002952:	015a      	lsls	r2, r3, #5
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	4413      	add	r3, r2
 8002958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 80f5 	beq.w	8002b52 <HCD_HC_OUT_IRQHandler+0x63a>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	015a      	lsls	r2, r3, #5
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4413      	add	r3, r2
 8002970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002974:	4619      	mov	r1, r3
 8002976:	78fb      	ldrb	r3, [r7, #3]
 8002978:	015a      	lsls	r2, r3, #5
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4413      	add	r3, r2
 800297e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f023 0302 	bic.w	r3, r3, #2
 8002988:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 800298a:	78fa      	ldrb	r2, [r7, #3]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	440b      	add	r3, r1
 8002998:	335d      	adds	r3, #93	; 0x5d
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d12c      	bne.n	80029fa <HCD_HC_OUT_IRQHandler+0x4e2>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 80029a0:	78fa      	ldrb	r2, [r7, #3]
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	4613      	mov	r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	4413      	add	r3, r2
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	440b      	add	r3, r1
 80029ae:	335c      	adds	r3, #92	; 0x5c
 80029b0:	2201      	movs	r2, #1
 80029b2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 80029b4:	78fa      	ldrb	r2, [r7, #3]
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	4613      	mov	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	440b      	add	r3, r1
 80029c2:	333f      	adds	r3, #63	; 0x3f
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	f040 80ac 	bne.w	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
        hhcd->hc[chnum].toggle_out ^= 1U; 
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	78f9      	ldrb	r1, [r7, #3]
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	460b      	mov	r3, r1
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	440b      	add	r3, r1
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4403      	add	r3, r0
 80029dc:	3351      	adds	r3, #81	; 0x51
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	f083 0301 	eor.w	r3, r3, #1
 80029e4:	b2d8      	uxtb	r0, r3
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	440b      	add	r3, r1
 80029f2:	3351      	adds	r3, #81	; 0x51
 80029f4:	4602      	mov	r2, r0
 80029f6:	701a      	strb	r2, [r3, #0]
 80029f8:	e094      	b.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
    else if (hhcd->hc[chnum].state == HC_NAK) 
 80029fa:	78fa      	ldrb	r2, [r7, #3]
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	4613      	mov	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	440b      	add	r3, r1
 8002a08:	335d      	adds	r3, #93	; 0x5d
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d10a      	bne.n	8002a26 <HCD_HC_OUT_IRQHandler+0x50e>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002a10:	78fa      	ldrb	r2, [r7, #3]
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	440b      	add	r3, r1
 8002a1e:	335c      	adds	r3, #92	; 0x5c
 8002a20:	2202      	movs	r2, #2
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	e07e      	b.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
    else if (hhcd->hc[chnum].state == HC_NYET) 
 8002a26:	78fa      	ldrb	r2, [r7, #3]
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	440b      	add	r3, r1
 8002a34:	335d      	adds	r3, #93	; 0x5d
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d114      	bne.n	8002a66 <HCD_HC_OUT_IRQHandler+0x54e>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	440b      	add	r3, r1
 8002a4a:	335c      	adds	r3, #92	; 0x5c
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].do_ping = 0U;
 8002a50:	78fa      	ldrb	r2, [r7, #3]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	440b      	add	r3, r1
 8002a5e:	333d      	adds	r3, #61	; 0x3d
 8002a60:	2200      	movs	r2, #0
 8002a62:	701a      	strb	r2, [r3, #0]
 8002a64:	e05e      	b.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	00db      	lsls	r3, r3, #3
 8002a72:	440b      	add	r3, r1
 8002a74:	335d      	adds	r3, #93	; 0x5d
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b05      	cmp	r3, #5
 8002a7a:	d10a      	bne.n	8002a92 <HCD_HC_OUT_IRQHandler+0x57a>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4413      	add	r3, r2
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	440b      	add	r3, r1
 8002a8a:	335c      	adds	r3, #92	; 0x5c
 8002a8c:	2205      	movs	r2, #5
 8002a8e:	701a      	strb	r2, [r3, #0]
 8002a90:	e048      	b.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002a92:	78fa      	ldrb	r2, [r7, #3]
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	4613      	mov	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	440b      	add	r3, r1
 8002aa0:	335d      	adds	r3, #93	; 0x5d
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b06      	cmp	r3, #6
 8002aa6:	d00a      	beq.n	8002abe <HCD_HC_OUT_IRQHandler+0x5a6>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	440b      	add	r3, r1
 8002ab6:	335d      	adds	r3, #93	; 0x5d
 8002ab8:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002aba:	2b08      	cmp	r3, #8
 8002abc:	d132      	bne.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	4413      	add	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	440b      	add	r3, r1
 8002acc:	3358      	adds	r3, #88	; 0x58
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	1c48      	adds	r0, r1, #1
 8002ad2:	687c      	ldr	r4, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	4423      	add	r3, r4
 8002ade:	3358      	adds	r3, #88	; 0x58
 8002ae0:	6018      	str	r0, [r3, #0]
 8002ae2:	2903      	cmp	r1, #3
 8002ae4:	d914      	bls.n	8002b10 <HCD_HC_OUT_IRQHandler+0x5f8>
        hhcd->hc[chnum].ErrCnt = 0U;
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	440b      	add	r3, r1
 8002af4:	3358      	adds	r3, #88	; 0x58
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002afa:	78fa      	ldrb	r2, [r7, #3]
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	4613      	mov	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	440b      	add	r3, r1
 8002b08:	335c      	adds	r3, #92	; 0x5c
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	701a      	strb	r2, [r3, #0]
 8002b0e:	e009      	b.n	8002b24 <HCD_HC_OUT_IRQHandler+0x60c>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b10:	78fa      	ldrb	r2, [r7, #3]
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	4613      	mov	r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	440b      	add	r3, r1
 8002b1e:	335c      	adds	r3, #92	; 0x5c
 8002b20:	2202      	movs	r2, #2
 8002b22:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	015a      	lsls	r2, r3, #5
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b30:	461a      	mov	r2, r3
 8002b32:	2302      	movs	r3, #2
 8002b34:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	440b      	add	r3, r1
 8002b44:	335c      	adds	r3, #92	; 0x5c
 8002b46:	781a      	ldrb	r2, [r3, #0]
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f00b f86f 	bl	800dc30 <HAL_HCD_HC_NotifyURBChange_Callback>
} 
 8002b52:	bf00      	nop
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}
	...

08002b5c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	61fb      	str	r3, [r7, #28]
  uint8_t  channelnum = 0;  
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	76fb      	strb	r3, [r7, #27]
  uint32_t pktsts;
  uint32_t pktcnt; 
  uint32_t temp = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg = 0U;
 8002b72:	2300      	movs	r3, #0
 8002b74:	613b      	str	r3, [r7, #16]
  
  temp = hhcd->Instance->GRXSTSP;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	617b      	str	r3, [r7, #20]
  channelnum = temp &  USB_OTG_GRXSTSP_EPNUM;  
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	76fb      	strb	r3, [r7, #27]
  pktsts = (temp &  USB_OTG_GRXSTSP_PKTSTS) >> 17U;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	0c5b      	lsrs	r3, r3, #17
 8002b8c:	f003 030f 	and.w	r3, r3, #15
 8002b90:	60fb      	str	r3, [r7, #12]
  pktcnt = (temp &  USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b9a:	60bb      	str	r3, [r7, #8]
  
  switch (pktsts)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d003      	beq.n	8002baa <HCD_RXQLVL_IRQHandler+0x4e>
 8002ba2:	2b05      	cmp	r3, #5
 8002ba4:	f000 8082 	beq.w	8002cac <HCD_RXQLVL_IRQHandler+0x150>
  case GRXSTS_PKTSTS_DATA_TOGGLE_ERR:
    break;
  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8002ba8:	e083      	b.n	8002cb2 <HCD_RXQLVL_IRQHandler+0x156>
    if ((pktcnt > 0U) && (hhcd->hc[channelnum].xfer_buff != (void  *)0))
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d07f      	beq.n	8002cb0 <HCD_RXQLVL_IRQHandler+0x154>
 8002bb0:	7efa      	ldrb	r2, [r7, #27]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	440b      	add	r3, r1
 8002bbe:	3344      	adds	r3, #68	; 0x44
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d074      	beq.n	8002cb0 <HCD_RXQLVL_IRQHandler+0x154>
      USB_ReadPacket(hhcd->Instance, hhcd->hc[channelnum].xfer_buff, pktcnt);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6818      	ldr	r0, [r3, #0]
 8002bca:	7efa      	ldrb	r2, [r7, #27]
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	440b      	add	r3, r1
 8002bd8:	3344      	adds	r3, #68	; 0x44
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	b292      	uxth	r2, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f002 fdcc 	bl	800577e <USB_ReadPacket>
      hhcd->hc[channelnum].xfer_buff += pktcnt;           
 8002be6:	7efa      	ldrb	r2, [r7, #27]
 8002be8:	7ef9      	ldrb	r1, [r7, #27]
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	4403      	add	r3, r0
 8002bf6:	3344      	adds	r3, #68	; 0x44
 8002bf8:	6819      	ldr	r1, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	4419      	add	r1, r3
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4403      	add	r3, r0
 8002c0a:	3344      	adds	r3, #68	; 0x44
 8002c0c:	6019      	str	r1, [r3, #0]
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 8002c0e:	7efa      	ldrb	r2, [r7, #27]
 8002c10:	7ef9      	ldrb	r1, [r7, #27]
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	460b      	mov	r3, r1
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	4403      	add	r3, r0
 8002c1e:	334c      	adds	r3, #76	; 0x4c
 8002c20:	6819      	ldr	r1, [r3, #0]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	4419      	add	r1, r3
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	4403      	add	r3, r0
 8002c32:	334c      	adds	r3, #76	; 0x4c
 8002c34:	6019      	str	r1, [r3, #0]
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 8002c36:	7efb      	ldrb	r3, [r7, #27]
 8002c38:	015a      	lsls	r2, r3, #5
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <HCD_RXQLVL_IRQHandler+0x160>)
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d031      	beq.n	8002cb0 <HCD_RXQLVL_IRQHandler+0x154>
        tmpreg = USBx_HC(channelnum)->HCCHAR;
 8002c4c:	7efb      	ldrb	r3, [r7, #27]
 8002c4e:	015a      	lsls	r2, r3, #5
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	4413      	add	r3, r2
 8002c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c62:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c6a:	613b      	str	r3, [r7, #16]
        USBx_HC(channelnum)->HCCHAR = tmpreg;
 8002c6c:	7efb      	ldrb	r3, [r7, #27]
 8002c6e:	015a      	lsls	r2, r3, #5
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	4413      	add	r3, r2
 8002c74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c78:	461a      	mov	r2, r3
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	6013      	str	r3, [r2, #0]
        hhcd->hc[channelnum].toggle_in ^= 1;
 8002c7e:	7efa      	ldrb	r2, [r7, #27]
 8002c80:	7ef9      	ldrb	r1, [r7, #27]
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4403      	add	r3, r0
 8002c8e:	3350      	adds	r3, #80	; 0x50
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	f083 0301 	eor.w	r3, r3, #1
 8002c96:	b2d8      	uxtb	r0, r3
 8002c98:	6879      	ldr	r1, [r7, #4]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	440b      	add	r3, r1
 8002ca4:	3350      	adds	r3, #80	; 0x50
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	701a      	strb	r2, [r3, #0]
    break;
 8002caa:	e001      	b.n	8002cb0 <HCD_RXQLVL_IRQHandler+0x154>
    break;
 8002cac:	bf00      	nop
 8002cae:	e000      	b.n	8002cb2 <HCD_RXQLVL_IRQHandler+0x156>
    break;
 8002cb0:	bf00      	nop
  }
}
 8002cb2:	bf00      	nop
 8002cb4:	3720      	adds	r7, #32
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	1ff80000 	.word	0x1ff80000

08002cc0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	617b      	str	r3, [r7, #20]
  __IO uint32_t hprt0, hprt0_dup;
  
  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	613b      	str	r3, [r7, #16]
  hprt0_dup = USBx_HPRT0;
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  
  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002ce8:	60fb      	str	r3, [r7, #12]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  /* Check whether Port Connect Detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d113      	bne.n	8002d1c <HCD_Port_IRQHandler+0x5c>
  {  
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d10a      	bne.n	8002d14 <HCD_Port_IRQHandler+0x54>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	6992      	ldr	r2, [r2, #24]
 8002d08:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002d0c:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f00a ff72 	bl	800dbf8 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f043 0302 	orr.w	r3, r3, #2
 8002d1a:	60fb      	str	r3, [r7, #12]
    
  }
  
  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	f003 0308 	and.w	r3, r3, #8
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d142      	bne.n	8002dac <HCD_Port_IRQHandler+0xec>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f043 0308 	orr.w	r3, r3, #8
 8002d2c:	60fb      	str	r3, [r7, #12]
    
    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d126      	bne.n	8002d86 <HCD_Port_IRQHandler+0xc6>
    {    
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d113      	bne.n	8002d68 <HCD_Port_IRQHandler+0xa8>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17U))
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d4a:	d106      	bne.n	8002d5a <HCD_Port_IRQHandler+0x9a>
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_6_MHZ );
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2102      	movs	r1, #2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f002 fe3e 	bl	80059d4 <USB_InitFSLSPClkSel>
 8002d58:	e011      	b.n	8002d7e <HCD_Port_IRQHandler+0xbe>
        }
        else
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2101      	movs	r1, #1
 8002d60:	4618      	mov	r0, r3
 8002d62:	f002 fe37 	bl	80059d4 <USB_InitFSLSPClkSel>
 8002d66:	e00a      	b.n	8002d7e <HCD_Port_IRQHandler+0xbe>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d106      	bne.n	8002d7e <HCD_Port_IRQHandler+0xbe>
        {
          USBx_HOST->HFIR = 60000U;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d76:	461a      	mov	r2, r3
 8002d78:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d7c:	6053      	str	r3, [r2, #4]
        }
      }
      
      HAL_HCD_Connect_Callback(hhcd);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f00a ff3a 	bl	800dbf8 <HAL_HCD_Connect_Callback>
 8002d84:	e012      	b.n	8002dac <HCD_Port_IRQHandler+0xec>
    }
    else
    {
      /* Clean up HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002d9a:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	6992      	ldr	r2, [r2, #24]
 8002da6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002daa:	619a      	str	r2, [r3, #24]
    }    
  }
  
  /* Check for an over current */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	f003 0320 	and.w	r3, r3, #32
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d103      	bne.n	8002dbe <HCD_Port_IRQHandler+0xfe>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f043 0320 	orr.w	r3, r3, #32
 8002dbc:	60fb      	str	r3, [r7, #12]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6013      	str	r3, [r2, #0]
}
 8002dca:	bf00      	nop
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
	...

08002dd4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e0c8      	b.n	8002f80 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f00a f85c 	bl	800cec0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2224      	movs	r2, #36	; 0x24
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	f022 0201 	bic.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e20:	f002 f9b4 	bl	800518c <HAL_RCC_GetPCLK1Freq>
 8002e24:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	4a57      	ldr	r2, [pc, #348]	; (8002f88 <HAL_I2C_Init+0x1b4>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	0c9b      	lsrs	r3, r3, #18
 8002e30:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	4952      	ldr	r1, [pc, #328]	; (8002f8c <HAL_I2C_Init+0x1b8>)
 8002e44:	428b      	cmp	r3, r1
 8002e46:	d802      	bhi.n	8002e4e <HAL_I2C_Init+0x7a>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	e009      	b.n	8002e62 <HAL_I2C_Init+0x8e>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002e54:	fb01 f303 	mul.w	r3, r1, r3
 8002e58:	494d      	ldr	r1, [pc, #308]	; (8002f90 <HAL_I2C_Init+0x1bc>)
 8002e5a:	fba1 1303 	umull	r1, r3, r1, r3
 8002e5e:	099b      	lsrs	r3, r3, #6
 8002e60:	3301      	adds	r3, #1
 8002e62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6819      	ldr	r1, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	4a47      	ldr	r2, [pc, #284]	; (8002f8c <HAL_I2C_Init+0x1b8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d812      	bhi.n	8002e98 <HAL_I2C_Init+0xc4>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d906      	bls.n	8002e94 <HAL_I2C_Init+0xc0>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e92:	e045      	b.n	8002f20 <HAL_I2C_Init+0x14c>
 8002e94:	2304      	movs	r3, #4
 8002e96:	e043      	b.n	8002f20 <HAL_I2C_Init+0x14c>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10f      	bne.n	8002ec0 <HAL_I2C_Init+0xec>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	4413      	add	r3, r2
 8002eaa:	68ba      	ldr	r2, [r7, #8]
 8002eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf0c      	ite	eq
 8002eb8:	2301      	moveq	r3, #1
 8002eba:	2300      	movne	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	e010      	b.n	8002ee2 <HAL_I2C_Init+0x10e>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	009a      	lsls	r2, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_I2C_Init+0x116>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e01a      	b.n	8002f20 <HAL_I2C_Init+0x14c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10a      	bne.n	8002f08 <HAL_I2C_Init+0x134>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	4413      	add	r3, r2
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f06:	e00b      	b.n	8002f20 <HAL_I2C_Init+0x14c>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	4413      	add	r3, r2
 8002f12:	009a      	lsls	r2, r3, #2
 8002f14:	4413      	add	r3, r2
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f20:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	69d1      	ldr	r1, [r2, #28]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	6a12      	ldr	r2, [r2, #32]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6911      	ldr	r1, [r2, #16]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	68d2      	ldr	r2, [r2, #12]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6951      	ldr	r1, [r2, #20]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6992      	ldr	r2, [r2, #24]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	f042 0201 	orr.w	r2, r2, #1
 8002f60:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	431bde83 	.word	0x431bde83
 8002f8c:	000186a0 	.word	0x000186a0
 8002f90:	10624dd3 	.word	0x10624dd3

08002f94 <HAL_I2C_DeInit>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e021      	b.n	8002fea <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2224      	movs	r2, #36	; 0x24
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	f022 0201 	bic.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f009 ffb0 	bl	800cf24 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	4608      	mov	r0, r1
 8002ffe:	4611      	mov	r1, r2
 8003000:	461a      	mov	r2, r3
 8003002:	4603      	mov	r3, r0
 8003004:	817b      	strh	r3, [r7, #10]
 8003006:	460b      	mov	r3, r1
 8003008:	813b      	strh	r3, [r7, #8]
 800300a:	4613      	mov	r3, r2
 800300c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003012:	f7fd fac7 	bl	80005a4 <HAL_GetTick>
 8003016:	6178      	str	r0, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b20      	cmp	r3, #32
 8003022:	f040 80e7 	bne.w	80031f4 <HAL_I2C_Mem_Write+0x200>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	2319      	movs	r3, #25
 800302c:	2201      	movs	r2, #1
 800302e:	4974      	ldr	r1, [pc, #464]	; (8003200 <HAL_I2C_Mem_Write+0x20c>)
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f000 fc9d 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <HAL_I2C_Mem_Write+0x4c>
    {
      return HAL_BUSY;
 800303c:	2302      	movs	r3, #2
 800303e:	e0da      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_I2C_Mem_Write+0x5a>
 800304a:	2302      	movs	r3, #2
 800304c:	e0d3      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d007      	beq.n	8003074 <HAL_I2C_Mem_Write+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	6812      	ldr	r2, [r2, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003082:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2221      	movs	r2, #33	; 0x21
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2240      	movs	r2, #64	; 0x40
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a3a      	ldr	r2, [r7, #32]
 800309e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	4a56      	ldr	r2, [pc, #344]	; (8003204 <HAL_I2C_Mem_Write+0x210>)
 80030aa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	; 0x28
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030b6:	88f8      	ldrh	r0, [r7, #6]
 80030b8:	893a      	ldrh	r2, [r7, #8]
 80030ba:	8979      	ldrh	r1, [r7, #10]
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	9301      	str	r3, [sp, #4]
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	4603      	mov	r3, r0
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fade 	bl	8003688 <I2C_RequestMemoryWrite>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d05e      	beq.n	8003190 <HAL_I2C_Mem_Write+0x19c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d105      	bne.n	80030e6 <HAL_I2C_Mem_Write+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e087      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e081      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
    }

    while(hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 fcf9 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00f      	beq.n	8003122 <HAL_I2C_Mem_Write+0x12e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	2b04      	cmp	r3, #4
 8003108:	d109      	bne.n	800311e <HAL_I2C_Mem_Write+0x12a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	6812      	ldr	r2, [r2, #0]
 8003112:	6812      	ldr	r2, [r2, #0]
 8003114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003118:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e06b      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
        }
        else
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e069      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	1c58      	adds	r0, r3, #1
 800312c:	68f9      	ldr	r1, [r7, #12]
 800312e:	6248      	str	r0, [r1, #36]	; 0x24
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	6113      	str	r3, [r2, #16]
      hi2c->XferSize--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	f003 0304 	and.w	r3, r3, #4
 8003158:	2b04      	cmp	r3, #4
 800315a:	d119      	bne.n	8003190 <HAL_I2C_Mem_Write+0x19c>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	d015      	beq.n	8003190 <HAL_I2C_Mem_Write+0x19c>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	1c58      	adds	r0, r3, #1
 800316e:	68f9      	ldr	r1, [r7, #12]
 8003170:	6248      	str	r0, [r1, #36]	; 0x24
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	6113      	str	r3, [r2, #16]
        hi2c->XferSize--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1ac      	bne.n	80030f2 <HAL_I2C_Mem_Write+0xfe>
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 fce3 	bl	8003b68 <I2C_WaitOnBTFFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00f      	beq.n	80031c8 <HAL_I2C_Mem_Write+0x1d4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d109      	bne.n	80031c4 <HAL_I2C_Mem_Write+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	6812      	ldr	r2, [r2, #0]
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031be:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e018      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e016      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	6812      	ldr	r2, [r2, #0]
 80031d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2220      	movs	r2, #32
 80031dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	e000      	b.n	80031f6 <HAL_I2C_Mem_Write+0x202>
  }
  else
  {
    return HAL_BUSY;
 80031f4:	2302      	movs	r3, #2
  }
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	00100002 	.word	0x00100002
 8003204:	ffff0000 	.word	0xffff0000

08003208 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08c      	sub	sp, #48	; 0x30
 800320c:	af02      	add	r7, sp, #8
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	4608      	mov	r0, r1
 8003212:	4611      	mov	r1, r2
 8003214:	461a      	mov	r2, r3
 8003216:	4603      	mov	r3, r0
 8003218:	817b      	strh	r3, [r7, #10]
 800321a:	460b      	mov	r3, r1
 800321c:	813b      	strh	r3, [r7, #8]
 800321e:	4613      	mov	r3, r2
 8003220:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 8003222:	2300      	movs	r3, #0
 8003224:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003226:	f7fd f9bd 	bl	80005a4 <HAL_GetTick>
 800322a:	6278      	str	r0, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b20      	cmp	r3, #32
 8003236:	f040 8212 	bne.w	800365e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	2319      	movs	r3, #25
 8003240:	2201      	movs	r2, #1
 8003242:	4984      	ldr	r1, [pc, #528]	; (8003454 <HAL_I2C_Mem_Read+0x24c>)
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 fb93 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003250:	2302      	movs	r3, #2
 8003252:	e205      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_I2C_Mem_Read+0x5a>
 800325e:	2302      	movs	r3, #2
 8003260:	e1fe      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b01      	cmp	r3, #1
 8003276:	d007      	beq.n	8003288 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	6812      	ldr	r2, [r2, #0]
 8003282:	f042 0201 	orr.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	6812      	ldr	r2, [r2, #0]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003296:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2222      	movs	r2, #34	; 0x22
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2240      	movs	r2, #64	; 0x40
 80032a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a66      	ldr	r2, [pc, #408]	; (8003458 <HAL_I2C_Mem_Read+0x250>)
 80032be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ca:	88f8      	ldrh	r0, [r7, #6]
 80032cc:	893a      	ldrh	r2, [r7, #8]
 80032ce:	8979      	ldrh	r1, [r7, #10]
 80032d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d2:	9301      	str	r3, [sp, #4]
 80032d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	4603      	mov	r3, r0
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 fa66 	bl	80037ac <I2C_RequestMemoryRead>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00f      	beq.n	8003306 <HAL_I2C_Mem_Read+0xfe>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d105      	bne.n	80032fa <HAL_I2C_Mem_Read+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e1b2      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e1ac      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800330a:	2b00      	cmp	r3, #0
 800330c:	d113      	bne.n	8003336 <HAL_I2C_Mem_Read+0x12e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800330e:	2300      	movs	r3, #0
 8003310:	623b      	str	r3, [r7, #32]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	623b      	str	r3, [r7, #32]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	623b      	str	r3, [r7, #32]
 8003322:	6a3b      	ldr	r3, [r7, #32]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	6812      	ldr	r2, [r2, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	e180      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333a:	2b01      	cmp	r3, #1
 800333c:	d11b      	bne.n	8003376 <HAL_I2C_Mem_Read+0x16e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800334c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334e:	2300      	movs	r3, #0
 8003350:	61fb      	str	r3, [r7, #28]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	61fb      	str	r3, [r7, #28]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	61fb      	str	r3, [r7, #28]
 8003362:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	e160      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337a:	2b02      	cmp	r3, #2
 800337c:	d11b      	bne.n	80033b6 <HAL_I2C_Mem_Read+0x1ae>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	6812      	ldr	r2, [r2, #0]
 8003386:	6812      	ldr	r2, [r2, #0]
 8003388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800338c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800339c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800339e:	2300      	movs	r3, #0
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	61bb      	str	r3, [r7, #24]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	61bb      	str	r3, [r7, #24]
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	e140      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 80033cc:	e134      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
    {
      if(hi2c->XferSize <= 3U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	f200 80eb 	bhi.w	80035ae <HAL_I2C_Mem_Read+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize== 1U)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d127      	bne.n	8003430 <HAL_I2C_Mem_Read+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80033e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f000 fbfc 	bl	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d007      	beq.n	8003400 <HAL_I2C_Mem_Read+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f4:	2b20      	cmp	r3, #32
 80033f6:	d101      	bne.n	80033fc <HAL_I2C_Mem_Read+0x1f4>
            {
              return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e131      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
            }
            else
            {
              return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e12f      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	1c59      	adds	r1, r3, #1
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	6251      	str	r1, [r2, #36]	; 0x24
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	6812      	ldr	r2, [r2, #0]
 800340e:	6912      	ldr	r2, [r2, #16]
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800342e:	e103      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003434:	2b02      	cmp	r3, #2
 8003436:	d14a      	bne.n	80034ce <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800343e:	2200      	movs	r2, #0
 8003440:	4906      	ldr	r1, [pc, #24]	; (800345c <HAL_I2C_Mem_Read+0x254>)
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f000 fa94 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_I2C_Mem_Read+0x258>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e106      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
 8003452:	bf00      	nop
 8003454:	00100002 	.word	0x00100002
 8003458:	ffff0000 	.word	0xffff0000
 800345c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800346e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	1c59      	adds	r1, r3, #1
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	6251      	str	r1, [r2, #36]	; 0x24
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	6812      	ldr	r2, [r2, #0]
 800347e:	6912      	ldr	r2, [r2, #16]
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003494:	b29b      	uxth	r3, r3
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a2:	1c59      	adds	r1, r3, #1
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	6251      	str	r1, [r2, #36]	; 0x24
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	6912      	ldr	r2, [r2, #16]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034cc:	e0b4      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d4:	2200      	movs	r2, #0
 80034d6:	4964      	ldr	r1, [pc, #400]	; (8003668 <HAL_I2C_Mem_Read+0x460>)
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fa49 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e0bb      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	6812      	ldr	r2, [r2, #0]
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	1c59      	adds	r1, r3, #1
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	6251      	str	r1, [r2, #36]	; 0x24
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	6812      	ldr	r2, [r2, #0]
 8003506:	6912      	ldr	r2, [r2, #16]
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003510:	3b01      	subs	r3, #1
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351c:	b29b      	uxth	r3, r3
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800352c:	2200      	movs	r2, #0
 800352e:	494e      	ldr	r1, [pc, #312]	; (8003668 <HAL_I2C_Mem_Read+0x460>)
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 fa1d 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_I2C_Mem_Read+0x338>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e08f      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	1c59      	adds	r1, r3, #1
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	6251      	str	r1, [r2, #36]	; 0x24
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	6812      	ldr	r2, [r2, #0]
 800355e:	6912      	ldr	r2, [r2, #16]
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	1c59      	adds	r1, r3, #1
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	6251      	str	r1, [r2, #36]	; 0x24
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	6812      	ldr	r2, [r2, #0]
 800358c:	6912      	ldr	r2, [r2, #16]
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003596:	3b01      	subs	r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035ac:	e044      	b.n	8003638 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 fb15 	bl	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d007      	beq.n	80035ce <HAL_I2C_Mem_Read+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	2b20      	cmp	r3, #32
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Mem_Read+0x3c2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e04a      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
          }
          else
          {
            return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e048      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	1c59      	adds	r1, r3, #1
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	6251      	str	r1, [r2, #36]	; 0x24
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	6812      	ldr	r2, [r2, #0]
 80035dc:	6912      	ldr	r2, [r2, #16]
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b04      	cmp	r3, #4
 8003608:	d116      	bne.n	8003638 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	1c59      	adds	r1, r3, #1
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	6251      	str	r1, [r2, #36]	; 0x24
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	6912      	ldr	r2, [r2, #16]
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363c:	2b00      	cmp	r3, #0
 800363e:	f47f aec6 	bne.w	80033ce <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	e000      	b.n	8003660 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800365e:	2302      	movs	r3, #2
  }
}
 8003660:	4618      	mov	r0, r3
 8003662:	3728      	adds	r7, #40	; 0x28
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	00010004 	.word	0x00010004

0800366c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800367a:	b2db      	uxtb	r3, r3
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b088      	sub	sp, #32
 800368c:	af02      	add	r7, sp, #8
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	4608      	mov	r0, r1
 8003692:	4611      	mov	r1, r2
 8003694:	461a      	mov	r2, r3
 8003696:	4603      	mov	r3, r0
 8003698:	817b      	strh	r3, [r7, #10]
 800369a:	460b      	mov	r3, r1
 800369c:	813b      	strh	r3, [r7, #8]
 800369e:	4613      	mov	r3, r2
 80036a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f956 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e068      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	897a      	ldrh	r2, [r7, #10]
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	6a3a      	ldr	r2, [r7, #32]
 80036e0:	4931      	ldr	r1, [pc, #196]	; (80037a8 <I2C_RequestMemoryWrite+0x120>)
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f995 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d007      	beq.n	80036fe <I2C_RequestMemoryWrite+0x76>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d101      	bne.n	80036fa <I2C_RequestMemoryWrite+0x72>
    {
      return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e052      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
    }
    else
    {
      return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e050      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036fe:	2300      	movs	r3, #0
 8003700:	617b      	str	r3, [r7, #20]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003716:	6a39      	ldr	r1, [r7, #32]
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f9e8 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00f      	beq.n	8003744 <I2C_RequestMemoryWrite+0xbc>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	2b04      	cmp	r3, #4
 800372a:	d109      	bne.n	8003740 <I2C_RequestMemoryWrite+0xb8>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	6812      	ldr	r2, [r2, #0]
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800373a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e02f      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
    }
    else
    {
      return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e02d      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d105      	bne.n	8003756 <I2C_RequestMemoryWrite+0xce>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	893a      	ldrh	r2, [r7, #8]
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	611a      	str	r2, [r3, #16]
 8003754:	e023      	b.n	800379e <I2C_RequestMemoryWrite+0x116>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	893a      	ldrh	r2, [r7, #8]
 800375c:	0a12      	lsrs	r2, r2, #8
 800375e:	b292      	uxth	r2, r2
 8003760:	b2d2      	uxtb	r2, r2
 8003762:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003766:	6a39      	ldr	r1, [r7, #32]
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f9c0 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00f      	beq.n	8003794 <I2C_RequestMemoryWrite+0x10c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003778:	2b04      	cmp	r3, #4
 800377a:	d109      	bne.n	8003790 <I2C_RequestMemoryWrite+0x108>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	6812      	ldr	r2, [r2, #0]
 8003786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800378a:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e007      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
      }
      else
      {
        return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e005      	b.n	80037a0 <I2C_RequestMemoryWrite+0x118>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	893a      	ldrh	r2, [r7, #8]
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	00010002 	.word	0x00010002

080037ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	4608      	mov	r0, r1
 80037b6:	4611      	mov	r1, r2
 80037b8:	461a      	mov	r2, r3
 80037ba:	4603      	mov	r3, r0
 80037bc:	817b      	strh	r3, [r7, #10]
 80037be:	460b      	mov	r3, r1
 80037c0:	813b      	strh	r3, [r7, #8]
 80037c2:	4613      	mov	r3, r2
 80037c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	6812      	ldr	r2, [r2, #0]
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 f8bc 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e0af      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	897a      	ldrh	r2, [r7, #10]
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800380e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	6a3a      	ldr	r2, [r7, #32]
 8003814:	4955      	ldr	r1, [pc, #340]	; (800396c <I2C_RequestMemoryRead+0x1c0>)
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f8fb 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <I2C_RequestMemoryRead+0x86>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	2b04      	cmp	r3, #4
 8003828:	d101      	bne.n	800382e <I2C_RequestMemoryRead+0x82>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e099      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e097      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800384a:	6a39      	ldr	r1, [r7, #32]
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f94e 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00f      	beq.n	8003878 <I2C_RequestMemoryRead+0xcc>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	2b04      	cmp	r3, #4
 800385e:	d109      	bne.n	8003874 <I2C_RequestMemoryRead+0xc8>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800386e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e076      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e074      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003878:	88fb      	ldrh	r3, [r7, #6]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d105      	bne.n	800388a <I2C_RequestMemoryRead+0xde>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	893a      	ldrh	r2, [r7, #8]
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	611a      	str	r2, [r3, #16]
 8003888:	e023      	b.n	80038d2 <I2C_RequestMemoryRead+0x126>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	893a      	ldrh	r2, [r7, #8]
 8003890:	0a12      	lsrs	r2, r2, #8
 8003892:	b292      	uxth	r2, r2
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800389a:	6a39      	ldr	r1, [r7, #32]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f926 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00f      	beq.n	80038c8 <I2C_RequestMemoryRead+0x11c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ac:	2b04      	cmp	r3, #4
 80038ae:	d109      	bne.n	80038c4 <I2C_RequestMemoryRead+0x118>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	6812      	ldr	r2, [r2, #0]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038be:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e04e      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
      }
      else
      {
        return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e04c      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	893a      	ldrh	r2, [r7, #8]
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d4:	6a39      	ldr	r1, [r7, #32]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 f909 	bl	8003aee <I2C_WaitOnTXEFlagUntilTimeout>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00f      	beq.n	8003902 <I2C_RequestMemoryRead+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d109      	bne.n	80038fe <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e031      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e02f      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	6812      	ldr	r2, [r2, #0]
 800390c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003910:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	2200      	movs	r2, #0
 800391a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 f826 	bl	8003970 <I2C_WaitOnFlagUntilTimeout>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <I2C_RequestMemoryRead+0x182>
  {
    return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e019      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	897a      	ldrh	r2, [r7, #10]
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	f042 0201 	orr.w	r2, r2, #1
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	6a3a      	ldr	r2, [r7, #32]
 8003942:	490a      	ldr	r1, [pc, #40]	; (800396c <I2C_RequestMemoryRead+0x1c0>)
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 f864 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <I2C_RequestMemoryRead+0x1b4>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	2b04      	cmp	r3, #4
 8003956:	d101      	bne.n	800395c <I2C_RequestMemoryRead+0x1b0>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e002      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e000      	b.n	8003962 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	00010002 	.word	0x00010002

08003970 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8003980:	e01f      	b.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003988:	d01b      	beq.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d007      	beq.n	80039a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003990:	f7fc fe08 	bl	80005a4 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	1ad2      	subs	r2, r2, r3
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	429a      	cmp	r2, r3
 800399e:	d910      	bls.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e023      	b.n	8003a0a <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	0c1b      	lsrs	r3, r3, #16
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d10d      	bne.n	80039e8 <I2C_WaitOnFlagUntilTimeout+0x78>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	43da      	mvns	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4013      	ands	r3, r2
 80039d8:	b29b      	uxth	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	bf0c      	ite	eq
 80039de:	2301      	moveq	r3, #1
 80039e0:	2300      	movne	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	e00c      	b.n	8003a02 <I2C_WaitOnFlagUntilTimeout+0x92>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	43da      	mvns	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4013      	ands	r3, r2
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf0c      	ite	eq
 80039fa:	2301      	moveq	r3, #1
 80039fc:	2300      	movne	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	461a      	mov	r2, r3
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d0bc      	beq.n	8003982 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	607a      	str	r2, [r7, #4]
 8003a1e:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a20:	e040      	b.n	8003aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a30:	d11c      	bne.n	8003a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	6812      	ldr	r2, [r2, #0]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a40:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a4a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2204      	movs	r2, #4
 8003a50:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e03c      	b.n	8003ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	d017      	beq.n	8003aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8003a7a:	f7fc fd93 	bl	80005a4 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	1ad2      	subs	r2, r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d90c      	bls.n	8003aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e020      	b.n	8003ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	0c1b      	lsrs	r3, r3, #16
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d10c      	bne.n	8003ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	43da      	mvns	r2, r3
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf14      	ite	ne
 8003ac0:	2301      	movne	r3, #1
 8003ac2:	2300      	moveq	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	e00b      	b.n	8003ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	43da      	mvns	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bf14      	ite	ne
 8003ada:	2301      	movne	r3, #1
 8003adc:	2300      	moveq	r3, #0
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d19e      	bne.n	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b084      	sub	sp, #16
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003afa:	e029      	b.n	8003b50 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f000 f8ba 	bl	8003c76 <I2C_IsAcknowledgeFailed>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e029      	b.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b12:	d01d      	beq.n	8003b50 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d007      	beq.n	8003b2a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b1a:	f7fc fd43 	bl	80005a4 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	1ad2      	subs	r2, r2, r3
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d912      	bls.n	8003b50 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	f043 0220 	orr.w	r2, r3, #32
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e007      	b.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b5a:	2b80      	cmp	r3, #128	; 0x80
 8003b5c:	d1ce      	bne.n	8003afc <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b74:	e029      	b.n	8003bca <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 f87d 	bl	8003c76 <I2C_IsAcknowledgeFailed>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e029      	b.n	8003bda <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8c:	d01d      	beq.n	8003bca <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b94:	f7fc fd06 	bl	80005a4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	1ad2      	subs	r2, r2, r3
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d912      	bls.n	8003bca <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f043 0220 	orr.w	r2, r3, #32
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e007      	b.n	8003bda <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b04      	cmp	r3, #4
 8003bd6:	d1ce      	bne.n	8003b76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b084      	sub	sp, #16
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bee:	e036      	b.n	8003c5e <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	2b10      	cmp	r3, #16
 8003bfc:	d114      	bne.n	8003c28 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f06f 0210 	mvn.w	r2, #16
 8003c06:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2220      	movs	r2, #32
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e022      	b.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8003c2e:	f7fc fcb9 	bl	80005a4 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	1ad2      	subs	r2, r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d90f      	bls.n	8003c5e <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	f043 0220 	orr.w	r2, r3, #32
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e007      	b.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c68:	2b40      	cmp	r3, #64	; 0x40
 8003c6a:	d1c1      	bne.n	8003bf0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b083      	sub	sp, #12
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8c:	d114      	bne.n	8003cb8 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c96:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2204      	movs	r2, #4
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
	...

08003cc8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0U, i2sdiv = 2U, i2sodd = 0U, packetlength = 16U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	61fb      	str	r3, [r7, #28]
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	2310      	movs	r3, #16
 8003cde:	617b      	str	r3, [r7, #20]
  uint32_t tmp = 0U, i2sclk = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	613b      	str	r3, [r7, #16]
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60bb      	str	r3, [r7, #8]

  /* Check the I2S handle allocation */
  if(hi2s == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_I2S_Init+0x2a>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e12b      	b.n	8003f4a <HAL_I2S_Init+0x282>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Initialize Default I2S IrqHandler ISR */
  hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a95      	ldr	r2, [pc, #596]	; (8003f54 <HAL_I2S_Init+0x28c>)
 8003cfe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
  HAL_I2S_MspInit(hi2s);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 f931 	bl	8003f68 <HAL_I2S_MspInit>

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ---------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003d14:	f023 030f 	bic.w	r3, r3, #15
 8003d18:	61d3      	str	r3, [r2, #28]
                                     SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                     SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	621a      	str	r2, [r3, #32]

  /* Get the I2SCFGR register value */
  tmpreg = hi2s->Instance->I2SCFGR;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	60fb      	str	r3, [r7, #12]

  /* If the default frequency value has to be written, reinitialize i2sdiv and i2sodd */
  /* If the requested audio frequency is not the default, compute the prescaler */
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d061      	beq.n	8003df6 <HAL_I2S_Init+0x12e>
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    /* Set I2S Packet Length value*/
    if(hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_I2S_Init+0x78>
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003d3a:	2320      	movs	r3, #32
 8003d3c:	617b      	str	r3, [r7, #20]
 8003d3e:	e001      	b.n	8003d44 <HAL_I2S_Init+0x7c>
    }
    else
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003d40:	2310      	movs	r3, #16
 8003d42:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if(hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b20      	cmp	r3, #32
 8003d4a:	d802      	bhi.n	8003d52 <HAL_I2S_Init+0x8a>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003d52:	2001      	movs	r0, #1
 8003d54:	f001 fb3c 	bl	80053d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d58:	60b8      	str	r0, [r7, #8]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d62:	d125      	bne.n	8003db0 <HAL_I2S_Init+0xe8>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d010      	beq.n	8003d8e <HAL_I2S_Init+0xc6>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength*4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d76:	4613      	mov	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	461a      	mov	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	3305      	adds	r3, #5
 8003d8a:	613b      	str	r3, [r7, #16]
 8003d8c:	e01f      	b.n	8003dce <HAL_I2S_Init+0x106>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength*8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d98:	4613      	mov	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	461a      	mov	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003daa:	3305      	adds	r3, #5
 8003dac:	613b      	str	r3, [r7, #16]
 8003dae:	e00e      	b.n	8003dce <HAL_I2S_Init+0x106>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003db8:	4613      	mov	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dca:	3305      	adds	r3, #5
 8003dcc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	4a61      	ldr	r2, [pc, #388]	; (8003f58 <HAL_I2S_Init+0x290>)
 8003dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd6:	08db      	lsrs	r3, r3, #3
 8003dd8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)1U);
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2U);
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	085b      	lsrs	r3, r3, #1
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t) (i2sodd << 8U);
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d902      	bls.n	8003e02 <HAL_I2S_Init+0x13a>
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	2bff      	cmp	r3, #255	; 0xff
 8003e00:	d90e      	bls.n	8003e20 <HAL_I2S_Init+0x158>
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003e02:	2302      	movs	r3, #2
 8003e04:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	61bb      	str	r3, [r7, #24]

    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0e:	f043 0210 	orr.w	r2, r3, #16
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_I2S_ErrorCallback(hi2s);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f009 fd7e 	bl	800d918 <HAL_I2S_ErrorCallback>
    return  HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e094      	b.n	8003f4a <HAL_I2S_Init+0x282>
  }

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6911      	ldr	r1, [r2, #16]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4311      	orrs	r1, r2
 8003e2c:	69fa      	ldr	r2, [r7, #28]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	621a      	str	r2, [r3, #32]

  /* Configure the I2S with the I2S_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	b29a      	uxth	r2, r3
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	b299      	uxth	r1, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	b298      	uxth	r0, r3
                       (uint16_t)hi2s->Init.CPOL))));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	b29b      	uxth	r3, r3
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003e4a:	4303      	orrs	r3, r0
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	430b      	orrs	r3, r1
 8003e50:	b29b      	uxth	r3, r3
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 8003e52:	4313      	orrs	r3, r2
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  /* Write to SPIx I2SCFGR */
    WRITE_REG(hi2s->Instance->I2SCFGR,tmpreg);
  }
#else
  /* Write to SPIx I2SCFGR */
  WRITE_REG(hi2s->Instance->I2SCFGR, tmpreg);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d162      	bne.n	8003f3a <HAL_I2S_Init+0x272>
  {
  	/* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a39      	ldr	r2, [pc, #228]	; (8003f5c <HAL_I2S_Init+0x294>)
 8003e78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a38      	ldr	r2, [pc, #224]	; (8003f60 <HAL_I2S_Init+0x298>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d101      	bne.n	8003e88 <HAL_I2S_Init+0x1c0>
 8003e84:	4a37      	ldr	r2, [pc, #220]	; (8003f64 <HAL_I2S_Init+0x29c>)
 8003e86:	e001      	b.n	8003e8c <HAL_I2S_Init+0x1c4>
 8003e88:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4933      	ldr	r1, [pc, #204]	; (8003f60 <HAL_I2S_Init+0x298>)
 8003e92:	428b      	cmp	r3, r1
 8003e94:	d101      	bne.n	8003e9a <HAL_I2S_Init+0x1d2>
 8003e96:	4b33      	ldr	r3, [pc, #204]	; (8003f64 <HAL_I2S_Init+0x29c>)
 8003e98:	e001      	b.n	8003e9e <HAL_I2S_Init+0x1d6>
 8003e9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003ea4:	f023 030f 	bic.w	r3, r3, #15
 8003ea8:	61d3      	str	r3, [r2, #28]
                                                SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a2c      	ldr	r2, [pc, #176]	; (8003f60 <HAL_I2S_Init+0x298>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d101      	bne.n	8003eb8 <HAL_I2S_Init+0x1f0>
 8003eb4:	4b2b      	ldr	r3, [pc, #172]	; (8003f64 <HAL_I2S_Init+0x29c>)
 8003eb6:	e001      	b.n	8003ebc <HAL_I2S_Init+0x1f4>
 8003eb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a26      	ldr	r2, [pc, #152]	; (8003f60 <HAL_I2S_Init+0x298>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d101      	bne.n	8003ece <HAL_I2S_Init+0x206>
 8003eca:	4b26      	ldr	r3, [pc, #152]	; (8003f64 <HAL_I2S_Init+0x29c>)
 8003ecc:	e001      	b.n	8003ed2 <HAL_I2S_Init+0x20a>
 8003ece:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	60fb      	str	r3, [r7, #12]

    /* Get the mode to be configured for the extended I2S */
    if((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ede:	d003      	beq.n	8003ee8 <HAL_I2S_Init+0x220>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d103      	bne.n	8003ef0 <HAL_I2S_Init+0x228>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003ee8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003eec:	613b      	str	r3, [r7, #16]
 8003eee:	e001      	b.n	8003ef4 <HAL_I2S_Init+0x22c>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	b299      	uxth	r1, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	b298      	uxth	r0, r3
                         (uint16_t)hi2s->Init.CPOL))));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003f0a:	4303      	orrs	r3, r0
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003f12:	4313      	orrs	r3, r2
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR,tmpreg);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a0d      	ldr	r2, [pc, #52]	; (8003f60 <HAL_I2S_Init+0x298>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d101      	bne.n	8003f32 <HAL_I2S_Init+0x26a>
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <HAL_I2S_Init+0x29c>)
 8003f30:	e001      	b.n	8003f36 <HAL_I2S_Init+0x26e>
 8003f32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3720      	adds	r7, #32
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	0800435b 	.word	0x0800435b
 8003f58:	cccccccd 	.word	0xcccccccd
 8003f5c:	08004475 	.word	0x08004475
 8003f60:	40003800 	.word	0x40003800
 8003f64:	40003400 	.word	0x40003400

08003f68 <HAL_I2S_MspInit>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
 __weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2s);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_MspInit could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_I2S_Transmit_DMA>:
  * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *       between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	4613      	mov	r3, r2
 8003f88:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp = NULL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	617b      	str	r3, [r7, #20]
  uint32_t tmp1 = 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	613b      	str	r3, [r7, #16]

  if((pData == NULL) || (Size == 0U))
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_I2S_Transmit_DMA+0x22>
 8003f98:	88fb      	ldrh	r3, [r7, #6]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_I2S_Transmit_DMA+0x26>
  {
    return  HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e07a      	b.n	8004098 <HAL_I2S_Transmit_DMA+0x11c>
  }

  if(hi2s->State == HAL_I2S_STATE_READY)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d173      	bne.n	8004096 <HAL_I2S_Transmit_DMA+0x11a>
  {
    hi2s->pTxBuffPtr = pData;
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	625a      	str	r2, [r3, #36]	; 0x24
    tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	613b      	str	r3, [r7, #16]
    if((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d002      	beq.n	8003fcc <HAL_I2S_Transmit_DMA+0x50>
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	2b05      	cmp	r3, #5
 8003fca:	d10a      	bne.n	8003fe2 <HAL_I2S_Transmit_DMA+0x66>
    {
      hi2s->TxXferSize  = (Size << 1U);
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2s->TxXferCount = (Size << 1U);
 8003fd6:	88fb      	ldrh	r3, [r7, #6]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003fe0:	e005      	b.n	8003fee <HAL_I2S_Transmit_DMA+0x72>
    }
    else
    {
      hi2s->TxXferSize  = Size;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	88fa      	ldrh	r2, [r7, #6]
 8003fe6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2s->TxXferCount = Size;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	88fa      	ldrh	r2, [r7, #6]
 8003fec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Process Locked */
    __HAL_LOCK(hi2s);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <HAL_I2S_Transmit_DMA+0x82>
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	e04c      	b.n	8004098 <HAL_I2S_Transmit_DMA+0x11c>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State     = HAL_I2S_STATE_BUSY_TX;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2203      	movs	r2, #3
 8004010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the I2S Tx DMA Half transfer complete callback */
    hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004018:	4a21      	ldr	r2, [pc, #132]	; (80040a0 <HAL_I2S_Transmit_DMA+0x124>)
 800401a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the I2S Tx DMA transfer complete callback */
    hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004020:	4a20      	ldr	r2, [pc, #128]	; (80040a4 <HAL_I2S_Transmit_DMA+0x128>)
 8004022:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004028:	4a1f      	ldr	r2, [pc, #124]	; (80040a8 <HAL_I2S_Transmit_DMA+0x12c>)
 800402a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t*)&pData;
 800402c:	f107 0308 	add.w	r3, r7, #8
 8004030:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t*)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	6819      	ldr	r1, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	461a      	mov	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004046:	b29b      	uxth	r3, r3
 8004048:	f7fc fd0a 	bl	8000a60 <HAL_DMA_Start_IT>

    /* Check if the I2S is already enabled */
    if((hi2s->Instance->I2SCFGR &SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800405a:	d007      	beq.n	800406c <HAL_I2S_Transmit_DMA+0xf0>
    {
      /* Enable I2S peripheral */
      __HAL_I2S_ENABLE(hi2s);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	6812      	ldr	r2, [r2, #0]
 8004064:	69d2      	ldr	r2, [r2, #28]
 8004066:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800406a:	61da      	str	r2, [r3, #28]
    }

     /* Check if the I2S Tx request is already enabled */
    if((hi2s->Instance->CR2 & SPI_CR2_TXDMAEN) != SPI_CR2_TXDMAEN)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b02      	cmp	r3, #2
 8004078:	d007      	beq.n	800408a <HAL_I2S_Transmit_DMA+0x10e>
    {
      /* Enable Tx DMA Request */
      SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	6852      	ldr	r2, [r2, #4]
 8004084:	f042 0202 	orr.w	r2, r2, #2
 8004088:	605a      	str	r2, [r3, #4]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2s);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	e000      	b.n	8004098 <HAL_I2S_Transmit_DMA+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
  }
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	0800423d 	.word	0x0800423d
 80040a4:	080041f5 	.word	0x080041f5
 80040a8:	08004259 	.word	0x08004259

080040ac <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <HAL_I2S_DMAStop+0x18>
 80040c0:	2302      	movs	r3, #2
 80040c2:	e081      	b.n	80041c8 <HAL_I2S_DMAStop+0x11c>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b03      	cmp	r3, #3
 80040d6:	d10d      	bne.n	80040f4 <HAL_I2S_DMAStop+0x48>
  {
    /* Disable the I2S DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2,SPI_CR2_TXDMAEN);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6812      	ldr	r2, [r2, #0]
 80040e0:	6852      	ldr	r2, [r2, #4]
 80040e2:	f022 0202 	bic.w	r2, r2, #2
 80040e6:	605a      	str	r2, [r3, #4]

    /* Disable the I2S DMA Channel */
    HAL_DMA_Abort(hi2s->hdmatx);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fc fd17 	bl	8000b20 <HAL_DMA_Abort>
 80040f2:	e057      	b.n	80041a4 <HAL_I2S_DMAStop+0xf8>
  }
  else if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d10d      	bne.n	800411c <HAL_I2S_DMAStop+0x70>
  {
    /* Disable the I2S DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2,SPI_CR2_RXDMAEN);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6812      	ldr	r2, [r2, #0]
 8004108:	6852      	ldr	r2, [r2, #4]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	605a      	str	r2, [r3, #4]

    /* Disable the I2S DMA Channel */
    HAL_DMA_Abort(hi2s->hdmarx);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004114:	4618      	mov	r0, r3
 8004116:	f7fc fd03 	bl	8000b20 <HAL_DMA_Abort>
 800411a:	e043      	b.n	80041a4 <HAL_I2S_DMAStop+0xf8>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if(hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b05      	cmp	r3, #5
 8004126:	d13d      	bne.n	80041a4 <HAL_I2S_DMAStop+0xf8>
  {
    /* Disable the I2S DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2,(SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6812      	ldr	r2, [r2, #0]
 8004130:	6852      	ldr	r2, [r2, #4]
 8004132:	f022 0203 	bic.w	r2, r2, #3
 8004136:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2,(SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a24      	ldr	r2, [pc, #144]	; (80041d0 <HAL_I2S_DMAStop+0x124>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d101      	bne.n	8004146 <HAL_I2S_DMAStop+0x9a>
 8004142:	4b24      	ldr	r3, [pc, #144]	; (80041d4 <HAL_I2S_DMAStop+0x128>)
 8004144:	e001      	b.n	800414a <HAL_I2S_DMAStop+0x9e>
 8004146:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	4920      	ldr	r1, [pc, #128]	; (80041d0 <HAL_I2S_DMAStop+0x124>)
 8004150:	428a      	cmp	r2, r1
 8004152:	d101      	bne.n	8004158 <HAL_I2S_DMAStop+0xac>
 8004154:	4a1f      	ldr	r2, [pc, #124]	; (80041d4 <HAL_I2S_DMAStop+0x128>)
 8004156:	e001      	b.n	800415c <HAL_I2S_DMAStop+0xb0>
 8004158:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800415c:	6852      	ldr	r2, [r2, #4]
 800415e:	f022 0203 	bic.w	r2, r2, #3
 8004162:	605a      	str	r2, [r3, #4]

    /* Disable the I2S DMA Channels */
    HAL_DMA_Abort(hi2s->hdmatx);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004168:	4618      	mov	r0, r3
 800416a:	f7fc fcd9 	bl	8000b20 <HAL_DMA_Abort>
    HAL_DMA_Abort(hi2s->hdmarx);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004172:	4618      	mov	r0, r3
 8004174:	f7fc fcd4 	bl	8000b20 <HAL_DMA_Abort>

    /* Disable I2Sext peripheral */
    __HAL_I2SEXT_DISABLE(hi2s);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a14      	ldr	r2, [pc, #80]	; (80041d0 <HAL_I2S_DMAStop+0x124>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d101      	bne.n	8004186 <HAL_I2S_DMAStop+0xda>
 8004182:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <HAL_I2S_DMAStop+0x128>)
 8004184:	e001      	b.n	800418a <HAL_I2S_DMAStop+0xde>
 8004186:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6812      	ldr	r2, [r2, #0]
 800418e:	4910      	ldr	r1, [pc, #64]	; (80041d0 <HAL_I2S_DMAStop+0x124>)
 8004190:	428a      	cmp	r2, r1
 8004192:	d101      	bne.n	8004198 <HAL_I2S_DMAStop+0xec>
 8004194:	4a0f      	ldr	r2, [pc, #60]	; (80041d4 <HAL_I2S_DMAStop+0x128>)
 8004196:	e001      	b.n	800419c <HAL_I2S_DMAStop+0xf0>
 8004198:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800419c:	69d2      	ldr	r2, [r2, #28]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	69d9      	ldr	r1, [r3, #28]
 80041ae:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80041b2:	400b      	ands	r3, r1
 80041b4:	61d3      	str	r3, [r2, #28]

  hi2s->State = HAL_I2S_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40003800 	.word	0x40003800
 80041d4:	40003400 	.word	0x40003400

080041d8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041e6:	b2db      	uxtb	r3, r3
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef* hi2s = ( I2S_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004200:	60fb      	str	r3, [r7, #12]

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10e      	bne.n	800422e <I2S_DMATxCplt+0x3a>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2,SPI_CR2_TXDMAEN);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	6812      	ldr	r2, [r2, #0]
 8004218:	6852      	ldr	r2, [r2, #4]
 800421a:	f022 0202 	bic.w	r2, r2, #2
 800421e:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State       = HAL_I2S_STATE_READY;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  HAL_I2S_TxCpltCallback(hi2s);
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f009 f9e4 	bl	800d5fc <HAL_I2S_TxCpltCallback>
}
 8004234:	bf00      	nop
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef* hi2s = (I2S_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004248:	60fb      	str	r3, [r7, #12]

  HAL_I2S_TxHalfCpltCallback(hi2s);
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f009 f9e8 	bl	800d620 <HAL_I2S_TxHalfCpltCallback>
}
 8004250:	bf00      	nop
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef* hi2s = (I2S_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004264:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2,(SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	6852      	ldr	r2, [r2, #4]
 8004270:	f022 0203 	bic.w	r2, r2, #3
 8004274:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State= HAL_I2S_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_DMA);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428e:	f043 0208 	orr.w	r2, r3, #8
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f009 fb3e 	bl	800d918 <HAL_I2S_ErrorCallback>
}
 800429c:	bf00      	nop
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b4:	1c98      	adds	r0, r3, #2
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	6248      	str	r0, [r1, #36]	; 0x24
 80042ba:	881b      	ldrh	r3, [r3, #0]
 80042bc:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if(hi2s->TxXferCount == 0U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10f      	bne.n	80042f6 <I2S_Transmit_IT+0x52>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6859      	ldr	r1, [r3, #4]
 80042e0:	f64f 735f 	movw	r3, #65375	; 0xff5f
 80042e4:	400b      	ands	r3, r1
 80042e6:	6053      	str	r3, [r2, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f009 f983 	bl	800d5fc <HAL_I2S_TxCpltCallback>
  }
}
 80042f6:	bf00      	nop
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430a:	1c99      	adds	r1, r3, #2
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6812      	ldr	r2, [r2, #0]
 8004314:	68d2      	ldr	r2, [r2, #12]
 8004316:	b292      	uxth	r2, r2
 8004318:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	865a      	strh	r2, [r3, #50]	; 0x32

  if(hi2s->RxXferCount == 0U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10f      	bne.n	8004352 <I2S_Receive_IT+0x54>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6859      	ldr	r1, [r3, #4]
 800433c:	f64f 739f 	movw	r3, #65439	; 0xff9f
 8004340:	400b      	ands	r3, r1
 8004342:	6053      	str	r3, [r2, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f009 facb 	bl	800d8e8 <HAL_I2S_RxCpltCallback>
  }
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b086      	sub	sp, #24
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	617b      	str	r3, [r7, #20]

  if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b04      	cmp	r3, #4
 8004374:	d13b      	bne.n	80043ee <I2S_IRQHandler+0x94>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b01      	cmp	r3, #1
 800437e:	d109      	bne.n	8004394 <I2S_IRQHandler+0x3a>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438a:	2b40      	cmp	r3, #64	; 0x40
 800438c:	d102      	bne.n	8004394 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7ff ffb5 	bl	80042fe <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occured -------------------------------------*/
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439a:	2b40      	cmp	r3, #64	; 0x40
 800439c:	d127      	bne.n	80043ee <I2S_IRQHandler+0x94>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 0320 	and.w	r3, r3, #32
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d120      	bne.n	80043ee <I2S_IRQHandler+0x94>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6859      	ldr	r1, [r3, #4]
 80043b6:	f64f 739f 	movw	r3, #65439	; 0xff9f
 80043ba:	400b      	ands	r3, r1
 80043bc:	6053      	str	r3, [r2, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80043be:	2300      	movs	r3, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	613b      	str	r3, [r7, #16]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e0:	f043 0202 	orr.w	r2, r3, #2
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f009 fa95 	bl	800d918 <HAL_I2S_ErrorCallback>
      }
    }

    if(hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d137      	bne.n	800446a <I2S_IRQHandler+0x110>
    {
      /* I2S in mode Transmitter -----------------------------------------------*/
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b02      	cmp	r3, #2
 8004402:	d109      	bne.n	8004418 <I2S_IRQHandler+0xbe>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800440e:	2b80      	cmp	r3, #128	; 0x80
 8004410:	d102      	bne.n	8004418 <I2S_IRQHandler+0xbe>
      {
        I2S_Transmit_IT(hi2s);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7ff ff46 	bl	80042a4 <I2S_Transmit_IT>
      }

      /* I2S Underrun error interrupt occurred --------------------------------*/
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	2b08      	cmp	r3, #8
 8004420:	d123      	bne.n	800446a <I2S_IRQHandler+0x110>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0320 	and.w	r3, r3, #32
 800442c:	2b20      	cmp	r3, #32
 800442e:	d11c      	bne.n	800446a <I2S_IRQHandler+0x110>
      {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6859      	ldr	r1, [r3, #4]
 800443a:	f64f 735f 	movw	r3, #65375	; 0xff5f
 800443e:	400b      	ands	r3, r1
 8004440:	6053      	str	r3, [r2, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	60fb      	str	r3, [r7, #12]
 800444e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445c:	f043 0204 	orr.w	r2, r3, #4
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f009 fa57 	bl	800d918 <HAL_I2S_ErrorCallback>
    }
  }
}
 800446a:	bf00      	nop
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr    = hi2s->Instance->SR ;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4aa2      	ldr	r2, [pc, #648]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d101      	bne.n	8004492 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800448e:	4ba2      	ldr	r3, [pc, #648]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004490:	e001      	b.n	8004496 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004492:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044a8:	d007      	beq.n	80044ba <HAL_I2SEx_FullDuplex_IRQHandler+0x46>
      || ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f040 80b3 	bne.w	8004620 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ac>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d10a      	bne.n	80044da <HAL_I2SEx_FullDuplex_IRQHandler+0x66>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ce:	2b80      	cmp	r3, #128	; 0x80
 80044d0:	d103      	bne.n	80044da <HAL_I2SEx_FullDuplex_IRQHandler+0x66>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_FullDuplexTx_IT(hi2s, I2S_USE_I2S);
 80044d2:	2100      	movs	r1, #0
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f95b 	bl	8004790 <I2SEx_FullDuplexTx_IT>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if(((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d111      	bne.n	8004508 <HAL_I2SEx_FullDuplex_IRQHandler+0x94>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a8a      	ldr	r2, [pc, #552]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d101      	bne.n	80044f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x7e>
 80044ee:	4b8a      	ldr	r3, [pc, #552]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044f0:	e001      	b.n	80044f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x82>
 80044f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fc:	2b40      	cmp	r3, #64	; 0x40
 80044fe:	d103      	bne.n	8004508 <HAL_I2SEx_FullDuplex_IRQHandler+0x94>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_FullDuplexRx_IT(hi2s, I2S_USE_I2SEXT);
 8004500:	2101      	movs	r1, #1
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f9be 	bl	8004884 <I2SEx_FullDuplexRx_IT>
    }

    /* I2Sext Overrun error interrupt occured --------------------------------*/
    if(((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450e:	2b40      	cmp	r3, #64	; 0x40
 8004510:	d144      	bne.n	800459c <HAL_I2SEx_FullDuplex_IRQHandler+0x128>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a7f      	ldr	r2, [pc, #508]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d101      	bne.n	8004520 <HAL_I2SEx_FullDuplex_IRQHandler+0xac>
 800451c:	4b7e      	ldr	r3, [pc, #504]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800451e:	e001      	b.n	8004524 <HAL_I2SEx_FullDuplex_IRQHandler+0xb0>
 8004520:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	2b20      	cmp	r3, #32
 800452c:	d136      	bne.n	800459c <HAL_I2SEx_FullDuplex_IRQHandler+0x128>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a78      	ldr	r2, [pc, #480]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d101      	bne.n	800453c <HAL_I2SEx_FullDuplex_IRQHandler+0xc8>
 8004538:	4b77      	ldr	r3, [pc, #476]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800453a:	e001      	b.n	8004540 <HAL_I2SEx_FullDuplex_IRQHandler+0xcc>
 800453c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	4973      	ldr	r1, [pc, #460]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004546:	428a      	cmp	r2, r1
 8004548:	d101      	bne.n	800454e <HAL_I2SEx_FullDuplex_IRQHandler+0xda>
 800454a:	4a73      	ldr	r2, [pc, #460]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800454c:	e001      	b.n	8004552 <HAL_I2SEx_FullDuplex_IRQHandler+0xde>
 800454e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004552:	6852      	ldr	r2, [r2, #4]
 8004554:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004558:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6859      	ldr	r1, [r3, #4]
 8004564:	f64f 735f 	movw	r3, #65375	; 0xff5f
 8004568:	400b      	ands	r3, r1
 800456a:	6053      	str	r3, [r2, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	f043 0202 	orr.w	r2, r3, #2
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f009 f9be 	bl	800d918 <HAL_I2S_ErrorCallback>
    }

    /* I2S Underrun error interrupt occured ----------------------------------*/
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	f040 80e0 	bne.w	8004768 <HAL_I2SEx_FullDuplex_IRQHandler+0x2f4>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	f040 80d8 	bne.w	8004768 <HAL_I2SEx_FullDuplex_IRQHandler+0x2f4>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6859      	ldr	r1, [r3, #4]
 80045c2:	f64f 735f 	movw	r3, #65375	; 0xff5f
 80045c6:	400b      	ands	r3, r1
 80045c8:	6053      	str	r3, [r2, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a51      	ldr	r2, [pc, #324]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d101      	bne.n	80045d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x164>
 80045d4:	4b50      	ldr	r3, [pc, #320]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80045d6:	e001      	b.n	80045dc <HAL_I2SEx_FullDuplex_IRQHandler+0x168>
 80045d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	494c      	ldr	r1, [pc, #304]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80045e2:	428a      	cmp	r2, r1
 80045e4:	d101      	bne.n	80045ea <HAL_I2SEx_FullDuplex_IRQHandler+0x176>
 80045e6:	4a4c      	ldr	r2, [pc, #304]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80045e8:	e001      	b.n	80045ee <HAL_I2SEx_FullDuplex_IRQHandler+0x17a>
 80045ea:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80045ee:	6852      	ldr	r2, [r2, #4]
 80045f0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045f4:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80045f6:	2300      	movs	r3, #0
 80045f8:	60bb      	str	r3, [r7, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	60bb      	str	r3, [r7, #8]
 8004602:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_UDR);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004610:	f043 0204 	orr.w	r2, r3, #4
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f009 f97d 	bl	800d918 <HAL_I2S_ErrorCallback>
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800461e:	e0a3      	b.n	8004768 <HAL_I2SEx_FullDuplex_IRQHandler+0x2f4>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if(((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b02      	cmp	r3, #2
 8004628:	d111      	bne.n	800464e <HAL_I2SEx_FullDuplex_IRQHandler+0x1da>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a39      	ldr	r2, [pc, #228]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d101      	bne.n	8004638 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c4>
 8004634:	4b38      	ldr	r3, [pc, #224]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004636:	e001      	b.n	800463c <HAL_I2SEx_FullDuplex_IRQHandler+0x1c8>
 8004638:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004642:	2b80      	cmp	r3, #128	; 0x80
 8004644:	d103      	bne.n	800464e <HAL_I2SEx_FullDuplex_IRQHandler+0x1da>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_FullDuplexTx_IT(hi2s, I2S_USE_I2SEXT);
 8004646:	2101      	movs	r1, #1
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f8a1 	bl	8004790 <I2SEx_FullDuplexTx_IT>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b01      	cmp	r3, #1
 8004656:	d10a      	bne.n	800466e <HAL_I2SEx_FullDuplex_IRQHandler+0x1fa>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d103      	bne.n	800466e <HAL_I2SEx_FullDuplex_IRQHandler+0x1fa>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_FullDuplexRx_IT(hi2s, I2S_USE_I2S);
 8004666:	2100      	movs	r1, #0
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f90b 	bl	8004884 <I2SEx_FullDuplexRx_IT>
    }

    /* I2S Overrun error interrupt occured -------------------------------------*/
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004674:	2b40      	cmp	r3, #64	; 0x40
 8004676:	d132      	bne.n	80046de <HAL_I2SEx_FullDuplex_IRQHandler+0x26a>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b20      	cmp	r3, #32
 8004684:	d12b      	bne.n	80046de <HAL_I2SEx_FullDuplex_IRQHandler+0x26a>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6859      	ldr	r1, [r3, #4]
 8004690:	f64f 739f 	movw	r3, #65439	; 0xff9f
 8004694:	400b      	ands	r3, r1
 8004696:	6053      	str	r3, [r2, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a1d      	ldr	r2, [pc, #116]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d101      	bne.n	80046a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x232>
 80046a2:	4b1d      	ldr	r3, [pc, #116]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046a4:	e001      	b.n	80046aa <HAL_I2SEx_FullDuplex_IRQHandler+0x236>
 80046a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	4919      	ldr	r1, [pc, #100]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046b0:	428a      	cmp	r2, r1
 80046b2:	d101      	bne.n	80046b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>
 80046b4:	4a18      	ldr	r2, [pc, #96]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046b6:	e001      	b.n	80046bc <HAL_I2SEx_FullDuplex_IRQHandler+0x248>
 80046b8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80046bc:	6852      	ldr	r2, [r2, #4]
 80046be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80046c2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d0:	f043 0202 	orr.w	r2, r3, #2
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f009 f91d 	bl	800d918 <HAL_I2S_ErrorCallback>
    }

    /* I2Sext Underrun error interrupt occured -------------------------------*/
    if(((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	d140      	bne.n	800476a <HAL_I2SEx_FullDuplex_IRQHandler+0x2f6>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a09      	ldr	r2, [pc, #36]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d101      	bne.n	80046f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x282>
 80046f2:	4b09      	ldr	r3, [pc, #36]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046f4:	e001      	b.n	80046fa <HAL_I2SEx_FullDuplex_IRQHandler+0x286>
 80046f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	2b20      	cmp	r3, #32
 8004702:	d132      	bne.n	800476a <HAL_I2SEx_FullDuplex_IRQHandler+0x2f6>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a02      	ldr	r2, [pc, #8]	; (8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d106      	bne.n	800471c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a8>
 800470e:	4b02      	ldr	r3, [pc, #8]	; (8004718 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004710:	e006      	b.n	8004720 <HAL_I2SEx_FullDuplex_IRQHandler+0x2ac>
 8004712:	bf00      	nop
 8004714:	40003800 	.word	0x40003800
 8004718:	40003400 	.word	0x40003400
 800471c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	6812      	ldr	r2, [r2, #0]
 8004724:	4913      	ldr	r1, [pc, #76]	; (8004774 <HAL_I2SEx_FullDuplex_IRQHandler+0x300>)
 8004726:	428a      	cmp	r2, r1
 8004728:	d101      	bne.n	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x2ba>
 800472a:	4a13      	ldr	r2, [pc, #76]	; (8004778 <HAL_I2SEx_FullDuplex_IRQHandler+0x304>)
 800472c:	e001      	b.n	8004732 <HAL_I2SEx_FullDuplex_IRQHandler+0x2be>
 800472e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004732:	6852      	ldr	r2, [r2, #4]
 8004734:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004738:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6859      	ldr	r1, [r3, #4]
 8004744:	f64f 739f 	movw	r3, #65439	; 0xff9f
 8004748:	400b      	ands	r3, r1
 800474a:	6053      	str	r3, [r2, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_UDR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004758:	f043 0204 	orr.w	r2, r3, #4
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	645a      	str	r2, [r3, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f009 f8d9 	bl	800d918 <HAL_I2S_ErrorCallback>
    }
  }
}
 8004766:	e000      	b.n	800476a <HAL_I2SEx_FullDuplex_IRQHandler+0x2f6>
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004768:	bf00      	nop
}
 800476a:	bf00      	nop
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	40003800 	.word	0x40003800
 8004778:	40003400 	.word	0x40003400

0800477c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief Tx and Rx Transfer completed callback
  * @param hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <I2SEx_FullDuplexTx_IT>:
  * @param hi2s I2S handle
  * @param i2sUsed indicate if I2Sx or I2Sx_ext is concerned
  * @retval None
  */
static void I2SEx_FullDuplexTx_IT(I2S_HandleTypeDef *hi2s, I2S_UseTypeDef i2sUsed)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	70fb      	strb	r3, [r7, #3]
  if(i2sUsed == I2S_USE_I2S)
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d12a      	bne.n	80047f8 <I2SEx_FullDuplexTx_IT+0x68>
  {
    /* Write Data on DR register */
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	1c98      	adds	r0, r3, #2
 80047ac:	6879      	ldr	r1, [r7, #4]
 80047ae:	6248      	str	r0, [r1, #36]	; 0x24
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3b01      	subs	r3, #1
 80047bc:	b29a      	uxth	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if(hi2s->TxXferCount == 0U)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d153      	bne.n	8004874 <I2SEx_FullDuplexTx_IT+0xe4>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6859      	ldr	r1, [r3, #4]
 80047d6:	f64f 735f 	movw	r3, #65375	; 0xff5f
 80047da:	400b      	ands	r3, r1
 80047dc:	6053      	str	r3, [r2, #4]

      if(hi2s->RxXferCount == 0U)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d145      	bne.n	8004874 <I2SEx_FullDuplexTx_IT+0xe4>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff ffc3 	bl	800477c <HAL_I2SEx_TxRxCpltCallback>
        hi2s->State = HAL_I2S_STATE_READY;
        HAL_I2SEx_TxRxCpltCallback(hi2s);
      }
    }
  }
}
 80047f6:	e03d      	b.n	8004874 <I2SEx_FullDuplexTx_IT+0xe4>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a1f      	ldr	r2, [pc, #124]	; (800487c <I2SEx_FullDuplexTx_IT+0xec>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d101      	bne.n	8004806 <I2SEx_FullDuplexTx_IT+0x76>
 8004802:	4a1f      	ldr	r2, [pc, #124]	; (8004880 <I2SEx_FullDuplexTx_IT+0xf0>)
 8004804:	e001      	b.n	800480a <I2SEx_FullDuplexTx_IT+0x7a>
 8004806:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	1c98      	adds	r0, r3, #2
 8004810:	6879      	ldr	r1, [r7, #4]
 8004812:	6248      	str	r0, [r1, #36]	; 0x24
 8004814:	881b      	ldrh	r3, [r3, #0]
 8004816:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	3b01      	subs	r3, #1
 8004820:	b29a      	uxth	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	855a      	strh	r2, [r3, #42]	; 0x2a
    if(hi2s->TxXferCount == 0U)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	d121      	bne.n	8004874 <I2SEx_FullDuplexTx_IT+0xe4>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a11      	ldr	r2, [pc, #68]	; (800487c <I2SEx_FullDuplexTx_IT+0xec>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d101      	bne.n	800483e <I2SEx_FullDuplexTx_IT+0xae>
 800483a:	4b11      	ldr	r3, [pc, #68]	; (8004880 <I2SEx_FullDuplexTx_IT+0xf0>)
 800483c:	e001      	b.n	8004842 <I2SEx_FullDuplexTx_IT+0xb2>
 800483e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6812      	ldr	r2, [r2, #0]
 8004846:	490d      	ldr	r1, [pc, #52]	; (800487c <I2SEx_FullDuplexTx_IT+0xec>)
 8004848:	428a      	cmp	r2, r1
 800484a:	d101      	bne.n	8004850 <I2SEx_FullDuplexTx_IT+0xc0>
 800484c:	4a0c      	ldr	r2, [pc, #48]	; (8004880 <I2SEx_FullDuplexTx_IT+0xf0>)
 800484e:	e001      	b.n	8004854 <I2SEx_FullDuplexTx_IT+0xc4>
 8004850:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004854:	6852      	ldr	r2, [r2, #4]
 8004856:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800485a:	605a      	str	r2, [r3, #4]
      if(hi2s->RxXferCount == 0U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004860:	b29b      	uxth	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <I2SEx_FullDuplexTx_IT+0xe4>
        hi2s->State = HAL_I2S_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7ff ff84 	bl	800477c <HAL_I2SEx_TxRxCpltCallback>
}
 8004874:	bf00      	nop
 8004876:	3708      	adds	r7, #8
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40003800 	.word	0x40003800
 8004880:	40003400 	.word	0x40003400

08004884 <I2SEx_FullDuplexRx_IT>:
  * @param hi2s I2S handle
  * @param i2sUsed indicate if I2Sx or I2Sx_ext is concerned
  * @retval None
  */
static void I2SEx_FullDuplexRx_IT(I2S_HandleTypeDef *hi2s, I2S_UseTypeDef i2sUsed)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	70fb      	strb	r3, [r7, #3]
  if(i2sUsed == I2S_USE_I2S)
 8004890:	78fb      	ldrb	r3, [r7, #3]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d12b      	bne.n	80048ee <I2SEx_FullDuplexRx_IT+0x6a>
  {
    /* Read Data from DR register */
    (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489a:	1c99      	adds	r1, r3, #2
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	62d1      	str	r1, [r2, #44]	; 0x2c
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	6812      	ldr	r2, [r2, #0]
 80048a4:	68d2      	ldr	r2, [r2, #12]
 80048a6:	b292      	uxth	r2, r2
 80048a8:	801a      	strh	r2, [r3, #0]
    hi2s->RxXferCount--;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	865a      	strh	r2, [r3, #50]	; 0x32

    if(hi2s->RxXferCount == 0U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d154      	bne.n	800496c <I2SEx_FullDuplexRx_IT+0xe8>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6859      	ldr	r1, [r3, #4]
 80048cc:	f64f 739f 	movw	r3, #65439	; 0xff9f
 80048d0:	400b      	ands	r3, r1
 80048d2:	6053      	str	r3, [r2, #4]

      if(hi2s->TxXferCount == 0U)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d146      	bne.n	800496c <I2SEx_FullDuplexRx_IT+0xe8>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7ff ff48 	bl	800477c <HAL_I2SEx_TxRxCpltCallback>
        hi2s->State = HAL_I2S_STATE_READY;
        HAL_I2SEx_TxRxCpltCallback(hi2s);
      }
    }
  }
}
 80048ec:	e03e      	b.n	800496c <I2SEx_FullDuplexRx_IT+0xe8>
    (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f2:	1c99      	adds	r1, r3, #2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	62d1      	str	r1, [r2, #44]	; 0x2c
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6812      	ldr	r2, [r2, #0]
 80048fc:	491d      	ldr	r1, [pc, #116]	; (8004974 <I2SEx_FullDuplexRx_IT+0xf0>)
 80048fe:	428a      	cmp	r2, r1
 8004900:	d101      	bne.n	8004906 <I2SEx_FullDuplexRx_IT+0x82>
 8004902:	4a1d      	ldr	r2, [pc, #116]	; (8004978 <I2SEx_FullDuplexRx_IT+0xf4>)
 8004904:	e001      	b.n	800490a <I2SEx_FullDuplexRx_IT+0x86>
 8004906:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800490a:	68d2      	ldr	r2, [r2, #12]
 800490c:	b292      	uxth	r2, r2
 800490e:	801a      	strh	r2, [r3, #0]
    hi2s->RxXferCount--;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	865a      	strh	r2, [r3, #50]	; 0x32
    if(hi2s->RxXferCount == 0U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d121      	bne.n	800496c <I2SEx_FullDuplexRx_IT+0xe8>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a11      	ldr	r2, [pc, #68]	; (8004974 <I2SEx_FullDuplexRx_IT+0xf0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d101      	bne.n	8004936 <I2SEx_FullDuplexRx_IT+0xb2>
 8004932:	4b11      	ldr	r3, [pc, #68]	; (8004978 <I2SEx_FullDuplexRx_IT+0xf4>)
 8004934:	e001      	b.n	800493a <I2SEx_FullDuplexRx_IT+0xb6>
 8004936:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6812      	ldr	r2, [r2, #0]
 800493e:	490d      	ldr	r1, [pc, #52]	; (8004974 <I2SEx_FullDuplexRx_IT+0xf0>)
 8004940:	428a      	cmp	r2, r1
 8004942:	d101      	bne.n	8004948 <I2SEx_FullDuplexRx_IT+0xc4>
 8004944:	4a0c      	ldr	r2, [pc, #48]	; (8004978 <I2SEx_FullDuplexRx_IT+0xf4>)
 8004946:	e001      	b.n	800494c <I2SEx_FullDuplexRx_IT+0xc8>
 8004948:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800494c:	6852      	ldr	r2, [r2, #4]
 800494e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004952:	605a      	str	r2, [r3, #4]
      if(hi2s->TxXferCount == 0U)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d106      	bne.n	800496c <I2SEx_FullDuplexRx_IT+0xe8>
        hi2s->State = HAL_I2S_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff ff08 	bl	800477c <HAL_I2SEx_TxRxCpltCallback>
}
 800496c:	bf00      	nop
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40003800 	.word	0x40003800
 8004978:	40003400 	.word	0x40003400

0800497c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e22d      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d075      	beq.n	8004a86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800499a:	4ba3      	ldr	r3, [pc, #652]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f003 030c 	and.w	r3, r3, #12
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d00c      	beq.n	80049c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049a6:	4ba0      	ldr	r3, [pc, #640]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049ae:	2b08      	cmp	r3, #8
 80049b0:	d112      	bne.n	80049d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049b2:	4b9d      	ldr	r3, [pc, #628]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049be:	d10b      	bne.n	80049d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c0:	4b99      	ldr	r3, [pc, #612]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d05b      	beq.n	8004a84 <HAL_RCC_OscConfig+0x108>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d157      	bne.n	8004a84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e208      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049e0:	d106      	bne.n	80049f0 <HAL_RCC_OscConfig+0x74>
 80049e2:	4a91      	ldr	r2, [pc, #580]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049e4:	4b90      	ldr	r3, [pc, #576]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ec:	6013      	str	r3, [r2, #0]
 80049ee:	e01d      	b.n	8004a2c <HAL_RCC_OscConfig+0xb0>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049f8:	d10c      	bne.n	8004a14 <HAL_RCC_OscConfig+0x98>
 80049fa:	4a8b      	ldr	r2, [pc, #556]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	4b8a      	ldr	r3, [pc, #552]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a04:	6013      	str	r3, [r2, #0]
 8004a06:	4a88      	ldr	r2, [pc, #544]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	4b87      	ldr	r3, [pc, #540]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	e00b      	b.n	8004a2c <HAL_RCC_OscConfig+0xb0>
 8004a14:	4a84      	ldr	r2, [pc, #528]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a16:	4b84      	ldr	r3, [pc, #528]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	4a81      	ldr	r2, [pc, #516]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a22:	4b81      	ldr	r3, [pc, #516]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d013      	beq.n	8004a5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a34:	f7fb fdb6 	bl	80005a4 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3a:	e008      	b.n	8004a4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a3c:	f7fb fdb2 	bl	80005a4 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b64      	cmp	r3, #100	; 0x64
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e1cd      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a4e:	4b76      	ldr	r3, [pc, #472]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d0f0      	beq.n	8004a3c <HAL_RCC_OscConfig+0xc0>
 8004a5a:	e014      	b.n	8004a86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a5c:	f7fb fda2 	bl	80005a4 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a64:	f7fb fd9e 	bl	80005a4 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b64      	cmp	r3, #100	; 0x64
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e1b9      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a76:	4b6c      	ldr	r3, [pc, #432]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1f0      	bne.n	8004a64 <HAL_RCC_OscConfig+0xe8>
 8004a82:	e000      	b.n	8004a86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d063      	beq.n	8004b5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a92:	4b65      	ldr	r3, [pc, #404]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00b      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a9e:	4b62      	ldr	r3, [pc, #392]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004aa6:	2b08      	cmp	r3, #8
 8004aa8:	d11c      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aaa:	4b5f      	ldr	r3, [pc, #380]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d116      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ab6:	4b5c      	ldr	r3, [pc, #368]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d005      	beq.n	8004ace <HAL_RCC_OscConfig+0x152>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d001      	beq.n	8004ace <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e18d      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ace:	4956      	ldr	r1, [pc, #344]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004ad0:	4b55      	ldr	r3, [pc, #340]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ae2:	e03a      	b.n	8004b5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d020      	beq.n	8004b2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aec:	4b4f      	ldr	r3, [pc, #316]	; (8004c2c <HAL_RCC_OscConfig+0x2b0>)
 8004aee:	2201      	movs	r2, #1
 8004af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af2:	f7fb fd57 	bl	80005a4 <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004afa:	f7fb fd53 	bl	80005a4 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e16e      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0c:	4b46      	ldr	r3, [pc, #280]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0f0      	beq.n	8004afa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b18:	4943      	ldr	r1, [pc, #268]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004b1a:	4b43      	ldr	r3, [pc, #268]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	600b      	str	r3, [r1, #0]
 8004b2c:	e015      	b.n	8004b5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b2e:	4b3f      	ldr	r3, [pc, #252]	; (8004c2c <HAL_RCC_OscConfig+0x2b0>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b34:	f7fb fd36 	bl	80005a4 <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b3c:	f7fb fd32 	bl	80005a4 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e14d      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b4e:	4b36      	ldr	r3, [pc, #216]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d1f0      	bne.n	8004b3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d030      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d016      	beq.n	8004b9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b6e:	4b30      	ldr	r3, [pc, #192]	; (8004c30 <HAL_RCC_OscConfig+0x2b4>)
 8004b70:	2201      	movs	r2, #1
 8004b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b74:	f7fb fd16 	bl	80005a4 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b7c:	f7fb fd12 	bl	80005a4 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e12d      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b8e:	4b26      	ldr	r3, [pc, #152]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x200>
 8004b9a:	e015      	b.n	8004bc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b9c:	4b24      	ldr	r3, [pc, #144]	; (8004c30 <HAL_RCC_OscConfig+0x2b4>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ba2:	f7fb fcff 	bl	80005a4 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004baa:	f7fb fcfb 	bl	80005a4 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e116      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bbc:	4b1a      	ldr	r3, [pc, #104]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1f0      	bne.n	8004baa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 80a0 	beq.w	8004d16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bda:	4b13      	ldr	r3, [pc, #76]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10f      	bne.n	8004c06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	4a0f      	ldr	r2, [pc, #60]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004bec:	4b0e      	ldr	r3, [pc, #56]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bf6:	4b0c      	ldr	r3, [pc, #48]	; (8004c28 <HAL_RCC_OscConfig+0x2ac>)
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c02:	2301      	movs	r3, #1
 8004c04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c06:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_RCC_OscConfig+0x2b8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d121      	bne.n	8004c56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c12:	4a08      	ldr	r2, [pc, #32]	; (8004c34 <HAL_RCC_OscConfig+0x2b8>)
 8004c14:	4b07      	ldr	r3, [pc, #28]	; (8004c34 <HAL_RCC_OscConfig+0x2b8>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c1e:	f7fb fcc1 	bl	80005a4 <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c24:	e011      	b.n	8004c4a <HAL_RCC_OscConfig+0x2ce>
 8004c26:	bf00      	nop
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	42470000 	.word	0x42470000
 8004c30:	42470e80 	.word	0x42470e80
 8004c34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c38:	f7fb fcb4 	bl	80005a4 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0cf      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c4a:	4b6a      	ldr	r3, [pc, #424]	; (8004df4 <HAL_RCC_OscConfig+0x478>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0f0      	beq.n	8004c38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d106      	bne.n	8004c6c <HAL_RCC_OscConfig+0x2f0>
 8004c5e:	4a66      	ldr	r2, [pc, #408]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c60:	4b65      	ldr	r3, [pc, #404]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c64:	f043 0301 	orr.w	r3, r3, #1
 8004c68:	6713      	str	r3, [r2, #112]	; 0x70
 8004c6a:	e01c      	b.n	8004ca6 <HAL_RCC_OscConfig+0x32a>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b05      	cmp	r3, #5
 8004c72:	d10c      	bne.n	8004c8e <HAL_RCC_OscConfig+0x312>
 8004c74:	4a60      	ldr	r2, [pc, #384]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c76:	4b60      	ldr	r3, [pc, #384]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c7a:	f043 0304 	orr.w	r3, r3, #4
 8004c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c80:	4a5d      	ldr	r2, [pc, #372]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c82:	4b5d      	ldr	r3, [pc, #372]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c86:	f043 0301 	orr.w	r3, r3, #1
 8004c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c8c:	e00b      	b.n	8004ca6 <HAL_RCC_OscConfig+0x32a>
 8004c8e:	4a5a      	ldr	r2, [pc, #360]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c90:	4b59      	ldr	r3, [pc, #356]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c94:	f023 0301 	bic.w	r3, r3, #1
 8004c98:	6713      	str	r3, [r2, #112]	; 0x70
 8004c9a:	4a57      	ldr	r2, [pc, #348]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c9c:	4b56      	ldr	r3, [pc, #344]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca0:	f023 0304 	bic.w	r3, r3, #4
 8004ca4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d015      	beq.n	8004cda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cae:	f7fb fc79 	bl	80005a4 <HAL_GetTick>
 8004cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb4:	e00a      	b.n	8004ccc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb6:	f7fb fc75 	bl	80005a4 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e08e      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ccc:	4b4a      	ldr	r3, [pc, #296]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0ee      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x33a>
 8004cd8:	e014      	b.n	8004d04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cda:	f7fb fc63 	bl	80005a4 <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce0:	e00a      	b.n	8004cf8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ce2:	f7fb fc5f 	bl	80005a4 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e078      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf8:	4b3f      	ldr	r3, [pc, #252]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1ee      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d04:	7dfb      	ldrb	r3, [r7, #23]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d105      	bne.n	8004d16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d0a:	4a3b      	ldr	r2, [pc, #236]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004d0c:	4b3a      	ldr	r3, [pc, #232]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d064      	beq.n	8004de8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d1e:	4b36      	ldr	r3, [pc, #216]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f003 030c 	and.w	r3, r3, #12
 8004d26:	2b08      	cmp	r3, #8
 8004d28:	d05c      	beq.n	8004de4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d141      	bne.n	8004db6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d32:	4b32      	ldr	r3, [pc, #200]	; (8004dfc <HAL_RCC_OscConfig+0x480>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d38:	f7fb fc34 	bl	80005a4 <HAL_GetTick>
 8004d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d40:	f7fb fc30 	bl	80005a4 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e04b      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d52:	4b29      	ldr	r3, [pc, #164]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f0      	bne.n	8004d40 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d5e:	4926      	ldr	r1, [pc, #152]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	69da      	ldr	r2, [r3, #28]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	019b      	lsls	r3, r3, #6
 8004d70:	431a      	orrs	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d76:	085b      	lsrs	r3, r3, #1
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	041b      	lsls	r3, r3, #16
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d82:	061b      	lsls	r3, r3, #24
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d88:	4b1c      	ldr	r3, [pc, #112]	; (8004dfc <HAL_RCC_OscConfig+0x480>)
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8e:	f7fb fc09 	bl	80005a4 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d96:	f7fb fc05 	bl	80005a4 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e020      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da8:	4b13      	ldr	r3, [pc, #76]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f0      	beq.n	8004d96 <HAL_RCC_OscConfig+0x41a>
 8004db4:	e018      	b.n	8004de8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db6:	4b11      	ldr	r3, [pc, #68]	; (8004dfc <HAL_RCC_OscConfig+0x480>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbc:	f7fb fbf2 	bl	80005a4 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7fb fbee 	bl	80005a4 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e009      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <HAL_RCC_OscConfig+0x47c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f0      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x448>
 8004de2:	e001      	b.n	8004de8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e000      	b.n	8004dea <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	40007000 	.word	0x40007000
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	42470060 	.word	0x42470060

08004e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e0ca      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e14:	4b67      	ldr	r3, [pc, #412]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 020f 	and.w	r2, r3, #15
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d20c      	bcs.n	8004e3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e22:	4b64      	ldr	r3, [pc, #400]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e2a:	4b62      	ldr	r3, [pc, #392]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 020f 	and.w	r2, r3, #15
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d001      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e0b6      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d020      	beq.n	8004e8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e54:	4a58      	ldr	r2, [pc, #352]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e56:	4b58      	ldr	r3, [pc, #352]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0308 	and.w	r3, r3, #8
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d005      	beq.n	8004e78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e6c:	4a52      	ldr	r2, [pc, #328]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6e:	4b52      	ldr	r3, [pc, #328]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e78:	494f      	ldr	r1, [pc, #316]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e7a:	4b4f      	ldr	r3, [pc, #316]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d044      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d107      	bne.n	8004eae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9e:	4b46      	ldr	r3, [pc, #280]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d119      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e07d      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d003      	beq.n	8004ebe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d107      	bne.n	8004ece <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ebe:	4b3e      	ldr	r3, [pc, #248]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d109      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e06d      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ece:	4b3a      	ldr	r3, [pc, #232]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e065      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ede:	4936      	ldr	r1, [pc, #216]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	4b35      	ldr	r3, [pc, #212]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f023 0203 	bic.w	r2, r3, #3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ef0:	f7fb fb58 	bl	80005a4 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef6:	e00a      	b.n	8004f0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ef8:	f7fb fb54 	bl	80005a4 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e04d      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f0e:	4b2a      	ldr	r3, [pc, #168]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 020c 	and.w	r2, r3, #12
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d1eb      	bne.n	8004ef8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f20:	4b24      	ldr	r3, [pc, #144]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 020f 	and.w	r2, r3, #15
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d90c      	bls.n	8004f48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b21      	ldr	r3, [pc, #132]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f36:	4b1f      	ldr	r3, [pc, #124]	; (8004fb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 020f 	and.w	r2, r3, #15
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d001      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e030      	b.n	8004faa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f54:	4918      	ldr	r1, [pc, #96]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f56:	4b18      	ldr	r3, [pc, #96]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0308 	and.w	r3, r3, #8
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d009      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f72:	4911      	ldr	r1, [pc, #68]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f74:	4b10      	ldr	r3, [pc, #64]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	4313      	orrs	r3, r2
 8004f84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f86:	f000 f81d 	bl	8004fc4 <HAL_RCC_GetSysClockFreq>
 8004f8a:	4601      	mov	r1, r0
 8004f8c:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	091b      	lsrs	r3, r3, #4
 8004f92:	f003 030f 	and.w	r3, r3, #15
 8004f96:	4a09      	ldr	r2, [pc, #36]	; (8004fbc <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	5cd3      	ldrb	r3, [r2, r3]
 8004f9a:	fa21 f303 	lsr.w	r3, r1, r3
 8004f9e:	4a08      	ldr	r2, [pc, #32]	; (8004fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8004fa2:	2000      	movs	r0, #0
 8004fa4:	f7fb faba 	bl	800051c <HAL_InitTick>

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	40023c00 	.word	0x40023c00
 8004fb8:	40023800 	.word	0x40023800
 8004fbc:	0800ede0 	.word	0x0800ede0
 8004fc0:	20000060 	.word	0x20000060

08004fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc8:	b08f      	sub	sp, #60	; 0x3c
 8004fca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	637b      	str	r3, [r7, #52]	; 0x34
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fdc:	4b62      	ldr	r3, [pc, #392]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f003 030c 	and.w	r3, r3, #12
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d007      	beq.n	8004ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d008      	beq.n	8004ffe <HAL_RCC_GetSysClockFreq+0x3a>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f040 80b2 	bne.w	8005156 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ff2:	4b5e      	ldr	r3, [pc, #376]	; (800516c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004ff4:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8004ff6:	e0b1      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ff8:	4b5d      	ldr	r3, [pc, #372]	; (8005170 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004ffa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004ffc:	e0ae      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ffe:	4b5a      	ldr	r3, [pc, #360]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005006:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005008:	4b57      	ldr	r3, [pc, #348]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d04e      	beq.n	80050b2 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005014:	4b54      	ldr	r3, [pc, #336]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	099b      	lsrs	r3, r3, #6
 800501a:	f04f 0400 	mov.w	r4, #0
 800501e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005022:	f04f 0200 	mov.w	r2, #0
 8005026:	ea01 0103 	and.w	r1, r1, r3
 800502a:	ea02 0204 	and.w	r2, r2, r4
 800502e:	460b      	mov	r3, r1
 8005030:	4614      	mov	r4, r2
 8005032:	0160      	lsls	r0, r4, #5
 8005034:	6278      	str	r0, [r7, #36]	; 0x24
 8005036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005038:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800503c:	6278      	str	r0, [r7, #36]	; 0x24
 800503e:	015b      	lsls	r3, r3, #5
 8005040:	623b      	str	r3, [r7, #32]
 8005042:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005046:	1a5b      	subs	r3, r3, r1
 8005048:	eb64 0402 	sbc.w	r4, r4, r2
 800504c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8005050:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8005054:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8005058:	ebb8 0803 	subs.w	r8, r8, r3
 800505c:	eb69 0904 	sbc.w	r9, r9, r4
 8005060:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800506c:	61fb      	str	r3, [r7, #28]
 800506e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8005072:	61bb      	str	r3, [r7, #24]
 8005074:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8005078:	eb18 0801 	adds.w	r8, r8, r1
 800507c:	eb49 0902 	adc.w	r9, r9, r2
 8005080:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8005084:	617b      	str	r3, [r7, #20]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800508c:	617b      	str	r3, [r7, #20]
 800508e:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8005098:	4640      	mov	r0, r8
 800509a:	4649      	mov	r1, r9
 800509c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800509e:	f04f 0400 	mov.w	r4, #0
 80050a2:	461a      	mov	r2, r3
 80050a4:	4623      	mov	r3, r4
 80050a6:	f7fb f88f 	bl	80001c8 <__aeabi_uldivmod>
 80050aa:	4603      	mov	r3, r0
 80050ac:	460c      	mov	r4, r1
 80050ae:	637b      	str	r3, [r7, #52]	; 0x34
 80050b0:	e043      	b.n	800513a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050b2:	4b2d      	ldr	r3, [pc, #180]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	099b      	lsrs	r3, r3, #6
 80050b8:	f04f 0400 	mov.w	r4, #0
 80050bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80050c0:	f04f 0200 	mov.w	r2, #0
 80050c4:	ea01 0103 	and.w	r1, r1, r3
 80050c8:	ea02 0204 	and.w	r2, r2, r4
 80050cc:	460b      	mov	r3, r1
 80050ce:	4614      	mov	r4, r2
 80050d0:	0160      	lsls	r0, r4, #5
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	015b      	lsls	r3, r3, #5
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80050e4:	1a5b      	subs	r3, r3, r1
 80050e6:	eb64 0402 	sbc.w	r4, r4, r2
 80050ea:	01a6      	lsls	r6, r4, #6
 80050ec:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80050f0:	019d      	lsls	r5, r3, #6
 80050f2:	1aed      	subs	r5, r5, r3
 80050f4:	eb66 0604 	sbc.w	r6, r6, r4
 80050f8:	00f3      	lsls	r3, r6, #3
 80050fa:	607b      	str	r3, [r7, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005102:	607b      	str	r3, [r7, #4]
 8005104:	00eb      	lsls	r3, r5, #3
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	e897 0060 	ldmia.w	r7, {r5, r6}
 800510c:	186d      	adds	r5, r5, r1
 800510e:	eb46 0602 	adc.w	r6, r6, r2
 8005112:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8005116:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 800511a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800511e:	4655      	mov	r5, sl
 8005120:	465e      	mov	r6, fp
 8005122:	4628      	mov	r0, r5
 8005124:	4631      	mov	r1, r6
 8005126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005128:	f04f 0400 	mov.w	r4, #0
 800512c:	461a      	mov	r2, r3
 800512e:	4623      	mov	r3, r4
 8005130:	f7fb f84a 	bl	80001c8 <__aeabi_uldivmod>
 8005134:	4603      	mov	r3, r0
 8005136:	460c      	mov	r4, r1
 8005138:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800513a:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	0c1b      	lsrs	r3, r3, #16
 8005140:	f003 0303 	and.w	r3, r3, #3
 8005144:	3301      	adds	r3, #1
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 800514a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800514c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005152:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005154:	e002      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005156:	4b05      	ldr	r3, [pc, #20]	; (800516c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005158:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800515a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800515c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800515e:	4618      	mov	r0, r3
 8005160:	373c      	adds	r7, #60	; 0x3c
 8005162:	46bd      	mov	sp, r7
 8005164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005168:	40023800 	.word	0x40023800
 800516c:	00f42400 	.word	0x00f42400
 8005170:	007a1200 	.word	0x007a1200

08005174 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005178:	4b03      	ldr	r3, [pc, #12]	; (8005188 <HAL_RCC_GetHCLKFreq+0x14>)
 800517a:	681b      	ldr	r3, [r3, #0]
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	20000060 	.word	0x20000060

0800518c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005190:	f7ff fff0 	bl	8005174 <HAL_RCC_GetHCLKFreq>
 8005194:	4601      	mov	r1, r0
 8005196:	4b05      	ldr	r3, [pc, #20]	; (80051ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	0a9b      	lsrs	r3, r3, #10
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	4a03      	ldr	r2, [pc, #12]	; (80051b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051a2:	5cd3      	ldrb	r3, [r2, r3]
 80051a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40023800 	.word	0x40023800
 80051b0:	0800edf0 	.word	0x0800edf0

080051b4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d105      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d035      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051dc:	4b62      	ldr	r3, [pc, #392]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051e2:	f7fb f9df 	bl	80005a4 <HAL_GetTick>
 80051e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051e8:	e008      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051ea:	f7fb f9db 	bl	80005a4 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e0b0      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051fc:	4b5b      	ldr	r3, [pc, #364]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1f0      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005208:	4958      	ldr	r1, [pc, #352]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	019a      	lsls	r2, r3, #6
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	071b      	lsls	r3, r3, #28
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800521c:	4b52      	ldr	r3, [pc, #328]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800521e:	2201      	movs	r2, #1
 8005220:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005222:	f7fb f9bf 	bl	80005a4 <HAL_GetTick>
 8005226:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005228:	e008      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800522a:	f7fb f9bb 	bl	80005a4 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b02      	cmp	r3, #2
 8005236:	d901      	bls.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e090      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800523c:	4b4b      	ldr	r3, [pc, #300]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d0f0      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 8083 	beq.w	800535c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005256:	2300      	movs	r3, #0
 8005258:	60fb      	str	r3, [r7, #12]
 800525a:	4a44      	ldr	r2, [pc, #272]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800525c:	4b43      	ldr	r3, [pc, #268]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800525e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005264:	6413      	str	r3, [r2, #64]	; 0x40
 8005266:	4b41      	ldr	r3, [pc, #260]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005272:	4a3f      	ldr	r2, [pc, #252]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005274:	4b3e      	ldr	r3, [pc, #248]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800527c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800527e:	f7fb f991 	bl	80005a4 <HAL_GetTick>
 8005282:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005284:	e008      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005286:	f7fb f98d 	bl	80005a4 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e062      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005298:	4b35      	ldr	r3, [pc, #212]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0f0      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052a4:	4b31      	ldr	r3, [pc, #196]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d02f      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d028      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052c2:	4b2a      	ldr	r3, [pc, #168]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052cc:	4b29      	ldr	r3, [pc, #164]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052ce:	2201      	movs	r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052d2:	4b28      	ldr	r3, [pc, #160]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80052d8:	4a24      	ldr	r2, [pc, #144]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052de:	4b23      	ldr	r3, [pc, #140]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d014      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80052ea:	f7fb f95b 	bl	80005a4 <HAL_GetTick>
 80052ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f0:	e00a      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052f2:	f7fb f957 	bl	80005a4 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005300:	4293      	cmp	r3, r2
 8005302:	d901      	bls.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e02a      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005308:	4b18      	ldr	r3, [pc, #96]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800530a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0ee      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800531c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005320:	d10d      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005322:	4912      	ldr	r1, [pc, #72]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005324:	4b11      	ldr	r3, [pc, #68]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005338:	4313      	orrs	r3, r2
 800533a:	608b      	str	r3, [r1, #8]
 800533c:	e005      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800533e:	4a0b      	ldr	r2, [pc, #44]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005340:	4b0a      	ldr	r3, [pc, #40]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005348:	6093      	str	r3, [r2, #8]
 800534a:	4908      	ldr	r1, [pc, #32]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800534c:	4b07      	ldr	r3, [pc, #28]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800534e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005358:	4313      	orrs	r3, r2
 800535a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3718      	adds	r7, #24
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	42470068 	.word	0x42470068
 800536c:	40023800 	.word	0x40023800
 8005370:	40007000 	.word	0x40007000
 8005374:	42470e40 	.word	0x42470e40

08005378 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2203      	movs	r2, #3
 8005384:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8005386:	4b11      	ldr	r3, [pc, #68]	; (80053cc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800538c:	099b      	lsrs	r3, r3, #6
 800538e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005396:	4b0d      	ldr	r3, [pc, #52]	; (80053cc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005398:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800539c:	0f1b      	lsrs	r3, r3, #28
 800539e:	f003 0207 	and.w	r2, r3, #7
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80053a6:	4b09      	ldr	r3, [pc, #36]	; (80053cc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80053ae:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80053b0:	4b06      	ldr	r3, [pc, #24]	; (80053cc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80053b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	40023800 	.word	0x40023800

080053d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80053e4:	2300      	movs	r3, #0
 80053e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d13d      	bne.n	800546a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80053ee:	4b22      	ldr	r3, [pc, #136]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053f6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d004      	beq.n	8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d12f      	bne.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005402:	4b1e      	ldr	r3, [pc, #120]	; (800547c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005404:	617b      	str	r3, [r7, #20]
          break;
 8005406:	e02f      	b.n	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005408:	4b1b      	ldr	r3, [pc, #108]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005410:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005414:	d108      	bne.n	8005428 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005416:	4b18      	ldr	r3, [pc, #96]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800541e:	4a18      	ldr	r2, [pc, #96]	; (8005480 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005420:	fbb2 f3f3 	udiv	r3, r2, r3
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	e007      	b.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005428:	4b13      	ldr	r3, [pc, #76]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005430:	4a14      	ldr	r2, [pc, #80]	; (8005484 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005432:	fbb2 f3f3 	udiv	r3, r2, r3
 8005436:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005438:	4b0f      	ldr	r3, [pc, #60]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800543a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800543e:	099b      	lsrs	r3, r3, #6
 8005440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	fb02 f303 	mul.w	r3, r2, r3
 800544a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800544c:	4b0a      	ldr	r3, [pc, #40]	; (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800544e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005452:	0f1b      	lsrs	r3, r3, #28
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	fbb2 f3f3 	udiv	r3, r2, r3
 800545e:	617b      	str	r3, [r7, #20]
          break;
 8005460:	e002      	b.n	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]
          break;
 8005466:	bf00      	nop
        }
      }
      break;
 8005468:	bf00      	nop
    }
  }
  return frequency;
 800546a:	697b      	ldr	r3, [r7, #20]
}
 800546c:	4618      	mov	r0, r3
 800546e:	371c      	adds	r7, #28
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr
 8005478:	40023800 	.word	0x40023800
 800547c:	00bb8000 	.word	0x00bb8000
 8005480:	007a1200 	.word	0x007a1200
 8005484:	00f42400 	.word	0x00f42400

08005488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e055      	b.n	8005546 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d106      	bne.n	80054ba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f007 fe5b 	bl	800d170 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	6812      	ldr	r2, [r2, #0]
 80054cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6851      	ldr	r1, [r2, #4]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6892      	ldr	r2, [r2, #8]
 80054de:	4311      	orrs	r1, r2
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	68d2      	ldr	r2, [r2, #12]
 80054e4:	4311      	orrs	r1, r2
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	6912      	ldr	r2, [r2, #16]
 80054ea:	4311      	orrs	r1, r2
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	6952      	ldr	r2, [r2, #20]
 80054f0:	4311      	orrs	r1, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	6992      	ldr	r2, [r2, #24]
 80054f6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80054fa:	4311      	orrs	r1, r2
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	69d2      	ldr	r2, [r2, #28]
 8005500:	4311      	orrs	r1, r2
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	6a12      	ldr	r2, [r2, #32]
 8005506:	4311      	orrs	r1, r2
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800550c:	430a      	orrs	r2, r1
 800550e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6992      	ldr	r2, [r2, #24]
 8005518:	0c12      	lsrs	r2, r2, #16
 800551a:	f002 0104 	and.w	r1, r2, #4
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005522:	430a      	orrs	r2, r1
 8005524:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	69d2      	ldr	r2, [r2, #28]
 8005530:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005534:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800554e:	b084      	sub	sp, #16
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	f107 0014 	add.w	r0, r7, #20
 800555c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005562:	2b01      	cmp	r3, #1
 8005564:	d120      	bne.n	80055a8 <USB_CoreInit+0x5a>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800557a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	60d3      	str	r3, [r2, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800558e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005590:	2b01      	cmp	r3, #1
 8005592:	d105      	bne.n	80055a0 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 f937 	bl	8005814 <USB_CoreReset>
 80055a6:	e00c      	b.n	80055c2 <USB_CoreInit+0x74>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select and set Host mode */
    USB_CoreReset(USBx);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 f92d 	bl	8005814 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80055c0:	639a      	str	r2, [r3, #56]	; 0x38
  }
 
  if(cfg.dma_enable == ENABLE)
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d10b      	bne.n	80055e0 <USB_CoreInit+0x92>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f043 0206 	orr.w	r2, r3, #6
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	609a      	str	r2, [r3, #8]
  }  

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055ec:	b004      	add	sp, #16
 80055ee:	4770      	bx	lr

080055f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f043 0201 	orr.w	r2, r3, #1
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f023 0201 	bic.w	r2, r3, #1
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	460b      	mov	r3, r1
 800563e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 800564c:	78fb      	ldrb	r3, [r7, #3]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d106      	bne.n	8005660 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	60da      	str	r2, [r3, #12]
 800565e:	e008      	b.n	8005672 <USB_SetCurrentMode+0x3e>
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
 8005660:	78fb      	ldrb	r3, [r7, #3]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d105      	bne.n	8005672 <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50U);
 8005672:	2032      	movs	r0, #50	; 0x32
 8005674:	f7fa ffa2 	bl	80005bc <HAL_Delay>
  
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3708      	adds	r7, #8
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 800568e:	2300      	movs	r3, #0
 8005690:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	019b      	lsls	r3, r3, #6
 8005696:	f043 0220 	orr.w	r2, r3, #32
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	3301      	adds	r3, #1
 80056a2:	60fb      	str	r3, [r7, #12]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	4a09      	ldr	r2, [pc, #36]	; (80056cc <USB_FlushTxFifo+0x48>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d901      	bls.n	80056b0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e006      	b.n	80056be <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	d0f0      	beq.n	800569e <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3714      	adds	r7, #20
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	00030d40 	.word	0x00030d40

080056d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80056d8:	2300      	movs	r3, #0
 80056da:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2210      	movs	r2, #16
 80056e0:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	3301      	adds	r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	4a09      	ldr	r2, [pc, #36]	; (8005710 <USB_FlushRxFifo+0x40>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d901      	bls.n	80056f4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e006      	b.n	8005702 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b10      	cmp	r3, #16
 80056fe:	d0f0      	beq.n	80056e2 <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	00030d40 	.word	0x00030d40

08005714 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	4611      	mov	r1, r2
 8005720:	461a      	mov	r2, r3
 8005722:	460b      	mov	r3, r1
 8005724:	71fb      	strb	r3, [r7, #7]
 8005726:	4613      	mov	r3, r2
 8005728:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	613b      	str	r3, [r7, #16]
 800572e:	2300      	movs	r3, #0
 8005730:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 8005732:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d11a      	bne.n	8005770 <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 800573a:	88bb      	ldrh	r3, [r7, #4]
 800573c:	3303      	adds	r3, #3
 800573e:	089b      	lsrs	r3, r3, #2
 8005740:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 8005742:	2300      	movs	r3, #0
 8005744:	617b      	str	r3, [r7, #20]
 8005746:	e00f      	b.n	8005768 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8005748:	79fb      	ldrb	r3, [r7, #7]
 800574a:	031a      	lsls	r2, r3, #12
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005754:	461a      	mov	r2, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	3301      	adds	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	3304      	adds	r3, #4
 8005766:	60bb      	str	r3, [r7, #8]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	429a      	cmp	r2, r3
 800576e:	d3eb      	bcc.n	8005748 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	371c      	adds	r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800577e:	b480      	push	{r7}
 8005780:	b087      	sub	sp, #28
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	4613      	mov	r3, r2
 800578a:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 800578c:	2300      	movs	r3, #0
 800578e:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	3303      	adds	r3, #3
 8005794:	089b      	lsrs	r3, r3, #2
 8005796:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	e00b      	b.n	80057b6 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	3301      	adds	r3, #1
 80057ae:	617b      	str	r3, [r7, #20]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	3304      	adds	r3, #4
 80057b4:	60bb      	str	r3, [r7, #8]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d3ef      	bcc.n	800579e <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 80057be:	68bb      	ldr	r3, [r7, #8]
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	371c      	adds	r7, #28
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	4013      	ands	r3, r2
 80057e6:	60fb      	str	r3, [r7, #12]
  return v;  
 80057e8:	68fb      	ldr	r3, [r7, #12]
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3714      	adds	r7, #20
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b083      	sub	sp, #12
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f003 0301 	and.w	r3, r3, #1
}
 8005806:	4618      	mov	r0, r3
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
	...

08005814 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	3301      	adds	r3, #1
 8005824:	60fb      	str	r3, [r7, #12]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	4a13      	ldr	r2, [pc, #76]	; (8005878 <USB_CoreReset+0x64>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d901      	bls.n	8005832 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e01b      	b.n	800586a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	2b00      	cmp	r3, #0
 8005838:	daf2      	bge.n	8005820 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f043 0201 	orr.w	r2, r3, #1
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	3301      	adds	r3, #1
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4a09      	ldr	r2, [pc, #36]	; (8005878 <USB_CoreReset+0x64>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d901      	bls.n	800585c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e006      	b.n	800586a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b01      	cmp	r3, #1
 8005866:	d0f0      	beq.n	800584a <USB_CoreReset+0x36>
  
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3714      	adds	r7, #20
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	00030d40 	.word	0x00030d40

0800587c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800587c:	b084      	sub	sp, #16
 800587e:	b580      	push	{r7, lr}
 8005880:	b084      	sub	sp, #16
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
 8005886:	f107 001c 	add.w	r0, r7, #28
 800588a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t i;
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005894:	461a      	mov	r2, r3
 8005896:	2300      	movs	r3, #0
 8005898:	6013      	str	r3, [r2, #0]
  /* Activate VBUS Sensing B */
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
#else
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSASEN);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSBSEN);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058aa:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */

  /* Disable the FS/LS support mode only */
  if((cfg.speed == USB_OTG_SPEED_FULL)&&
 80058be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c0:	2b03      	cmp	r3, #3
 80058c2:	d10f      	bne.n	80058e4 <USB_HostInit+0x68>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058ca:	d00b      	beq.n	80058e4 <USB_HostInit+0x68>
     (USBx != USB_OTG_FS))
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS; 
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058d2:	461a      	mov	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f043 0304 	orr.w	r3, r3, #4
 80058e0:	6013      	str	r3, [r2, #0]
 80058e2:	e00a      	b.n	80058fa <USB_HostInit+0x7e>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);  
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058ea:	461a      	mov	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f023 0304 	bic.w	r3, r3, #4
 80058f8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80058fa:	2110      	movs	r1, #16
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7ff fec1 	bl	8005684 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7ff fee4 	bl	80056d0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]
 800590c:	e015      	b.n	800593a <USB_HostInit+0xbe>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4413      	add	r3, r2
 8005916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800591a:	461a      	mov	r2, r3
 800591c:	f04f 33ff 	mov.w	r3, #4294967295
 8005920:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	015a      	lsls	r2, r3, #5
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4413      	add	r3, r2
 800592a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800592e:	461a      	mov	r2, r3
 8005930:	2300      	movs	r3, #0
 8005932:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	3301      	adds	r3, #1
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	6a3a      	ldr	r2, [r7, #32]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	429a      	cmp	r2, r3
 8005940:	d8e5      	bhi.n	800590e <USB_HostInit+0x92>
  }
  
  /* Enable VBUS driving */
  USB_DriveVbus(USBx, 1U);
 8005942:	2101      	movs	r1, #1
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f8a4 	bl	8005a92 <USB_DriveVbus>
  
  HAL_Delay(200U);
 800594a:	20c8      	movs	r0, #200	; 0xc8
 800594c:	f7fa fe36 	bl	80005bc <HAL_Delay>
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f04f 32ff 	mov.w	r2, #4294967295
 800595c:	615a      	str	r2, [r3, #20]
  
  if(USBx == USB_OTG_FS)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005964:	d10a      	bne.n	800597c <USB_HostInit+0x100>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U; 
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2280      	movs	r2, #128	; 0x80
 800596a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16U)& USB_OTG_NPTXFD) | 0x80U);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a14      	ldr	r2, [pc, #80]	; (80059c0 <USB_HostInit+0x144>)
 8005970:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16U)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a13      	ldr	r2, [pc, #76]	; (80059c4 <USB_HostInit+0x148>)
 8005976:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800597a:	e00a      	b.n	8005992 <USB_HostInit+0x116>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U; 
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005982:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16U)& USB_OTG_NPTXFD) | 0x200U);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a10      	ldr	r2, [pc, #64]	; (80059c8 <USB_HostInit+0x14c>)
 8005988:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16U)& USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a0f      	ldr	r2, [pc, #60]	; (80059cc <USB_HostInit+0x150>)
 800598e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }
  
  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8005992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005994:	2b00      	cmp	r3, #0
 8005996:	d105      	bne.n	80059a4 <USB_HostInit+0x128>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	f043 0210 	orr.w	r2, r3, #16
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	619a      	str	r2, [r3, #24]
  }
  
  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	699a      	ldr	r2, [r3, #24]
 80059a8:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <USB_HostInit+0x154>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             |USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059bc:	b004      	add	sp, #16
 80059be:	4770      	bx	lr
 80059c0:	00600080 	.word	0x00600080
 80059c4:	004000e0 	.word	0x004000e0
 80059c8:	01000200 	.word	0x01000200
 80059cc:	00e00300 	.word	0x00e00300
 80059d0:	a3200008 	.word	0xa3200008

080059d4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock 
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock 
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	460b      	mov	r3, r1
 80059de:	70fb      	strb	r3, [r7, #3]
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059e6:	461a      	mov	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f023 0303 	bic.w	r3, r3, #3
 80059f4:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059fc:	4619      	mov	r1, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	f003 0303 	and.w	r3, r3, #3
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	600b      	str	r3, [r1, #0]
  
  if (freq ==  HCFG_48_MHZ)
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d107      	bne.n	8005a26 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a22:	6053      	str	r3, [r2, #4]
 8005a24:	e009      	b.n	8005a3a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq ==  HCFG_6_MHZ)
 8005a26:	78fb      	ldrb	r3, [r7, #3]
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d106      	bne.n	8005a3a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a32:	461a      	mov	r2, r3
 8005a34:	f241 7370 	movw	r3, #6000	; 0x1770
 8005a38:	6053      	str	r3, [r2, #4]
  } 
  return HAL_OK;  
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <USB_ResetPort>:
  * @retval HAL status
  * @note   (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0;
  
  hprt0 = USBx_HPRT0;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	60fb      	str	r3, [r7, #12]
  
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005a60:	60fb      	str	r3, [r7, #12]
    USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);  
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a68:	461a      	mov	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a70:	6013      	str	r3, [r2, #0]
  HAL_Delay (10U);                                /* See Note #1 */
 8005a72:	200a      	movs	r0, #10
 8005a74:	f7fa fda2 	bl	80005bc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0); 
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a7e:	461a      	mov	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a86:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <USB_DriveVbus>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b085      	sub	sp, #20
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t hprt0;

  hprt0 = USBx_HPRT0;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	60fb      	str	r3, [r7, #12]
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005aae:	60fb      	str	r3, [r7, #12]
                         USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10a      	bne.n	8005ad0 <USB_DriveVbus+0x3e>
 8005aba:	78fb      	ldrb	r3, [r7, #3]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d107      	bne.n	8005ad0 <USB_DriveVbus+0x3e>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0); 
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ace:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ada:	d10a      	bne.n	8005af2 <USB_DriveVbus+0x60>
 8005adc:	78fb      	ldrb	r3, [r7, #3]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d107      	bne.n	8005af2 <USB_DriveVbus+0x60>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0); 
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ae8:	461a      	mov	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005af0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK; 
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3714      	adds	r7, #20
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0;
  
  hprt0 = USBx_HPRT0;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17U);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	0c5b      	lsrs	r3, r3, #17
 8005b16:	f003 0303 	and.w	r3, r3, #3
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	b29b      	uxth	r3, r3
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	4608      	mov	r0, r1
 8005b4e:	4611      	mov	r1, r2
 8005b50:	461a      	mov	r2, r3
 8005b52:	4603      	mov	r3, r0
 8005b54:	70fb      	strb	r3, [r7, #3]
 8005b56:	460b      	mov	r3, r1
 8005b58:	70bb      	strb	r3, [r7, #2]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	707b      	strb	r3, [r7, #1]
    
  /* Clear old interrupt conditions for this host channel. */
  USBx_HC(ch_num)->HCINT = 0xFFFFFFFFU;
 8005b5e:	78fb      	ldrb	r3, [r7, #3]
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b70:	6093      	str	r3, [r2, #8]
  
  /* Enable channel interrupts required for this transfer. */
  switch (ep_type) 
 8005b72:	7d3b      	ldrb	r3, [r7, #20]
 8005b74:	2b03      	cmp	r3, #3
 8005b76:	f200 8086 	bhi.w	8005c86 <USB_HC_Init+0x142>
 8005b7a:	a201      	add	r2, pc, #4	; (adr r2, 8005b80 <USB_HC_Init+0x3c>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005b91 	.word	0x08005b91
 8005b84:	08005c3d 	.word	0x08005c3d
 8005b88:	08005b91 	.word	0x08005b91
 8005b8c:	08005bfd 	.word	0x08005bfd
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8005b90:	78fb      	ldrb	r3, [r7, #3]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	f240 439d 	movw	r3, #1181	; 0x49d
 8005ba2:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |\
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_NAKM ;
 
    if (epnum & 0x80U) 
 8005ba4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	da11      	bge.n	8005bd0 <USB_HC_Init+0x8c>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bb8:	4619      	mov	r1, r3
 8005bba:	78fb      	ldrb	r3, [r7, #3]
 8005bbc:	015a      	lsls	r2, r3, #5
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bcc:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 8005bce:	e055      	b.n	8005c7c <USB_HC_Init+0x138>
      if(USBx != USB_OTG_FS)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005bd6:	d051      	beq.n	8005c7c <USB_HC_Init+0x138>
        USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005bd8:	78fb      	ldrb	r3, [r7, #3]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be4:	4619      	mov	r1, r3
 8005be6:	78fb      	ldrb	r3, [r7, #3]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005bf8:	60cb      	str	r3, [r1, #12]
    break;
 8005bfa:	e03f      	b.n	8005c7c <USB_HC_Init+0x138>
    
  case EP_TYPE_INTR:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8005bfc:	78fb      	ldrb	r3, [r7, #3]
 8005bfe:	015a      	lsls	r2, r3, #5
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4413      	add	r3, r2
 8005c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c0e:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_NAKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;    
    
    if (epnum & 0x80U) 
 8005c10:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	da33      	bge.n	8005c80 <USB_HC_Init+0x13c>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c24:	4619      	mov	r1, r3
 8005c26:	78fb      	ldrb	r3, [r7, #3]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c38:	60cb      	str	r3, [r1, #12]
    }
    
    break;
 8005c3a:	e021      	b.n	8005c80 <USB_HC_Init+0x13c>
  case EP_TYPE_ISOC:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c48:	461a      	mov	r2, r3
 8005c4a:	f240 2325 	movw	r3, #549	; 0x225
 8005c4e:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;   
    
    if (epnum & 0x80U) 
 8005c50:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	da15      	bge.n	8005c84 <USB_HC_Init+0x140>
    {
      USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);      
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	015a      	lsls	r2, r3, #5
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4413      	add	r3, r2
 8005c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c64:	4619      	mov	r1, r3
 8005c66:	78fb      	ldrb	r3, [r7, #3]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005c78:	60cb      	str	r3, [r1, #12]
    }
    break;
 8005c7a:	e003      	b.n	8005c84 <USB_HC_Init+0x140>
    break;
 8005c7c:	bf00      	nop
 8005c7e:	e002      	b.n	8005c86 <USB_HC_Init+0x142>
    break;
 8005c80:	bf00      	nop
 8005c82:	e000      	b.n	8005c86 <USB_HC_Init+0x142>
    break;
 8005c84:	bf00      	nop
  }
  
  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= (1 << ch_num);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	78fa      	ldrb	r2, [r7, #3]
 8005c98:	2101      	movs	r1, #1
 8005c9a:	fa01 f202 	lsl.w	r2, r1, r2
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	6183      	str	r3, [r0, #24]
  
  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	619a      	str	r2, [r3, #24]
  
  /* Program the HCCHAR register */
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22U) & USB_OTG_HCCHAR_DAD)  |\
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cba:	4619      	mov	r1, r3
 8005cbc:	787b      	ldrb	r3, [r7, #1]
 8005cbe:	059b      	lsls	r3, r3, #22
 8005cc0:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                             (((epnum & 0x7FU)<< 11U) & USB_OTG_HCCHAR_EPNUM)|\
 8005cc4:	78bb      	ldrb	r3, [r7, #2]
 8005cc6:	02db      	lsls	r3, r3, #11
 8005cc8:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22U) & USB_OTG_HCCHAR_DAD)  |\
 8005ccc:	431a      	orrs	r2, r3
                             ((((epnum & 0x80U) == 0x80U)<< 15U) & USB_OTG_HCCHAR_EPDIR)|\
 8005cce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	da02      	bge.n	8005cdc <USB_HC_Init+0x198>
 8005cd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cda:	e000      	b.n	8005cde <USB_HC_Init+0x19a>
 8005cdc:	2300      	movs	r3, #0
                             (((epnum & 0x7FU)<< 11U) & USB_OTG_HCCHAR_EPNUM)|\
 8005cde:	431a      	orrs	r2, r3
                             (((speed == USB_OTG_SPEED_LOW)<< 17U) & USB_OTG_HCCHAR_LSDEV)|\
 8005ce0:	7c3b      	ldrb	r3, [r7, #16]
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d102      	bne.n	8005cec <USB_HC_Init+0x1a8>
 8005ce6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005cea:	e000      	b.n	8005cee <USB_HC_Init+0x1aa>
 8005cec:	2300      	movs	r3, #0
                             ((((epnum & 0x80U) == 0x80U)<< 15U) & USB_OTG_HCCHAR_EPDIR)|\
 8005cee:	431a      	orrs	r2, r3
                             ((ep_type << 18U) & USB_OTG_HCCHAR_EPTYP)|\
 8005cf0:	7d3b      	ldrb	r3, [r7, #20]
 8005cf2:	049b      	lsls	r3, r3, #18
 8005cf4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                             (((speed == USB_OTG_SPEED_LOW)<< 17U) & USB_OTG_HCCHAR_LSDEV)|\
 8005cf8:	431a      	orrs	r2, r3
                             (mps & USB_OTG_HCCHAR_MPSIZ));
 8005cfa:	8b3b      	ldrh	r3, [r7, #24]
 8005cfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                             ((ep_type << 18U) & USB_OTG_HCCHAR_EPTYP)|\
 8005d00:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22U) & USB_OTG_HCCHAR_DAD)  |\
 8005d02:	600b      	str	r3, [r1, #0]
    
  if (ep_type == EP_TYPE_INTR)
 8005d04:	7d3b      	ldrb	r3, [r7, #20]
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	d110      	bne.n	8005d2c <USB_HC_Init+0x1e8>
  {
    USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005d0a:	78fb      	ldrb	r3, [r7, #3]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d16:	4619      	mov	r1, r3
 8005d18:	78fb      	ldrb	r3, [r7, #3]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d2a:	600b      	str	r3, [r1, #0]
  }

  return HAL_OK; 
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop

08005d3c <USB_HC_StartXfer>:
#pragma O0
#elif defined (__GNUC__) /*!< GNU Compiler */
#pragma GCC optimize ("O0")
#endif /* __CC_ARM */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08a      	sub	sp, #40	; 0x28
 8005d40:	af02      	add	r7, sp, #8
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	4613      	mov	r3, r2
 8005d48:	71fb      	strb	r3, [r7, #7]
  uint8_t  is_oddframe = 0; 
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	777b      	strb	r3, [r7, #29]
  uint16_t len_words = 0;   
 8005d4e:	2300      	movs	r3, #0
 8005d50:	837b      	strh	r3, [r7, #26]
  uint16_t num_packets = 0;
 8005d52:	2300      	movs	r3, #0
 8005d54:	83fb      	strh	r3, [r7, #30]
  uint16_t max_hc_pkt_count = 256;
 8005d56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d5a:	833b      	strh	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	617b      	str	r3, [r7, #20]
    
  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d66:	d02b      	beq.n	8005dc0 <USB_HC_StartXfer+0x84>
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	791b      	ldrb	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d127      	bne.n	8005dc0 <USB_HC_StartXfer+0x84>
  {
    if((dma == 0) && (hc->do_ping == 1U))
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10b      	bne.n	8005d8e <USB_HC_StartXfer+0x52>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	795b      	ldrb	r3, [r3, #5]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d107      	bne.n	8005d8e <USB_HC_StartXfer+0x52>
    {
      USB_DoPing(USBx, hc->ch_num);
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	785b      	ldrb	r3, [r3, #1]
 8005d82:	4619      	mov	r1, r3
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 fa0f 	bl	80061a8 <USB_DoPing>
      return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e10d      	b.n	8005faa <USB_HC_StartXfer+0x26e>
    }
    else if(dma == 1)
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d115      	bne.n	8005dc0 <USB_HC_StartXfer+0x84>
    {
      USBx_HC(hc->ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	785b      	ldrb	r3, [r3, #1]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005da2:	4619      	mov	r1, r3
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	785b      	ldrb	r3, [r3, #1]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005db8:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	715a      	strb	r2, [r3, #5]
    }
  }
  
  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d019      	beq.n	8005dfc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (hc->xfer_len + hc->max_packet - 1U) / hc->max_packet;
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	8912      	ldrh	r2, [r2, #8]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	8912      	ldrh	r2, [r2, #8]
 8005dd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ddc:	83fb      	strh	r3, [r7, #30]
    
    if (num_packets > max_hc_pkt_count)
 8005dde:	8bfa      	ldrh	r2, [r7, #30]
 8005de0:	8b3b      	ldrh	r3, [r7, #24]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d90c      	bls.n	8005e00 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005de6:	8b3b      	ldrh	r3, [r7, #24]
 8005de8:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = num_packets * hc->max_packet;
 8005dea:	8bfb      	ldrh	r3, [r7, #30]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	8912      	ldrh	r2, [r2, #8]
 8005df0:	fb02 f303 	mul.w	r3, r2, r3
 8005df4:	461a      	mov	r2, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	611a      	str	r2, [r3, #16]
 8005dfa:	e001      	b.n	8005e00 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	78db      	ldrb	r3, [r3, #3]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d007      	beq.n	8005e18 <USB_HC_StartXfer+0xdc>
  {
    hc->xfer_len = num_packets * hc->max_packet;
 8005e08:	8bfb      	ldrh	r3, [r7, #30]
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	8912      	ldrh	r2, [r2, #8]
 8005e0e:	fb02 f303 	mul.w	r3, r2, r3
 8005e12:	461a      	mov	r2, r3
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	611a      	str	r2, [r3, #16]
  }
  
  /* Initialize the HCTSIZn register */
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	785b      	ldrb	r3, [r3, #1]
 8005e1c:	015a      	lsls	r2, r3, #5
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e26:	4619      	mov	r1, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f3c3 0212 	ubfx	r2, r3, #0, #19
    ((num_packets << 19U) & USB_OTG_HCTSIZ_PKTCNT) |\
 8005e30:	8bfb      	ldrh	r3, [r7, #30]
 8005e32:	04db      	lsls	r3, r3, #19
 8005e34:	4618      	mov	r0, r3
 8005e36:	4b5f      	ldr	r3, [pc, #380]	; (8005fb4 <USB_HC_StartXfer+0x278>)
 8005e38:	4003      	ands	r3, r0
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005e3a:	431a      	orrs	r2, r3
      (((hc->data_pid) << 29U) & USB_OTG_HCTSIZ_DPID);
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	7a9b      	ldrb	r3, [r3, #10]
 8005e40:	075b      	lsls	r3, r3, #29
 8005e42:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
    ((num_packets << 19U) & USB_OTG_HCTSIZ_PKTCNT) |\
 8005e46:	4313      	orrs	r3, r2
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005e48:	610b      	str	r3, [r1, #16]
  
  if (dma)
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00a      	beq.n	8005e66 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(hc->ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	785b      	ldrb	r3, [r3, #1]
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	6153      	str	r3, [r2, #20]
  }
  
  is_oddframe = (USBx_HOST->HFNUM & 0x01) ? 0 : 1;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	bf0c      	ite	eq
 8005e76:	2301      	moveq	r3, #1
 8005e78:	2300      	movne	r3, #0
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	777b      	strb	r3, [r7, #29]
  USBx_HC(hc->ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	785b      	ldrb	r3, [r3, #1]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	785b      	ldrb	r3, [r3, #1]
 8005e92:	015a      	lsls	r2, r3, #5
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ea2:	600b      	str	r3, [r1, #0]
  USBx_HC(hc->ch_num)->HCCHAR |= (is_oddframe << 29);
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	785b      	ldrb	r3, [r3, #1]
 8005ea8:	015a      	lsls	r2, r3, #5
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	4413      	add	r3, r2
 8005eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	785b      	ldrb	r3, [r3, #1]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	7f7a      	ldrb	r2, [r7, #29]
 8005ec6:	0752      	lsls	r2, r2, #29
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	600b      	str	r3, [r1, #0]
  
  /* Set host channel enable */
  tmpreg = USBx_HC(hc->ch_num)->HCCHAR;
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	785b      	ldrb	r3, [r3, #1]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	617b      	str	r3, [r7, #20]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ee4:	617b      	str	r3, [r7, #20]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005eec:	617b      	str	r3, [r7, #20]
  USBx_HC(hc->ch_num)->HCCHAR = tmpreg;
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	785b      	ldrb	r3, [r3, #1]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005efc:	461a      	mov	r2, r3
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	6013      	str	r3, [r2, #0]
  
  if (dma == 0) /* Slave mode */
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d14f      	bne.n	8005fa8 <USB_HC_StartXfer+0x26c>
  {  
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	78db      	ldrb	r3, [r3, #3]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d14b      	bne.n	8005fa8 <USB_HC_StartXfer+0x26c>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d047      	beq.n	8005fa8 <USB_HC_StartXfer+0x26c>
    {
      switch(hc->ep_type) 
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	79db      	ldrb	r3, [r3, #7]
 8005f1c:	2b03      	cmp	r3, #3
 8005f1e:	d831      	bhi.n	8005f84 <USB_HC_StartXfer+0x248>
 8005f20:	a201      	add	r2, pc, #4	; (adr r2, 8005f28 <USB_HC_StartXfer+0x1ec>)
 8005f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f26:	bf00      	nop
 8005f28:	08005f39 	.word	0x08005f39
 8005f2c:	08005f5d 	.word	0x08005f5d
 8005f30:	08005f39 	.word	0x08005f39
 8005f34:	08005f5d 	.word	0x08005f5d
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        len_words = (hc->xfer_len + 3) / 4;
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	3303      	adds	r3, #3
 8005f3e:	089b      	lsrs	r3, r3, #2
 8005f40:	837b      	strh	r3, [r7, #26]
        
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFF))
 8005f42:	8b7a      	ldrh	r2, [r7, #26]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d91c      	bls.n	8005f88 <USB_HC_StartXfer+0x24c>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	f043 0220 	orr.w	r2, r3, #32
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	619a      	str	r2, [r3, #24]
        }
        break;
 8005f5a:	e015      	b.n	8005f88 <USB_HC_StartXfer+0x24c>
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (hc->xfer_len + 3) / 4;
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	3303      	adds	r3, #3
 8005f62:	089b      	lsrs	r3, r3, #2
 8005f64:	837b      	strh	r3, [r7, #26]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFF)) /* split the transfer */
 8005f66:	8b7a      	ldrh	r2, [r7, #26]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d90a      	bls.n	8005f8c <USB_HC_StartXfer+0x250>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;          
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	619a      	str	r2, [r3, #24]
        }
        break;
 8005f82:	e003      	b.n	8005f8c <USB_HC_StartXfer+0x250>
        
      default:
        break;
 8005f84:	bf00      	nop
 8005f86:	e002      	b.n	8005f8e <USB_HC_StartXfer+0x252>
        break;
 8005f88:	bf00      	nop
 8005f8a:	e000      	b.n	8005f8e <USB_HC_StartXfer+0x252>
        break;
 8005f8c:	bf00      	nop
      }
      
      /* Write packet into the Tx FIFO. */
      USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, hc->xfer_len, 0);
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	68d9      	ldr	r1, [r3, #12]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	785a      	ldrb	r2, [r3, #1]
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	b298      	uxth	r0, r3
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f7ff fbb6 	bl	8005714 <USB_WritePacket>
    }
  }
  
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	1ff80000 	.word	0x1ff80000

08005fb8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	b29b      	uxth	r3, r3
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	460b      	mov	r3, r1
 8005fe0:	70fb      	strb	r3, [r7, #3]
  uint32_t count = 0U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60fb      	str	r3, [r7, #12]
  
  /* Check for space in the request queue to issue the halt. */
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) || (((((USBx_HC(hc_num)->HCCHAR) & 
 8005fe6:	78fb      	ldrb	r3, [r7, #3]
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	0c9b      	lsrs	r3, r3, #18
 8005ff6:	f003 0303 	and.w	r3, r3, #3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00b      	beq.n	8006016 <USB_HC_Halt+0x40>
 8005ffe:	78fb      	ldrb	r3, [r7, #3]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4413      	add	r3, r2
 8006006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800600a:	681b      	ldr	r3, [r3, #0]
  USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_BULK)))
 800600c:	0c9b      	lsrs	r3, r3, #18
 800600e:	f003 0303 	and.w	r3, r3, #3
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) || (((((USBx_HC(hc_num)->HCCHAR) & 
 8006012:	2b02      	cmp	r3, #2
 8006014:	d160      	bne.n	80060d8 <USB_HC_Halt+0x102>
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006016:	78fb      	ldrb	r3, [r7, #3]
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4413      	add	r3, r2
 800601e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006022:	4619      	mov	r1, r3
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4413      	add	r3, r2
 800602c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006036:	600b      	str	r3, [r1, #0]
    
    if ((USBx->HNPTXSTS & 0xFF0000U) == 0U)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d135      	bne.n	80060b0 <USB_HC_Halt+0xda>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	015a      	lsls	r2, r3, #5
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4413      	add	r3, r2
 800604c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006050:	4619      	mov	r1, r3
 8006052:	78fb      	ldrb	r3, [r7, #3]
 8006054:	015a      	lsls	r2, r3, #5
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4413      	add	r3, r2
 800605a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006064:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 8006066:	78fb      	ldrb	r3, [r7, #3]
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4413      	add	r3, r2
 800606e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006072:	4619      	mov	r1, r3
 8006074:	78fb      	ldrb	r3, [r7, #3]
 8006076:	015a      	lsls	r2, r3, #5
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4413      	add	r3, r2
 800607c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006086:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000U) 
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3301      	adds	r3, #1
 800608c:	60fb      	str	r3, [r7, #12]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006094:	d81e      	bhi.n	80060d4 <USB_HC_Halt+0xfe>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 8006096:	78fb      	ldrb	r3, [r7, #3]
 8006098:	015a      	lsls	r2, r3, #5
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4413      	add	r3, r2
 800609e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060ac:	d0ec      	beq.n	8006088 <USB_HC_Halt+0xb2>
    if ((USBx->HNPTXSTS & 0xFF0000U) == 0U)
 80060ae:	e074      	b.n	800619a <USB_HC_Halt+0x1c4>
    }
    else
    {
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060bc:	4619      	mov	r1, r3
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060d0:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & 0xFF0000U) == 0U)
 80060d2:	e062      	b.n	800619a <USB_HC_Halt+0x1c4>
          break;
 80060d4:	bf00      	nop
    if ((USBx->HNPTXSTS & 0xFF0000U) == 0U)
 80060d6:	e060      	b.n	800619a <USB_HC_Halt+0x1c4>
    }
  }
  else
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e4:	4619      	mov	r1, r3
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	015a      	lsls	r2, r3, #5
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4413      	add	r3, r2
 80060ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060f8:	600b      	str	r3, [r1, #0]
    
    if ((USBx_HOST->HPTXSTS & 0xFFFFU) == 0U)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	b29b      	uxth	r3, r3
 8006104:	2b00      	cmp	r3, #0
 8006106:	d135      	bne.n	8006174 <USB_HC_Halt+0x19e>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006108:	78fb      	ldrb	r3, [r7, #3]
 800610a:	015a      	lsls	r2, r3, #5
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4413      	add	r3, r2
 8006110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006114:	4619      	mov	r1, r3
 8006116:	78fb      	ldrb	r3, [r7, #3]
 8006118:	015a      	lsls	r2, r3, #5
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4413      	add	r3, r2
 800611e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006128:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 800612a:	78fb      	ldrb	r3, [r7, #3]
 800612c:	015a      	lsls	r2, r3, #5
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4413      	add	r3, r2
 8006132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006136:	4619      	mov	r1, r3
 8006138:	78fb      	ldrb	r3, [r7, #3]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4413      	add	r3, r2
 8006140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800614a:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000U) 
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	3301      	adds	r3, #1
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006158:	d81e      	bhi.n	8006198 <USB_HC_Halt+0x1c2>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 800615a:	78fb      	ldrb	r3, [r7, #3]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4413      	add	r3, r2
 8006162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800616c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006170:	d0ec      	beq.n	800614c <USB_HC_Halt+0x176>
 8006172:	e012      	b.n	800619a <USB_HC_Halt+0x1c4>
    }
    else
    {
       USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 8006174:	78fb      	ldrb	r3, [r7, #3]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4413      	add	r3, r2
 800617c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006180:	4619      	mov	r1, r3
 8006182:	78fb      	ldrb	r3, [r7, #3]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4413      	add	r3, r2
 800618a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006194:	600b      	str	r3, [r1, #0]
 8006196:	e000      	b.n	800619a <USB_HC_Halt+0x1c4>
          break;
 8006198:	bf00      	nop
    }
  }
  
  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	460b      	mov	r3, r1
 80061b2:	70fb      	strb	r3, [r7, #3]
  uint8_t  num_packets = 1U;
 80061b4:	2301      	movs	r3, #1
 80061b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	60bb      	str	r3, [r7, #8]

  USBx_HC(ch_num)->HCTSIZ = ((num_packets << 19U) & USB_OTG_HCTSIZ_PKTCNT) |\
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c8:	461a      	mov	r2, r3
 80061ca:	7bfb      	ldrb	r3, [r7, #15]
 80061cc:	04db      	lsls	r3, r3, #19
 80061ce:	4619      	mov	r1, r3
 80061d0:	4b12      	ldr	r3, [pc, #72]	; (800621c <USB_DoPing+0x74>)
 80061d2:	400b      	ands	r3, r1
 80061d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061d8:	6113      	str	r3, [r2, #16]
                                USB_OTG_HCTSIZ_DOPING;
  
  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80061da:	78fb      	ldrb	r3, [r7, #3]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061f0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061f8:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80061fa:	78fb      	ldrb	r3, [r7, #3]
 80061fc:	015a      	lsls	r2, r3, #5
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4413      	add	r3, r2
 8006202:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006206:	461a      	mov	r2, r3
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	6013      	str	r3, [r2, #0]
  
  return HAL_OK;  
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	1ff80000 	.word	0x1ff80000

08006220 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint32_t count = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	613b      	str	r3, [r7, #16]
  uint32_t value;
  
  USB_DisableGlobalInt(USBx);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff f9f0 	bl	8005612 <USB_DisableGlobalInt>
  
    /* Flush FIFO */
  USB_FlushTxFifo(USBx, 0x10U);
 8006232:	2110      	movs	r1, #16
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff fa25 	bl	8005684 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f7ff fa48 	bl	80056d0 <USB_FlushRxFifo>
  
  /* Flush out any leftover queued requests. */
  for (i = 0; i <= 15; i++)
 8006240:	2300      	movs	r3, #0
 8006242:	75fb      	strb	r3, [r7, #23]
 8006244:	e01f      	b.n	8006286 <USB_StopHost+0x66>
  {   

    value = USBx_HC(i)->HCCHAR ;
 8006246:	7dfb      	ldrb	r3, [r7, #23]
 8006248:	015a      	lsls	r2, r3, #5
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4413      	add	r3, r2
 800624e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	60fb      	str	r3, [r7, #12]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800625c:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_CHENA;  
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006264:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800626c:	60fb      	str	r3, [r7, #12]
    USBx_HC(i)->HCCHAR = value;
 800626e:	7dfb      	ldrb	r3, [r7, #23]
 8006270:	015a      	lsls	r2, r3, #5
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4413      	add	r3, r2
 8006276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800627a:	461a      	mov	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6013      	str	r3, [r2, #0]
  for (i = 0; i <= 15; i++)
 8006280:	7dfb      	ldrb	r3, [r7, #23]
 8006282:	3301      	adds	r3, #1
 8006284:	75fb      	strb	r3, [r7, #23]
 8006286:	7dfb      	ldrb	r3, [r7, #23]
 8006288:	2b0f      	cmp	r3, #15
 800628a:	d9dc      	bls.n	8006246 <USB_StopHost+0x26>
  }
  
  /* Halt all channels to put them into a known state. */  
  for (i = 0; i <= 15; i++)
 800628c:	2300      	movs	r3, #0
 800628e:	75fb      	strb	r3, [r7, #23]
 8006290:	e034      	b.n	80062fc <USB_StopHost+0xdc>
  {
    value = USBx_HC(i)->HCCHAR ;
 8006292:	7dfb      	ldrb	r3, [r7, #23]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	60fb      	str	r3, [r7, #12]
    
    value |= USB_OTG_HCCHAR_CHDIS;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062a8:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHENA;  
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062b0:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062b8:	60fb      	str	r3, [r7, #12]
    
    USBx_HC(i)->HCCHAR = value;
 80062ba:	7dfb      	ldrb	r3, [r7, #23]
 80062bc:	015a      	lsls	r2, r3, #5
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4413      	add	r3, r2
 80062c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c6:	461a      	mov	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6013      	str	r3, [r2, #0]
    do 
    {
      if (++count > 1000U) 
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	3301      	adds	r3, #1
 80062d0:	613b      	str	r3, [r7, #16]
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062d8:	d80c      	bhi.n	80062f4 <USB_StopHost+0xd4>
      {
        break;
      }
    } 
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80062da:	7dfb      	ldrb	r3, [r7, #23]
 80062dc:	015a      	lsls	r2, r3, #5
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4413      	add	r3, r2
 80062e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062f0:	d0ec      	beq.n	80062cc <USB_StopHost+0xac>
 80062f2:	e000      	b.n	80062f6 <USB_StopHost+0xd6>
        break;
 80062f4:	bf00      	nop
  for (i = 0; i <= 15; i++)
 80062f6:	7dfb      	ldrb	r3, [r7, #23]
 80062f8:	3301      	adds	r3, #1
 80062fa:	75fb      	strb	r3, [r7, #23]
 80062fc:	7dfb      	ldrb	r3, [r7, #23]
 80062fe:	2b0f      	cmp	r3, #15
 8006300:	d9c7      	bls.n	8006292 <USB_StopHost+0x72>
  }

  /* Clear any pending Host interrupts */  
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006308:	461a      	mov	r2, r3
 800630a:	f04f 33ff 	mov.w	r3, #4294967295
 800630e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f04f 32ff 	mov.w	r2, #4294967295
 8006316:	615a      	str	r2, [r3, #20]
  USB_EnableGlobalInt(USBx);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f7ff f969 	bl	80055f0 <USB_EnableGlobalInt>
  return HAL_OK;  
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3718      	adds	r7, #24
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{	 
 8006328:	b590      	push	{r4, r7, lr}
 800632a:	b089      	sub	sp, #36	; 0x24
 800632c:	af04      	add	r7, sp, #16
 800632e:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0; 
 8006330:	2300      	movs	r3, #0
 8006332:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8006334:	2302      	movs	r3, #2
 8006336:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;
  
  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800633e:	7919      	ldrb	r1, [r3, #4]
 8006340:	2350      	movs	r3, #80	; 0x50
 8006342:	2206      	movs	r2, #6
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 fc3d 	bl	8007bc4 <USBH_FindInterface>
 800634a:	4603      	mov	r3, r0
 800634c:	73bb      	strb	r3, [r7, #14]
  
  if(interface == 0xFF) /* Not Valid Interface */
 800634e:	7bbb      	ldrb	r3, [r7, #14]
 8006350:	2bff      	cmp	r3, #255	; 0xff
 8006352:	d102      	bne.n	800635a <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;      
 8006354:	2302      	movs	r3, #2
 8006356:	73fb      	strb	r3, [r7, #15]
 8006358:	e10b      	b.n	8006572 <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800635a:	7bbb      	ldrb	r3, [r7, #14]
 800635c:	4619      	mov	r1, r3
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f001 fc14 	bl	8007b8c <USBH_SelectInterface>
    
    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f8d3 4374 	ldr.w	r4, [r3, #884]	; 0x374
 800636a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800636e:	f008 f97b 	bl	800e668 <malloc>
 8006372:	4603      	mov	r3, r0
 8006374:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	60bb      	str	r3, [r7, #8]
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006386:	4619      	mov	r1, r3
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	231a      	movs	r3, #26
 800638c:	fb03 f301 	mul.w	r3, r3, r1
 8006390:	4413      	add	r3, r2
 8006392:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	b25b      	sxtb	r3, r3
 800639a:	2b00      	cmp	r3, #0
 800639c:	da1c      	bge.n	80063d8 <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80063a4:	4619      	mov	r1, r3
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	231a      	movs	r3, #26
 80063aa:	fb03 f301 	mul.w	r3, r3, r1
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80063b4:	781a      	ldrb	r2, [r3, #0]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80063c0:	4619      	mov	r1, r3
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	231a      	movs	r3, #26
 80063c6:	fb03 f301 	mul.w	r3, r3, r1
 80063ca:	4413      	add	r3, r2
 80063cc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80063d0:	881a      	ldrh	r2, [r3, #0]
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	815a      	strh	r2, [r3, #10]
 80063d6:	e01b      	b.n	8006410 <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80063de:	4619      	mov	r1, r3
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	231a      	movs	r3, #26
 80063e4:	fb03 f301 	mul.w	r3, r3, r1
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80063ee:	781a      	ldrb	r2, [r3, #0]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;      
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80063fa:	4619      	mov	r1, r3
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	231a      	movs	r3, #26
 8006400:	fb03 f301 	mul.w	r3, r3, r1
 8006404:	4413      	add	r3, r2
 8006406:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800640a:	881a      	ldrh	r2, [r3, #0]
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	811a      	strh	r2, [r3, #8]
    }
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006416:	4619      	mov	r1, r3
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	231a      	movs	r3, #26
 800641c:	fb03 f301 	mul.w	r3, r3, r1
 8006420:	4413      	add	r3, r2
 8006422:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	b25b      	sxtb	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	da1c      	bge.n	8006468 <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006434:	4619      	mov	r1, r3
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	231a      	movs	r3, #26
 800643a:	fb03 f301 	mul.w	r3, r3, r1
 800643e:	4413      	add	r3, r2
 8006440:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006444:	781a      	ldrb	r2, [r3, #0]
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006450:	4619      	mov	r1, r3
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	231a      	movs	r3, #26
 8006456:	fb03 f301 	mul.w	r3, r3, r1
 800645a:	4413      	add	r3, r2
 800645c:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006460:	881a      	ldrh	r2, [r3, #0]
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	815a      	strh	r2, [r3, #10]
 8006466:	e01b      	b.n	80064a0 <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800646e:	4619      	mov	r1, r3
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	231a      	movs	r3, #26
 8006474:	fb03 f301 	mul.w	r3, r3, r1
 8006478:	4413      	add	r3, r2
 800647a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800647e:	781a      	ldrb	r2, [r3, #0]
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800648a:	4619      	mov	r1, r3
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	231a      	movs	r3, #26
 8006490:	fb03 f301 	mul.w	r3, r3, r1
 8006494:	4413      	add	r3, r2
 8006496:	f203 3352 	addw	r3, r3, #850	; 0x352
 800649a:	881a      	ldrh	r2, [r3, #0]
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	811a      	strh	r2, [r3, #8]
    }
    
    MSC_Handle->current_lun = 0;
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0;
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2200      	movs	r2, #0
 80064b4:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2200      	movs	r2, #0
 80064ba:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2200      	movs	r2, #0
 80064c0:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	799b      	ldrb	r3, [r3, #6]
 80064c6:	4619      	mov	r1, r3
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f002 fc16 	bl	8008cfa <USBH_AllocPipe>
 80064ce:	4603      	mov	r3, r0
 80064d0:	461a      	mov	r2, r3
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	79db      	ldrb	r3, [r3, #7]
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f002 fc0c 	bl	8008cfa <USBH_AllocPipe>
 80064e2:	4603      	mov	r3, r0
 80064e4:	461a      	mov	r2, r3
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fda6 	bl	800703c <USBH_MSC_BOT_Init>
    
    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	3390      	adds	r3, #144	; 0x90
 80064f4:	2268      	movs	r2, #104	; 0x68
 80064f6:	2100      	movs	r1, #0
 80064f8:	4618      	mov	r0, r3
 80064fa:	f008 f8d0 	bl	800e69e <memset>
    
    /* Open the new channels */
    USBH_OpenPipe  (phost,
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	7959      	ldrb	r1, [r3, #5]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	7998      	ldrb	r0, [r3, #6]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	8912      	ldrh	r2, [r2, #8]
 8006516:	9202      	str	r2, [sp, #8]
 8006518:	2202      	movs	r2, #2
 800651a:	9201      	str	r2, [sp, #4]
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	4623      	mov	r3, r4
 8006520:	4602      	mov	r2, r0
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f002 fbba 	bl	8008c9c <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);  
    
    USBH_OpenPipe  (phost,
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	7919      	ldrb	r1, [r3, #4]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	79d8      	ldrb	r0, [r3, #7]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	8952      	ldrh	r2, [r2, #10]
 8006540:	9202      	str	r2, [sp, #8]
 8006542:	2202      	movs	r2, #2
 8006544:	9201      	str	r2, [sp, #4]
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	4623      	mov	r3, r4
 800654a:	4602      	mov	r2, r0
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f002 fba5 	bl	8008c9c <USBH_OpenPipe>
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);     
    
    
    USBH_LL_SetToggle  (phost, MSC_Handle->InPipe,0);
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	791b      	ldrb	r3, [r3, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	4619      	mov	r1, r3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f007 fd74 	bl	800e048 <USBH_LL_SetToggle>
    USBH_LL_SetToggle  (phost, MSC_Handle->OutPipe,0);
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	795b      	ldrb	r3, [r3, #5]
 8006564:	2200      	movs	r2, #0
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f007 fd6d 	bl	800e048 <USBH_LL_SetToggle>
    status = USBH_OK; 
 800656e:	2300      	movs	r3, #0
 8006570:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006572:	7bfb      	ldrb	r3, [r7, #15]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	bd90      	pop	{r4, r7, pc}

0800657c <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	795b      	ldrb	r3, [r3, #5]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00e      	beq.n	80065b4 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	795b      	ldrb	r3, [r3, #5]
 800659a:	4619      	mov	r1, r3
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f002 fb9c 	bl	8008cda <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	795b      	ldrb	r3, [r3, #5]
 80065a6:	4619      	mov	r1, r3
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f002 fbc6 	bl	8008d3a <USBH_FreePipe>
    MSC_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	715a      	strb	r2, [r3, #5]
  }
  
  if ( MSC_Handle->InPipe)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	791b      	ldrb	r3, [r3, #4]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00e      	beq.n	80065da <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	791b      	ldrb	r3, [r3, #4]
 80065c0:	4619      	mov	r1, r3
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f002 fb89 	bl	8008cda <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	791b      	ldrb	r3, [r3, #4]
 80065cc:	4619      	mov	r1, r3
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f002 fbb3 	bl	8008d3a <USBH_FreePipe>
    MSC_Handle->InPipe = 0;     /* Reset the Channel as Free */
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	711a      	strb	r2, [r3, #4]
  } 

  if(phost->pActiveClass->pData)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f008 f842 	bl	800e678 <free>
    phost->pActiveClass->pData = 0;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80065fa:	2200      	movs	r2, #0
 80065fc:	61da      	str	r2, [r3, #28]
  }
  
  return USBH_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{   
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006616:	69db      	ldr	r3, [r3, #28]
 8006618:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800661a:	2301      	movs	r3, #1
 800661c:	73fb      	strb	r3, [r7, #15]
  uint8_t i;
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	7b9b      	ldrb	r3, [r3, #14]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d004      	beq.n	8006630 <USBH_MSC_ClassRequest+0x28>
 8006626:	2b03      	cmp	r3, #3
 8006628:	d039      	beq.n	800669e <USBH_MSC_ClassRequest+0x96>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d000      	beq.n	8006630 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
    }    
    break;
    
  default:
    break;
 800662e:	e045      	b.n	80066bc <USBH_MSC_ClassRequest+0xb4>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)&MSC_Handle->max_lun);
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	4619      	mov	r1, r3
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fce2 	bl	8006ffe <USBH_MSC_BOT_REQ_GetMaxLUN>
 800663a:	4603      	mov	r3, r0
 800663c:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800663e:	7bfb      	ldrb	r3, [r7, #15]
 8006640:	2b03      	cmp	r3, #3
 8006642:	d104      	bne.n	800664e <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0;
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2200      	movs	r2, #0
 8006648:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d130      	bne.n	80066b6 <USBH_MSC_ClassRequest+0xae>
      MSC_Handle->max_lun = (uint8_t )(MSC_Handle->max_lun) + 1;
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	b2db      	uxtb	r3, r3
 800665a:	3301      	adds	r3, #1
 800665c:	461a      	mov	r2, r3
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	601a      	str	r2, [r3, #0]
      for(i = 0; i < MSC_Handle->max_lun; i++)
 8006662:	2300      	movs	r3, #0
 8006664:	73bb      	strb	r3, [r7, #14]
 8006666:	e014      	b.n	8006692 <USBH_MSC_ClassRequest+0x8a>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8006668:	7bbb      	ldrb	r3, [r7, #14]
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	2134      	movs	r1, #52	; 0x34
 800666e:	fb01 f303 	mul.w	r3, r1, r3
 8006672:	4413      	add	r3, r2
 8006674:	3392      	adds	r3, #146	; 0x92
 8006676:	2202      	movs	r2, #2
 8006678:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0;
 800667a:	7bbb      	ldrb	r3, [r7, #14]
 800667c:	68ba      	ldr	r2, [r7, #8]
 800667e:	2134      	movs	r1, #52	; 0x34
 8006680:	fb01 f303 	mul.w	r3, r1, r3
 8006684:	4413      	add	r3, r2
 8006686:	33c1      	adds	r3, #193	; 0xc1
 8006688:	2200      	movs	r2, #0
 800668a:	701a      	strb	r2, [r3, #0]
      for(i = 0; i < MSC_Handle->max_lun; i++)
 800668c:	7bbb      	ldrb	r3, [r7, #14]
 800668e:	3301      	adds	r3, #1
 8006690:	73bb      	strb	r3, [r7, #14]
 8006692:	7bba      	ldrb	r2, [r7, #14]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	429a      	cmp	r2, r3
 800669a:	d3e5      	bcc.n	8006668 <USBH_MSC_ClassRequest+0x60>
    break;
 800669c:	e00b      	b.n	80066b6 <USBH_MSC_ClassRequest+0xae>
    if(USBH_ClrFeature(phost, 0x00) == USBH_OK)
 800669e:	2100      	movs	r1, #0
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f001 fed0 	bl	8008446 <USBH_ClrFeature>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d106      	bne.n	80066ba <USBH_MSC_ClassRequest+0xb2>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	7bda      	ldrb	r2, [r3, #15]
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	739a      	strb	r2, [r3, #14]
    break;
 80066b4:	e001      	b.n	80066ba <USBH_MSC_ClassRequest+0xb2>
    break;
 80066b6:	bf00      	nop
 80066b8:	e000      	b.n	80066bc <USBH_MSC_ClassRequest+0xb4>
    break;
 80066ba:	bf00      	nop
  }
  
  return status; 
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
	...

080066c8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80066d6:	69db      	ldr	r3, [r3, #28]
 80066d8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80066da:	2301      	movs	r3, #1
 80066dc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 80066de:	2301      	movs	r3, #1
 80066e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 80066e2:	2301      	movs	r3, #1
 80066e4:	73bb      	strb	r3, [r7, #14]
  
  switch (MSC_Handle->state)
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	7b1b      	ldrb	r3, [r3, #12]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <USBH_MSC_Process+0x2e>
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	f000 8270 	beq.w	8006bd4 <USBH_MSC_Process+0x50c>
  case MSC_IDLE:
    error = USBH_OK;  
    break;
    
  default:
    break; 
 80066f4:	e271      	b.n	8006bda <USBH_MSC_Process+0x512>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80066fc:	461a      	mov	r2, r3
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	f080 824e 	bcs.w	8006ba4 <USBH_MSC_Process+0x4dc>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800670e:	4619      	mov	r1, r3
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	2334      	movs	r3, #52	; 0x34
 8006714:	fb03 f301 	mul.w	r3, r3, r1
 8006718:	4413      	add	r3, r2
 800671a:	3391      	adds	r3, #145	; 0x91
 800671c:	2201      	movs	r2, #1
 800671e:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006726:	4619      	mov	r1, r3
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	2334      	movs	r3, #52	; 0x34
 800672c:	fb03 f301 	mul.w	r3, r3, r1
 8006730:	4413      	add	r3, r2
 8006732:	3390      	adds	r3, #144	; 0x90
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	2b08      	cmp	r3, #8
 8006738:	f200 8242 	bhi.w	8006bc0 <USBH_MSC_Process+0x4f8>
 800673c:	a201      	add	r2, pc, #4	; (adr r2, 8006744 <USBH_MSC_Process+0x7c>)
 800673e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006742:	bf00      	nop
 8006744:	08006769 	.word	0x08006769
 8006748:	08006bc1 	.word	0x08006bc1
 800674c:	0800682f 	.word	0x0800682f
 8006750:	080069b3 	.word	0x080069b3
 8006754:	0800678d 	.word	0x0800678d
 8006758:	08006a7f 	.word	0x08006a7f
 800675c:	08006bc1 	.word	0x08006bc1
 8006760:	08006bc1 	.word	0x08006bc1
 8006764:	08006b93 	.word	0x08006b93
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800676e:	4619      	mov	r1, r3
 8006770:	693a      	ldr	r2, [r7, #16]
 8006772:	2334      	movs	r3, #52	; 0x34
 8006774:	fb03 f301 	mul.w	r3, r3, r1
 8006778:	4413      	add	r3, r2
 800677a:	3390      	adds	r3, #144	; 0x90
 800677c:	2204      	movs	r2, #4
 800677e:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006792:	b2d9      	uxtb	r1, r3
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800679a:	461a      	mov	r2, r3
 800679c:	2334      	movs	r3, #52	; 0x34
 800679e:	fb03 f302 	mul.w	r3, r3, r2
 80067a2:	3398      	adds	r3, #152	; 0x98
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	4413      	add	r3, r2
 80067a8:	3307      	adds	r3, #7
 80067aa:	461a      	mov	r2, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 ff68 	bl	8007682 <USBH_MSC_SCSI_Inquiry>
 80067b2:	4603      	mov	r3, r0
 80067b4:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10b      	bne.n	80067d4 <USBH_MSC_Process+0x10c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;        
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80067c2:	4619      	mov	r1, r3
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	2334      	movs	r3, #52	; 0x34
 80067c8:	fb03 f301 	mul.w	r3, r3, r1
 80067cc:	4413      	add	r3, r2
 80067ce:	3390      	adds	r3, #144	; 0x90
 80067d0:	2202      	movs	r2, #2
 80067d2:	701a      	strb	r2, [r3, #0]
        if( scsi_status == USBH_FAIL)
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d10c      	bne.n	80067f4 <USBH_MSC_Process+0x12c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;         
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80067e0:	4619      	mov	r1, r3
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	2334      	movs	r3, #52	; 0x34
 80067e6:	fb03 f301 	mul.w	r3, r3, r1
 80067ea:	4413      	add	r3, r2
 80067ec:	3390      	adds	r3, #144	; 0x90
 80067ee:	2205      	movs	r2, #5
 80067f0:	701a      	strb	r2, [r3, #0]
        break;    
 80067f2:	e1e7      	b.n	8006bc4 <USBH_MSC_Process+0x4fc>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	f040 81e4 	bne.w	8006bc4 <USBH_MSC_Process+0x4fc>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006802:	4619      	mov	r1, r3
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	2334      	movs	r3, #52	; 0x34
 8006808:	fb03 f301 	mul.w	r3, r3, r1
 800680c:	4413      	add	r3, r2
 800680e:	3390      	adds	r3, #144	; 0x90
 8006810:	2201      	movs	r2, #1
 8006812:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800681a:	4619      	mov	r1, r3
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	2334      	movs	r3, #52	; 0x34
 8006820:	fb03 f301 	mul.w	r3, r3, r1
 8006824:	4413      	add	r3, r2
 8006826:	3391      	adds	r3, #145	; 0x91
 8006828:	2202      	movs	r2, #2
 800682a:	701a      	strb	r2, [r3, #0]
        break;    
 800682c:	e1ca      	b.n	8006bc4 <USBH_MSC_Process+0x4fc>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, MSC_Handle->current_lun);
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006834:	b2db      	uxtb	r3, r3
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fe63 	bl	8007504 <USBH_MSC_SCSI_TestUnitReady>
 800683e:	4603      	mov	r3, r0
 8006840:	73bb      	strb	r3, [r7, #14]
        if( ready_status == USBH_OK)
 8006842:	7bbb      	ldrb	r3, [r7, #14]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d149      	bne.n	80068dc <USBH_MSC_Process+0x214>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800684e:	4619      	mov	r1, r3
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	2334      	movs	r3, #52	; 0x34
 8006854:	fb03 f301 	mul.w	r3, r3, r1
 8006858:	4413      	add	r3, r2
 800685a:	3392      	adds	r3, #146	; 0x92
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00c      	beq.n	800687c <USBH_MSC_Process+0x1b4>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006868:	4619      	mov	r1, r3
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	2334      	movs	r3, #52	; 0x34
 800686e:	fb03 f301 	mul.w	r3, r3, r1
 8006872:	4413      	add	r3, r2
 8006874:	33c1      	adds	r3, #193	; 0xc1
 8006876:	2201      	movs	r2, #1
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	e00b      	b.n	8006894 <USBH_MSC_Process+0x1cc>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006882:	4619      	mov	r1, r3
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	2334      	movs	r3, #52	; 0x34
 8006888:	fb03 f301 	mul.w	r3, r3, r1
 800688c:	4413      	add	r3, r2
 800688e:	33c1      	adds	r3, #193	; 0xc1
 8006890:	2200      	movs	r2, #0
 8006892:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800689a:	4619      	mov	r1, r3
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	2334      	movs	r3, #52	; 0x34
 80068a0:	fb03 f301 	mul.w	r3, r3, r1
 80068a4:	4413      	add	r3, r2
 80068a6:	3390      	adds	r3, #144	; 0x90
 80068a8:	2203      	movs	r2, #3
 80068aa:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068b2:	4619      	mov	r1, r3
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	2334      	movs	r3, #52	; 0x34
 80068b8:	fb03 f301 	mul.w	r3, r3, r1
 80068bc:	4413      	add	r3, r2
 80068be:	3391      	adds	r3, #145	; 0x91
 80068c0:	2200      	movs	r2, #0
 80068c2:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068ca:	4619      	mov	r1, r3
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	2334      	movs	r3, #52	; 0x34
 80068d0:	fb03 f301 	mul.w	r3, r3, r1
 80068d4:	4413      	add	r3, r2
 80068d6:	3392      	adds	r3, #146	; 0x92
 80068d8:	2200      	movs	r2, #0
 80068da:	701a      	strb	r2, [r3, #0]
        if( ready_status == USBH_FAIL)
 80068dc:	7bbb      	ldrb	r3, [r7, #14]
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d14a      	bne.n	8006978 <USBH_MSC_Process+0x2b0>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068e8:	4619      	mov	r1, r3
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	2334      	movs	r3, #52	; 0x34
 80068ee:	fb03 f301 	mul.w	r3, r3, r1
 80068f2:	4413      	add	r3, r2
 80068f4:	3392      	adds	r3, #146	; 0x92
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d00c      	beq.n	8006916 <USBH_MSC_Process+0x24e>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006902:	4619      	mov	r1, r3
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	2334      	movs	r3, #52	; 0x34
 8006908:	fb03 f301 	mul.w	r3, r3, r1
 800690c:	4413      	add	r3, r2
 800690e:	33c1      	adds	r3, #193	; 0xc1
 8006910:	2201      	movs	r2, #1
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e00b      	b.n	800692e <USBH_MSC_Process+0x266>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800691c:	4619      	mov	r1, r3
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	2334      	movs	r3, #52	; 0x34
 8006922:	fb03 f301 	mul.w	r3, r3, r1
 8006926:	4413      	add	r3, r2
 8006928:	33c1      	adds	r3, #193	; 0xc1
 800692a:	2200      	movs	r2, #0
 800692c:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE; 
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006934:	4619      	mov	r1, r3
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	2334      	movs	r3, #52	; 0x34
 800693a:	fb03 f301 	mul.w	r3, r3, r1
 800693e:	4413      	add	r3, r2
 8006940:	3390      	adds	r3, #144	; 0x90
 8006942:	2205      	movs	r2, #5
 8006944:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800694c:	4619      	mov	r1, r3
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	2334      	movs	r3, #52	; 0x34
 8006952:	fb03 f301 	mul.w	r3, r3, r1
 8006956:	4413      	add	r3, r2
 8006958:	3391      	adds	r3, #145	; 0x91
 800695a:	2201      	movs	r2, #1
 800695c:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006964:	4619      	mov	r1, r3
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	2334      	movs	r3, #52	; 0x34
 800696a:	fb03 f301 	mul.w	r3, r3, r1
 800696e:	4413      	add	r3, r2
 8006970:	3392      	adds	r3, #146	; 0x92
 8006972:	2202      	movs	r2, #2
 8006974:	701a      	strb	r2, [r3, #0]
        break;
 8006976:	e127      	b.n	8006bc8 <USBH_MSC_Process+0x500>
        else if(ready_status == USBH_UNRECOVERED_ERROR)
 8006978:	7bbb      	ldrb	r3, [r7, #14]
 800697a:	2b04      	cmp	r3, #4
 800697c:	f040 8124 	bne.w	8006bc8 <USBH_MSC_Process+0x500>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006986:	4619      	mov	r1, r3
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	2334      	movs	r3, #52	; 0x34
 800698c:	fb03 f301 	mul.w	r3, r3, r1
 8006990:	4413      	add	r3, r2
 8006992:	3390      	adds	r3, #144	; 0x90
 8006994:	2201      	movs	r2, #1
 8006996:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800699e:	4619      	mov	r1, r3
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	2334      	movs	r3, #52	; 0x34
 80069a4:	fb03 f301 	mul.w	r3, r3, r1
 80069a8:	4413      	add	r3, r2
 80069aa:	3391      	adds	r3, #145	; 0x91
 80069ac:	2202      	movs	r2, #2
 80069ae:	701a      	strb	r2, [r3, #0]
        break;
 80069b0:	e10a      	b.n	8006bc8 <USBH_MSC_Process+0x500>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost,MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069b8:	b2d9      	uxtb	r1, r3
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069c0:	461a      	mov	r2, r3
 80069c2:	2334      	movs	r3, #52	; 0x34
 80069c4:	fb03 f302 	mul.w	r3, r3, r2
 80069c8:	3390      	adds	r3, #144	; 0x90
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	4413      	add	r3, r2
 80069ce:	3304      	adds	r3, #4
 80069d0:	461a      	mov	r2, r3
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 fdd9 	bl	800758a <USBH_MSC_SCSI_ReadCapacity>
 80069d8:	4603      	mov	r3, r0
 80069da:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d120      	bne.n	8006a24 <USBH_MSC_Process+0x35c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069e8:	4619      	mov	r1, r3
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	2334      	movs	r3, #52	; 0x34
 80069ee:	fb03 f301 	mul.w	r3, r3, r1
 80069f2:	4413      	add	r3, r2
 80069f4:	3390      	adds	r3, #144	; 0x90
 80069f6:	2201      	movs	r2, #1
 80069f8:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a00:	4619      	mov	r1, r3
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	2334      	movs	r3, #52	; 0x34
 8006a06:	fb03 f301 	mul.w	r3, r3, r1
 8006a0a:	4413      	add	r3, r2
 8006a0c:	3391      	adds	r3, #145	; 0x91
 8006a0e:	2200      	movs	r2, #0
 8006a10:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a18:	3301      	adds	r3, #1
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 8006a22:	e0d3      	b.n	8006bcc <USBH_MSC_Process+0x504>
        else if( scsi_status == USBH_FAIL)
 8006a24:	7bfb      	ldrb	r3, [r7, #15]
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d10c      	bne.n	8006a44 <USBH_MSC_Process+0x37c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a30:	4619      	mov	r1, r3
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	2334      	movs	r3, #52	; 0x34
 8006a36:	fb03 f301 	mul.w	r3, r3, r1
 8006a3a:	4413      	add	r3, r2
 8006a3c:	3390      	adds	r3, #144	; 0x90
 8006a3e:	2205      	movs	r2, #5
 8006a40:	701a      	strb	r2, [r3, #0]
        break;
 8006a42:	e0c3      	b.n	8006bcc <USBH_MSC_Process+0x504>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006a44:	7bfb      	ldrb	r3, [r7, #15]
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	f040 80c0 	bne.w	8006bcc <USBH_MSC_Process+0x504>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a52:	4619      	mov	r1, r3
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	2334      	movs	r3, #52	; 0x34
 8006a58:	fb03 f301 	mul.w	r3, r3, r1
 8006a5c:	4413      	add	r3, r2
 8006a5e:	3390      	adds	r3, #144	; 0x90
 8006a60:	2201      	movs	r2, #1
 8006a62:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	2334      	movs	r3, #52	; 0x34
 8006a70:	fb03 f301 	mul.w	r3, r3, r1
 8006a74:	4413      	add	r3, r2
 8006a76:	3391      	adds	r3, #145	; 0x91
 8006a78:	2202      	movs	r2, #2
 8006a7a:	701a      	strb	r2, [r3, #0]
        break;
 8006a7c:	e0a6      	b.n	8006bcc <USBH_MSC_Process+0x504>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost,  MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a84:	b2d9      	uxtb	r1, r3
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	2334      	movs	r3, #52	; 0x34
 8006a90:	fb03 f302 	mul.w	r3, r3, r2
 8006a94:	3398      	adds	r3, #152	; 0x98
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	4413      	add	r3, r2
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fe91 	bl	80077c6 <USBH_MSC_SCSI_RequestSense>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d145      	bne.n	8006b3a <USBH_MSC_Process+0x472>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	2334      	movs	r3, #52	; 0x34
 8006aba:	fb03 f301 	mul.w	r3, r3, r1
 8006abe:	4413      	add	r3, r2
 8006ac0:	339c      	adds	r3, #156	; 0x9c
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	2b06      	cmp	r3, #6
 8006ac6:	d00c      	beq.n	8006ae2 <USBH_MSC_Process+0x41a>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )   
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006ace:	4619      	mov	r1, r3
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	2334      	movs	r3, #52	; 0x34
 8006ad4:	fb03 f301 	mul.w	r3, r3, r1
 8006ad8:	4413      	add	r3, r2
 8006ada:	339c      	adds	r3, #156	; 0x9c
 8006adc:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d117      	bne.n	8006b12 <USBH_MSC_Process+0x44a>
            if((phost->Timer - MSC_Handle->timer) < 10000)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	f242 720f 	movw	r2, #9999	; 0x270f
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d80c      	bhi.n	8006b12 <USBH_MSC_Process+0x44a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006afe:	4619      	mov	r1, r3
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	2334      	movs	r3, #52	; 0x34
 8006b04:	fb03 f301 	mul.w	r3, r3, r1
 8006b08:	4413      	add	r3, r2
 8006b0a:	3390      	adds	r3, #144	; 0x90
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	701a      	strb	r2, [r3, #0]
              break;
 8006b10:	e05f      	b.n	8006bd2 <USBH_MSC_Process+0x50a>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b18:	4619      	mov	r1, r3
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	2334      	movs	r3, #52	; 0x34
 8006b1e:	fb03 f301 	mul.w	r3, r3, r1
 8006b22:	4413      	add	r3, r2
 8006b24:	3390      	adds	r3, #144	; 0x90
 8006b26:	2201      	movs	r2, #1
 8006b28:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b30:	3301      	adds	r3, #1
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if( scsi_status == USBH_FAIL)
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d10c      	bne.n	8006b5a <USBH_MSC_Process+0x492>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR; 
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b46:	4619      	mov	r1, r3
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	2334      	movs	r3, #52	; 0x34
 8006b4c:	fb03 f301 	mul.w	r3, r3, r1
 8006b50:	4413      	add	r3, r2
 8006b52:	3390      	adds	r3, #144	; 0x90
 8006b54:	2208      	movs	r2, #8
 8006b56:	701a      	strb	r2, [r3, #0]
        break;  
 8006b58:	e03a      	b.n	8006bd0 <USBH_MSC_Process+0x508>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	2b04      	cmp	r3, #4
 8006b5e:	d137      	bne.n	8006bd0 <USBH_MSC_Process+0x508>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b66:	4619      	mov	r1, r3
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	2334      	movs	r3, #52	; 0x34
 8006b6c:	fb03 f301 	mul.w	r3, r3, r1
 8006b70:	4413      	add	r3, r2
 8006b72:	3390      	adds	r3, #144	; 0x90
 8006b74:	2201      	movs	r2, #1
 8006b76:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;   
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b7e:	4619      	mov	r1, r3
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	2334      	movs	r3, #52	; 0x34
 8006b84:	fb03 f301 	mul.w	r3, r3, r1
 8006b88:	4413      	add	r3, r2
 8006b8a:	3391      	adds	r3, #145	; 0x91
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	701a      	strb	r2, [r3, #0]
        break;  
 8006b90:	e01e      	b.n	8006bd0 <USBH_MSC_Process+0x508>
        MSC_Handle->current_lun++;
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006b98:	3301      	adds	r3, #1
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;  
 8006ba2:	e016      	b.n	8006bd2 <USBH_MSC_Process+0x50a>
      MSC_Handle->current_lun = 0;
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);     
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006bb8:	2102      	movs	r1, #2
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	4798      	blx	r3
    break;
 8006bbe:	e00c      	b.n	8006bda <USBH_MSC_Process+0x512>
        break;
 8006bc0:	bf00      	nop
 8006bc2:	e00a      	b.n	8006bda <USBH_MSC_Process+0x512>
        break;    
 8006bc4:	bf00      	nop
 8006bc6:	e008      	b.n	8006bda <USBH_MSC_Process+0x512>
        break;
 8006bc8:	bf00      	nop
 8006bca:	e006      	b.n	8006bda <USBH_MSC_Process+0x512>
        break;
 8006bcc:	bf00      	nop
 8006bce:	e004      	b.n	8006bda <USBH_MSC_Process+0x512>
        break;  
 8006bd0:	bf00      	nop
    break;
 8006bd2:	e002      	b.n	8006bda <USBH_MSC_Process+0x512>
    error = USBH_OK;  
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	75fb      	strb	r3, [r7, #23]
    break;
 8006bd8:	bf00      	nop
  }
  return error;
 8006bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b088      	sub	sp, #32
 8006bfe:	af02      	add	r7, sp, #8
 8006c00:	6078      	str	r0, [r7, #4]
 8006c02:	460b      	mov	r3, r1
 8006c04:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006c0c:	69db      	ldr	r3, [r3, #28]
 8006c0e:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006c10:	2301      	movs	r3, #1
 8006c12:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 8006c14:	2301      	movs	r3, #1
 8006c16:	73fb      	strb	r3, [r7, #15]
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	693a      	ldr	r2, [r7, #16]
 8006c1c:	2134      	movs	r1, #52	; 0x34
 8006c1e:	fb01 f303 	mul.w	r3, r1, r3
 8006c22:	4413      	add	r3, r2
 8006c24:	3390      	adds	r3, #144	; 0x90
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	2b06      	cmp	r3, #6
 8006c2a:	d004      	beq.n	8006c36 <USBH_MSC_RdWrProcess+0x3c>
 8006c2c:	2b07      	cmp	r3, #7
 8006c2e:	d037      	beq.n	8006ca0 <USBH_MSC_RdWrProcess+0xa6>
 8006c30:	2b05      	cmp	r3, #5
 8006c32:	d06a      	beq.n	8006d0a <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif       
    break;  
    
  default:
    break;  
 8006c34:	e0a6      	b.n	8006d84 <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0, NULL, 0) ;
 8006c36:	78f9      	ldrb	r1, [r7, #3]
 8006c38:	2300      	movs	r3, #0
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	2200      	movs	r2, #0
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fe9f 	bl	8007984 <USBH_MSC_SCSI_Read>
 8006c46:	4603      	mov	r3, r0
 8006c48:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8006c4a:	7bfb      	ldrb	r3, [r7, #15]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10b      	bne.n	8006c68 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	2134      	movs	r1, #52	; 0x34
 8006c56:	fb01 f303 	mul.w	r3, r1, r3
 8006c5a:	4413      	add	r3, r2
 8006c5c:	3390      	adds	r3, #144	; 0x90
 8006c5e:	2201      	movs	r2, #1
 8006c60:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;     
 8006c62:	2300      	movs	r3, #0
 8006c64:	75fb      	strb	r3, [r7, #23]
    break;     
 8006c66:	e088      	b.n	8006d7a <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d109      	bne.n	8006c82 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8006c6e:	78fb      	ldrb	r3, [r7, #3]
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	2134      	movs	r1, #52	; 0x34
 8006c74:	fb01 f303 	mul.w	r3, r1, r3
 8006c78:	4413      	add	r3, r2
 8006c7a:	3390      	adds	r3, #144	; 0x90
 8006c7c:	2205      	movs	r2, #5
 8006c7e:	701a      	strb	r2, [r3, #0]
    break;     
 8006c80:	e07b      	b.n	8006d7a <USBH_MSC_RdWrProcess+0x180>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006c82:	7bfb      	ldrb	r3, [r7, #15]
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d178      	bne.n	8006d7a <USBH_MSC_RdWrProcess+0x180>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	2134      	movs	r1, #52	; 0x34
 8006c8e:	fb01 f303 	mul.w	r3, r1, r3
 8006c92:	4413      	add	r3, r2
 8006c94:	3390      	adds	r3, #144	; 0x90
 8006c96:	2208      	movs	r2, #8
 8006c98:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	75fb      	strb	r3, [r7, #23]
    break;     
 8006c9e:	e06c      	b.n	8006d7a <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0, NULL, 0) ;
 8006ca0:	78f9      	ldrb	r1, [r7, #3]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2200      	movs	r2, #0
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 fe04 	bl	80078b8 <USBH_MSC_SCSI_Write>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8006cb4:	7bfb      	ldrb	r3, [r7, #15]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10b      	bne.n	8006cd2 <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8006cba:	78fb      	ldrb	r3, [r7, #3]
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	2134      	movs	r1, #52	; 0x34
 8006cc0:	fb01 f303 	mul.w	r3, r1, r3
 8006cc4:	4413      	add	r3, r2
 8006cc6:	3390      	adds	r3, #144	; 0x90
 8006cc8:	2201      	movs	r2, #1
 8006cca:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;             
 8006ccc:	2300      	movs	r3, #0
 8006cce:	75fb      	strb	r3, [r7, #23]
    break; 
 8006cd0:	e055      	b.n	8006d7e <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 8006cd2:	7bfb      	ldrb	r3, [r7, #15]
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d109      	bne.n	8006cec <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8006cd8:	78fb      	ldrb	r3, [r7, #3]
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	2134      	movs	r1, #52	; 0x34
 8006cde:	fb01 f303 	mul.w	r3, r1, r3
 8006ce2:	4413      	add	r3, r2
 8006ce4:	3390      	adds	r3, #144	; 0x90
 8006ce6:	2205      	movs	r2, #5
 8006ce8:	701a      	strb	r2, [r3, #0]
    break; 
 8006cea:	e048      	b.n	8006d7e <USBH_MSC_RdWrProcess+0x184>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	d145      	bne.n	8006d7e <USBH_MSC_RdWrProcess+0x184>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006cf2:	78fb      	ldrb	r3, [r7, #3]
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	2134      	movs	r1, #52	; 0x34
 8006cf8:	fb01 f303 	mul.w	r3, r1, r3
 8006cfc:	4413      	add	r3, r2
 8006cfe:	3390      	adds	r3, #144	; 0x90
 8006d00:	2208      	movs	r2, #8
 8006d02:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006d04:	2302      	movs	r3, #2
 8006d06:	75fb      	strb	r3, [r7, #23]
    break; 
 8006d08:	e039      	b.n	8006d7e <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8006d0a:	78fb      	ldrb	r3, [r7, #3]
 8006d0c:	2234      	movs	r2, #52	; 0x34
 8006d0e:	fb02 f303 	mul.w	r3, r2, r3
 8006d12:	3398      	adds	r3, #152	; 0x98
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	4413      	add	r3, r2
 8006d18:	1d1a      	adds	r2, r3, #4
 8006d1a:	78fb      	ldrb	r3, [r7, #3]
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fd51 	bl	80077c6 <USBH_MSC_SCSI_RequestSense>
 8006d24:	4603      	mov	r3, r0
 8006d26:	73fb      	strb	r3, [r7, #15]
    if( scsi_status == USBH_OK)
 8006d28:	7bfb      	ldrb	r3, [r7, #15]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d113      	bne.n	8006d56 <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8006d2e:	78fb      	ldrb	r3, [r7, #3]
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	2134      	movs	r1, #52	; 0x34
 8006d34:	fb01 f303 	mul.w	r3, r1, r3
 8006d38:	4413      	add	r3, r2
 8006d3a:	3390      	adds	r3, #144	; 0x90
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 8006d40:	78fb      	ldrb	r3, [r7, #3]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	2134      	movs	r1, #52	; 0x34
 8006d46:	fb01 f303 	mul.w	r3, r1, r3
 8006d4a:	4413      	add	r3, r2
 8006d4c:	3391      	adds	r3, #145	; 0x91
 8006d4e:	2202      	movs	r2, #2
 8006d50:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 8006d52:	2302      	movs	r3, #2
 8006d54:	75fb      	strb	r3, [r7, #23]
    if( scsi_status == USBH_FAIL)
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d012      	beq.n	8006d82 <USBH_MSC_RdWrProcess+0x188>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006d5c:	7bfb      	ldrb	r3, [r7, #15]
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d10f      	bne.n	8006d82 <USBH_MSC_RdWrProcess+0x188>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;  
 8006d62:	78fb      	ldrb	r3, [r7, #3]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	2134      	movs	r1, #52	; 0x34
 8006d68:	fb01 f303 	mul.w	r3, r1, r3
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3390      	adds	r3, #144	; 0x90
 8006d70:	2208      	movs	r2, #8
 8006d72:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006d74:	2302      	movs	r3, #2
 8006d76:	75fb      	strb	r3, [r7, #23]
    break;  
 8006d78:	e003      	b.n	8006d82 <USBH_MSC_RdWrProcess+0x188>
    break;     
 8006d7a:	bf00      	nop
 8006d7c:	e002      	b.n	8006d84 <USBH_MSC_RdWrProcess+0x18a>
    break; 
 8006d7e:	bf00      	nop
 8006d80:	e000      	b.n	8006d84 <USBH_MSC_RdWrProcess+0x18a>
    break;  
 8006d82:	bf00      	nop
    
  }
  return error;
 8006d84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b085      	sub	sp, #20
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	460b      	mov	r3, r1
 8006d98:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006da0:	69db      	ldr	r3, [r3, #28]
 8006da2:	60fb      	str	r3, [r7, #12]
  
  if(phost->gState == HOST_CLASS)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b0a      	cmp	r3, #10
 8006dac:	d10d      	bne.n	8006dca <USBH_MSC_UnitIsReady+0x3c>
  {
    return (MSC_Handle->unit[lun].error == MSC_OK);
 8006dae:	78fb      	ldrb	r3, [r7, #3]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	2134      	movs	r1, #52	; 0x34
 8006db4:	fb01 f303 	mul.w	r3, r1, r3
 8006db8:	4413      	add	r3, r2
 8006dba:	3391      	adds	r3, #145	; 0x91
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	bf0c      	ite	eq
 8006dc2:	2301      	moveq	r3, #1
 8006dc4:	2300      	movne	r3, #0
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	e000      	b.n	8006dcc <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    return 0;
 8006dca:	2300      	movs	r3, #0
  }
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b086      	sub	sp, #24
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	460b      	mov	r3, r1
 8006de2:	607a      	str	r2, [r7, #4]
 8006de4:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;    
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b0a      	cmp	r3, #10
 8006df8:	d10d      	bne.n	8006e16 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8006dfa:	7afb      	ldrb	r3, [r7, #11]
 8006dfc:	2234      	movs	r2, #52	; 0x34
 8006dfe:	fb02 f303 	mul.w	r3, r2, r3
 8006e02:	3390      	adds	r3, #144	; 0x90
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	4413      	add	r3, r2
 8006e08:	2234      	movs	r2, #52	; 0x34
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f007 fc3b 	bl	800e688 <memcpy>
    return USBH_OK;
 8006e12:	2300      	movs	r3, #0
 8006e14:	e000      	b.n	8006e18 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8006e16:	2302      	movs	r3, #2
  }
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b088      	sub	sp, #32
 8006e24:	af02      	add	r7, sp, #8
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	607a      	str	r2, [r7, #4]
 8006e2a:	603b      	str	r3, [r7, #0]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00e      	beq.n	8006e64 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) || 
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8006e4c:	2b0a      	cmp	r3, #10
 8006e4e:	d109      	bne.n	8006e64 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006e50:	7afb      	ldrb	r3, [r7, #11]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	2134      	movs	r1, #52	; 0x34
 8006e56:	fb01 f303 	mul.w	r3, r1, r3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	3390      	adds	r3, #144	; 0x90
 8006e5e:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d001      	beq.n	8006e68 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8006e64:	2302      	movs	r3, #2
 8006e66:	e040      	b.n	8006eea <USBH_MSC_Read+0xca>
  }
  MSC_Handle->state = MSC_READ;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	2206      	movs	r2, #6
 8006e6c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8006e6e:	7afb      	ldrb	r3, [r7, #11]
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	2134      	movs	r1, #52	; 0x34
 8006e74:	fb01 f303 	mul.w	r3, r1, r3
 8006e78:	4413      	add	r3, r2
 8006e7a:	3390      	adds	r3, #144	; 0x90
 8006e7c:	2206      	movs	r2, #6
 8006e7e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8006e80:	7afb      	ldrb	r3, [r7, #11]
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Read(phost,
 8006e8a:	7af9      	ldrb	r1, [r7, #11]
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f000 fd75 	bl	8007984 <USBH_MSC_SCSI_Read>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8006ea0:	613b      	str	r3, [r7, #16]
  
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006ea2:	e016      	b.n	8006ed2 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000 * length)) || (phost->device.is_connected == 0))
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	1ad2      	subs	r2, r2, r3
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	f242 7110 	movw	r1, #10000	; 0x2710
 8006eb4:	fb01 f303 	mul.w	r3, r1, r3
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d805      	bhi.n	8006ec8 <USBH_MSC_Read+0xa8>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d104      	bne.n	8006ed2 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8006ece:	2302      	movs	r3, #2
 8006ed0:	e00b      	b.n	8006eea <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006ed2:	7afb      	ldrb	r3, [r7, #11]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7ff fe8f 	bl	8006bfa <USBH_MSC_RdWrProcess>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d0e0      	beq.n	8006ea4 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b088      	sub	sp, #32
 8006ef6:	af02      	add	r7, sp, #8
 8006ef8:	60f8      	str	r0, [r7, #12]
 8006efa:	607a      	str	r2, [r7, #4]
 8006efc:	603b      	str	r3, [r7, #0]
 8006efe:	460b      	mov	r3, r1
 8006f00:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006f08:	69db      	ldr	r3, [r3, #28]
 8006f0a:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00e      	beq.n	8006f36 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) || 
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8006f1e:	2b0a      	cmp	r3, #10
 8006f20:	d109      	bne.n	8006f36 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006f22:	7afb      	ldrb	r3, [r7, #11]
 8006f24:	697a      	ldr	r2, [r7, #20]
 8006f26:	2134      	movs	r1, #52	; 0x34
 8006f28:	fb01 f303 	mul.w	r3, r1, r3
 8006f2c:	4413      	add	r3, r2
 8006f2e:	3390      	adds	r3, #144	; 0x90
 8006f30:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d001      	beq.n	8006f3a <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8006f36:	2302      	movs	r3, #2
 8006f38:	e040      	b.n	8006fbc <USBH_MSC_Write+0xca>
  }
  MSC_Handle->state = MSC_WRITE;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2207      	movs	r2, #7
 8006f3e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8006f40:	7afb      	ldrb	r3, [r7, #11]
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	2134      	movs	r1, #52	; 0x34
 8006f46:	fb01 f303 	mul.w	r3, r1, r3
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3390      	adds	r3, #144	; 0x90
 8006f4e:	2207      	movs	r2, #7
 8006f50:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8006f52:	7afb      	ldrb	r3, [r7, #11]
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Write(phost,
 8006f5c:	7af9      	ldrb	r1, [r7, #11]
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f000 fca6 	bl	80078b8 <USBH_MSC_SCSI_Write>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8006f72:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006f74:	e016      	b.n	8006fa4 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000 * length)) || (phost->device.is_connected == 0))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1ad2      	subs	r2, r2, r3
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	f242 7110 	movw	r1, #10000	; 0x2710
 8006f86:	fb01 f303 	mul.w	r3, r1, r3
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d805      	bhi.n	8006f9a <USBH_MSC_Write+0xa8>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d104      	bne.n	8006fa4 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8006fa0:	2302      	movs	r3, #2
 8006fa2:	e00b      	b.n	8006fbc <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006fa4:	7afb      	ldrb	r3, [r7, #11]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f7ff fe26 	bl	8006bfa <USBH_MSC_RdWrProcess>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d0e0      	beq.n	8006f76 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3718      	adds	r7, #24
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS | \
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2221      	movs	r2, #33	; 0x21
 8006fd0:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	22ff      	movs	r2, #255	; 0xff
 8006fd6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0;           
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, 0 , 0 );  
 8006fea:	2200      	movs	r2, #0
 8006fec:	2100      	movs	r1, #0
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f001 fc0d 	bl	800880e <USBH_CtlReq>
 8006ff4:	4603      	mov	r3, r0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b082      	sub	sp, #8
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	22a1      	movs	r2, #161	; 0xa1
 800700c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	22fe      	movs	r2, #254	; 0xfe
 8007012:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1;           
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, Maxlun , 1 ); 
 8007026:	2201      	movs	r2, #1
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f001 fbef 	bl	800880e <USBH_CtlReq>
 8007030:	4603      	mov	r3, r0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3708      	adds	r7, #8
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
	...

0800703c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800704a:	69db      	ldr	r3, [r3, #28]
 800704c:	60fb      	str	r3, [r7, #12]
  
  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	4a09      	ldr	r2, [pc, #36]	; (8007078 <USBH_MSC_BOT_Init+0x3c>)
 8007052:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	4a09      	ldr	r2, [pc, #36]	; (800707c <USBH_MSC_BOT_Init+0x40>)
 8007058:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;    
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;   
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2201      	movs	r2, #1
 8007066:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
  
  return USBH_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3714      	adds	r7, #20
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr
 8007078:	43425355 	.word	0x43425355
 800707c:	20304050 	.word	0x20304050

08007080 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af02      	add	r7, sp, #8
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	460b      	mov	r3, r1
 800708a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800708c:	2301      	movs	r3, #1
 800708e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;  
 8007090:	2301      	movs	r3, #1
 8007092:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8007094:	2301      	movs	r3, #1
 8007096:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007098:	2300      	movs	r3, #0
 800709a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80070a2:	69db      	ldr	r3, [r3, #28]
 80070a4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0;
 80070a6:	2300      	movs	r3, #0
 80070a8:	73fb      	strb	r3, [r7, #15]
  
  switch (MSC_Handle->hbot.state)
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070b0:	3b01      	subs	r3, #1
 80070b2:	2b0a      	cmp	r3, #10
 80070b4:	f200 81a1 	bhi.w	80073fa <USBH_MSC_BOT_Process+0x37a>
 80070b8:	a201      	add	r2, pc, #4	; (adr r2, 80070c0 <USBH_MSC_BOT_Process+0x40>)
 80070ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070be:	bf00      	nop
 80070c0:	080070ed 	.word	0x080070ed
 80070c4:	08007117 	.word	0x08007117
 80070c8:	08007181 	.word	0x08007181
 80070cc:	0800719f 	.word	0x0800719f
 80070d0:	08007223 	.word	0x08007223
 80070d4:	08007247 	.word	0x08007247
 80070d8:	080072e1 	.word	0x080072e1
 80070dc:	080072fd 	.word	0x080072fd
 80070e0:	0800734f 	.word	0x0800734f
 80070e4:	0800737f 	.word	0x0800737f
 80070e8:	080073e1 	.word	0x080073e1
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	78fa      	ldrb	r2, [r7, #3]
 80070f0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;    
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost,
                       MSC_Handle->hbot.cbw.data, 
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f103 0154 	add.w	r1, r3, #84	; 0x54
    USBH_BulkSendData (phost,
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	795a      	ldrb	r2, [r3, #5]
 8007106:	2301      	movs	r3, #1
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	4613      	mov	r3, r2
 800710c:	221f      	movs	r2, #31
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f001 fd81 	bl	8008c16 <USBH_BulkSendData>
                       BOT_CBW_LENGTH, 
                       MSC_Handle->OutPipe,
                       1);
    
    break;
 8007114:	e180      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    
  case BOT_SEND_CBW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe); 
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	795b      	ldrb	r3, [r3, #5]
 800711a:	4619      	mov	r1, r3
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f006 ff69 	bl	800dff4 <USBH_LL_GetURBState>
 8007122:	4603      	mov	r3, r0
 8007124:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 8007126:	7d3b      	ldrb	r3, [r7, #20]
 8007128:	2b01      	cmp	r3, #1
 800712a:	d118      	bne.n	800715e <USBH_MSC_BOT_Process+0xde>
    { 
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0 )
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00f      	beq.n	8007154 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800713a:	b25b      	sxtb	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	da04      	bge.n	800714a <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	2203      	movs	r2, #3
 8007144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8007148:	e159      	b.n	80073fe <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	2205      	movs	r2, #5
 800714e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8007152:	e154      	b.n	80073fe <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	2207      	movs	r2, #7
 8007158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800715c:	e14f      	b.n	80073fe <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800715e:	7d3b      	ldrb	r3, [r7, #20]
 8007160:	2b02      	cmp	r3, #2
 8007162:	d104      	bne.n	800716e <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800716c:	e147      	b.n	80073fe <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_STALL)
 800716e:	7d3b      	ldrb	r3, [r7, #20]
 8007170:	2b05      	cmp	r3, #5
 8007172:	f040 8144 	bne.w	80073fe <USBH_MSC_BOT_Process+0x37e>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	220a      	movs	r2, #10
 800717a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800717e:	e13e      	b.n	80073fe <USBH_MSC_BOT_Process+0x37e>
    
  case BOT_DATA_IN:   
    /* Send first packet */        
    USBH_BulkReceiveData (phost,
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	895a      	ldrh	r2, [r3, #10]
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	791b      	ldrb	r3, [r3, #4]
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f001 fd66 	bl	8008c60 <USBH_BulkReceiveData>
                          MSC_Handle->hbot.pbuf, 
                          MSC_Handle->InEpSize , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_DATA_IN_WAIT;
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	2204      	movs	r2, #4
 8007198:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    
    break;   
 800719c:	e13c      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    
  case BOT_DATA_IN_WAIT:  
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	791b      	ldrb	r3, [r3, #4]
 80071a2:	4619      	mov	r1, r3
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f006 ff25 	bl	800dff4 <USBH_LL_GetURBState>
 80071aa:	4603      	mov	r3, r0
 80071ac:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE) 
 80071ae:	7d3b      	ldrb	r3, [r7, #20]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d12d      	bne.n	8007210 <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	8952      	ldrh	r2, [r2, #10]
 80071bc:	4293      	cmp	r3, r2
 80071be:	d910      	bls.n	80071e2 <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	8952      	ldrh	r2, [r2, #10]
 80071ca:	441a      	add	r2, r3
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;  
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	8952      	ldrh	r2, [r2, #10]
 80071da:	1a9a      	subs	r2, r3, r2
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	65da      	str	r2, [r3, #92]	; 0x5c
 80071e0:	e002      	b.n	80071e8 <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	2200      	movs	r2, #0
 80071e6:	65da      	str	r2, [r3, #92]	; 0x5c
      }
        
      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */        
        USBH_BulkReceiveData (phost,
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	895a      	ldrh	r2, [r3, #10]
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	791b      	ldrb	r3, [r3, #4]
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f001 fd2e 	bl	8008c60 <USBH_BulkReceiveData>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }     
    break;  
 8007204:	e0fd      	b.n	8007402 <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	2207      	movs	r2, #7
 800720a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;  
 800720e:	e0f8      	b.n	8007402 <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 8007210:	7d3b      	ldrb	r3, [r7, #20]
 8007212:	2b05      	cmp	r3, #5
 8007214:	f040 80f5 	bne.w	8007402 <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	2209      	movs	r2, #9
 800721c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;  
 8007220:	e0ef      	b.n	8007402 <USBH_MSC_BOT_Process+0x382>
    
  case BOT_DATA_OUT:
    
    USBH_BulkSendData (phost,
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	891a      	ldrh	r2, [r3, #8]
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	7958      	ldrb	r0, [r3, #5]
 8007230:	2301      	movs	r3, #1
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	4603      	mov	r3, r0
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f001 fced 	bl	8008c16 <USBH_BulkSendData>
                       MSC_Handle->OutEpSize , 
                       MSC_Handle->OutPipe,
                       1);
    
    
    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	2206      	movs	r2, #6
 8007240:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8007244:	e0e8      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    
  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);     
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	795b      	ldrb	r3, [r3, #5]
 800724a:	4619      	mov	r1, r3
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f006 fed1 	bl	800dff4 <USBH_LL_GetURBState>
 8007252:	4603      	mov	r3, r0
 8007254:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 8007256:	7d3b      	ldrb	r3, [r7, #20]
 8007258:	2b01      	cmp	r3, #1
 800725a:	d130      	bne.n	80072be <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	8912      	ldrh	r2, [r2, #8]
 8007264:	4293      	cmp	r3, r2
 8007266:	d910      	bls.n	800728a <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	8912      	ldrh	r2, [r2, #8]
 8007272:	441a      	add	r2, r3
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize; 
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	8912      	ldrh	r2, [r2, #8]
 8007282:	1a9a      	subs	r2, r3, r2
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	65da      	str	r2, [r3, #92]	; 0x5c
 8007288:	e002      	b.n	8007290 <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	2200      	movs	r2, #0
 800728e:	65da      	str	r2, [r3, #92]	; 0x5c
      } 
      
      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00d      	beq.n	80072b4 <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost,
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	891a      	ldrh	r2, [r3, #8]
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	7958      	ldrb	r0, [r3, #5]
 80072a6:	2301      	movs	r3, #1
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	4603      	mov	r3, r0
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f001 fcb2 	bl	8008c16 <USBH_BulkSendData>
      */      
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 80072b2:	e0a8      	b.n	8007406 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	2207      	movs	r2, #7
 80072b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80072bc:	e0a3      	b.n	8007406 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 80072be:	7d3b      	ldrb	r3, [r7, #20]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d104      	bne.n	80072ce <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	2205      	movs	r2, #5
 80072c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80072cc:	e09b      	b.n	8007406 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 80072ce:	7d3b      	ldrb	r3, [r7, #20]
 80072d0:	2b05      	cmp	r3, #5
 80072d2:	f040 8098 	bne.w	8007406 <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	220a      	movs	r2, #10
 80072da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80072de:	e092      	b.n	8007406 <USBH_MSC_BOT_Process+0x386>
    
  case BOT_RECEIVE_CSW:
    
    USBH_BulkReceiveData (phost,
                          MSC_Handle->hbot.csw.data, 
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	f103 0178 	add.w	r1, r3, #120	; 0x78
    USBH_BulkReceiveData (phost,
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	791b      	ldrb	r3, [r3, #4]
 80072ea:	220d      	movs	r2, #13
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 fcb7 	bl	8008c60 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	2208      	movs	r2, #8
 80072f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80072fa:	e08d      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    
  case BOT_RECEIVE_CSW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	791b      	ldrb	r3, [r3, #4]
 8007300:	4619      	mov	r1, r3
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f006 fe76 	bl	800dff4 <USBH_LL_GetURBState>
 8007308:	4603      	mov	r3, r0
 800730a:	753b      	strb	r3, [r7, #20]
    
    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800730c:	7d3b      	ldrb	r3, [r7, #20]
 800730e:	2b01      	cmp	r3, #1
 8007310:	d115      	bne.n	800733e <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;    
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;        
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f8aa 	bl	800747c <USBH_MSC_DecodeCSW>
 8007328:	4603      	mov	r3, r0
 800732a:	757b      	strb	r3, [r7, #21]
      
      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800732c:	7d7b      	ldrb	r3, [r7, #21]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d102      	bne.n	8007338 <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	75fb      	strb	r3, [r7, #23]
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8007336:	e068      	b.n	800740a <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 8007338:	2302      	movs	r3, #2
 800733a:	75fb      	strb	r3, [r7, #23]
    break;
 800733c:	e065      	b.n	800740a <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)     
 800733e:	7d3b      	ldrb	r3, [r7, #20]
 8007340:	2b05      	cmp	r3, #5
 8007342:	d162      	bne.n	800740a <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2209      	movs	r2, #9
 8007348:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800734c:	e05d      	b.n	800740a <USBH_MSC_BOT_Process+0x38a>
    
  case BOT_ERROR_IN: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800734e:	78fb      	ldrb	r3, [r7, #3]
 8007350:	2200      	movs	r2, #0
 8007352:	4619      	mov	r1, r3
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 f865 	bl	8007424 <USBH_MSC_BOT_Abort>
 800735a:	4603      	mov	r3, r0
 800735c:	75bb      	strb	r3, [r7, #22]
    
    if (error == USBH_OK)
 800735e:	7dbb      	ldrb	r3, [r7, #22]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d104      	bne.n	800736e <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	2207      	movs	r2, #7
 8007368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      /* This means that there is a STALL Error limit, Do Reset Recovery */
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 800736c:	e04f      	b.n	800740e <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800736e:	7dbb      	ldrb	r3, [r7, #22]
 8007370:	2b04      	cmp	r3, #4
 8007372:	d14c      	bne.n	800740e <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	220b      	movs	r2, #11
 8007378:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800737c:	e047      	b.n	800740e <USBH_MSC_BOT_Process+0x38e>
    
  case BOT_ERROR_OUT: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800737e:	78fb      	ldrb	r3, [r7, #3]
 8007380:	2201      	movs	r2, #1
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 f84d 	bl	8007424 <USBH_MSC_BOT_Abort>
 800738a:	4603      	mov	r3, r0
 800738c:	75bb      	strb	r3, [r7, #22]
    
    if ( error == USBH_OK)
 800738e:	7dbb      	ldrb	r3, [r7, #22]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d11d      	bne.n	80073d0 <USBH_MSC_BOT_Process+0x350>
    { 
      
      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe); 
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	795b      	ldrb	r3, [r3, #5]
 8007398:	4619      	mov	r1, r3
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f006 fe87 	bl	800e0ae <USBH_LL_GetToggle>
 80073a0:	4603      	mov	r3, r0
 80073a2:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1- toggle);   
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	7959      	ldrb	r1, [r3, #5]
 80073a8:	7bfb      	ldrb	r3, [r7, #15]
 80073aa:	f1c3 0301 	rsb	r3, r3, #1
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	461a      	mov	r2, r3
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f006 fe48 	bl	800e048 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0);  
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	791b      	ldrb	r3, [r3, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f006 fe41 	bl	800e048 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;        
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2209      	movs	r2, #9
 80073ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 80073ce:	e020      	b.n	8007412 <USBH_MSC_BOT_Process+0x392>
    else if (error == USBH_UNRECOVERED_ERROR)
 80073d0:	7dbb      	ldrb	r3, [r7, #22]
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d11d      	bne.n	8007412 <USBH_MSC_BOT_Process+0x392>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	220b      	movs	r2, #11
 80073da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80073de:	e018      	b.n	8007412 <USBH_MSC_BOT_Process+0x392>
    
    
  case BOT_UNRECOVERED_ERROR: 
    status = USBH_MSC_BOT_REQ_Reset(phost);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f7ff fdef 	bl	8006fc4 <USBH_MSC_BOT_REQ_Reset>
 80073e6:	4603      	mov	r3, r0
 80073e8:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 80073ea:	7dfb      	ldrb	r3, [r7, #23]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d112      	bne.n	8007416 <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW; 
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 80073f8:	e00d      	b.n	8007416 <USBH_MSC_BOT_Process+0x396>
    
  default:      
    break;
 80073fa:	bf00      	nop
 80073fc:	e00c      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 80073fe:	bf00      	nop
 8007400:	e00a      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;  
 8007402:	bf00      	nop
 8007404:	e008      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 8007406:	bf00      	nop
 8007408:	e006      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 800740a:	bf00      	nop
 800740c:	e004      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 800740e:	bf00      	nop
 8007410:	e002      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 8007412:	bf00      	nop
 8007414:	e000      	b.n	8007418 <USBH_MSC_BOT_Process+0x398>
    break;
 8007416:	bf00      	nop
  }
  return status;
 8007418:	7dfb      	ldrb	r3, [r7, #23]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3718      	adds	r7, #24
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop

08007424 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	460b      	mov	r3, r1
 800742e:	70fb      	strb	r3, [r7, #3]
 8007430:	4613      	mov	r3, r2
 8007432:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 8007434:	2302      	movs	r3, #2
 8007436:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	60bb      	str	r3, [r7, #8]
  
  switch (dir)
 8007442:	78bb      	ldrb	r3, [r7, #2]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d002      	beq.n	800744e <USBH_MSC_BOT_Abort+0x2a>
 8007448:	2b01      	cmp	r3, #1
 800744a:	d009      	beq.n	8007460 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;
    
  default:
    break;
 800744c:	e011      	b.n	8007472 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	79db      	ldrb	r3, [r3, #7]
 8007452:	4619      	mov	r1, r3
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fff6 	bl	8008446 <USBH_ClrFeature>
 800745a:	4603      	mov	r3, r0
 800745c:	73fb      	strb	r3, [r7, #15]
    break;
 800745e:	e008      	b.n	8007472 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	799b      	ldrb	r3, [r3, #6]
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 ffed 	bl	8008446 <USBH_ClrFeature>
 800746c:	4603      	mov	r3, r0
 800746e:	73fb      	strb	r3, [r7, #15]
    break;
 8007470:	bf00      	nop
  }
  return status;
 8007472:	7bfb      	ldrb	r3, [r7, #15]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800748a:	69db      	ldr	r3, [r3, #28]
 800748c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800748e:	2301      	movs	r3, #1
 8007490:	73fb      	strb	r3, [r7, #15]
  
    /*Checking if the transfer length is different than 13*/    
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	791b      	ldrb	r3, [r3, #4]
 8007496:	4619      	mov	r1, r3
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f006 fcd3 	bl	800de44 <USBH_LL_GetLastXferSize>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b0d      	cmp	r3, #13
 80074a2:	d002      	beq.n	80074aa <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/
      
      
      status = BOT_CSW_PHASE_ERROR;
 80074a4:	2302      	movs	r3, #2
 80074a6:	73fb      	strb	r3, [r7, #15]
 80074a8:	e024      	b.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */
      
      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074ae:	4a14      	ldr	r2, [pc, #80]	; (8007500 <USBH_MSC_DecodeCSW+0x84>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d11d      	bne.n	80074f0 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */
        
        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074bc:	429a      	cmp	r2, r3
 80074be:	d119      	bne.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the 
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0) 
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d102      	bne.n	80074d0 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            
            */
            
            status = BOT_CSW_CMD_PASSED;
 80074ca:	2300      	movs	r3, #0
 80074cc:	73fb      	strb	r3, [r7, #15]
 80074ce:	e011      	b.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1)
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d102      	bne.n	80074e0 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 80074da:	2301      	movs	r3, #1
 80074dc:	73fb      	strb	r3, [r7, #15]
 80074de:	e009      	b.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
          }
          
          else if(MSC_Handle->hbot.csw.field.Status == 2)
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d104      	bne.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            */
            
            status = BOT_CSW_PHASE_ERROR;
 80074ea:	2302      	movs	r3, #2
 80074ec:	73fb      	strb	r3, [r7, #15]
 80074ee:	e001      	b.n	80074f4 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */
        
        status = BOT_CSW_PHASE_ERROR;
 80074f0:	2302      	movs	r3, #2
 80074f2:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/
    
  return status;
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	53425355 	.word	0x53425355

08007504 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost, 
                                                uint8_t lun)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	460b      	mov	r3, r1
 800750e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8007510:	2302      	movs	r3, #2
 8007512:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800751a:	69db      	ldr	r3, [r3, #28]
 800751c:	60bb      	str	r3, [r7, #8]
  
  switch(MSC_Handle->hbot.cmd_state)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8007524:	2b01      	cmp	r3, #1
 8007526:	d002      	beq.n	800752e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8007528:	2b02      	cmp	r3, #2
 800752a:	d021      	beq.n	8007570 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 800752c:	e028      	b.n	8007580 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;     
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2200      	movs	r2, #0
 8007532:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	220a      	movs	r2, #10
 8007540:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	3363      	adds	r3, #99	; 0x63
 8007548:	2210      	movs	r2, #16
 800754a:	2100      	movs	r1, #0
 800754c:	4618      	mov	r0, r3
 800754e:	f007 f8a6 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY; 
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2202      	movs	r2, #2
 8007566:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY; 
 800756a:	2301      	movs	r3, #1
 800756c:	73fb      	strb	r3, [r7, #15]
    break;
 800756e:	e007      	b.n	8007580 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007570:	78fb      	ldrb	r3, [r7, #3]
 8007572:	4619      	mov	r1, r3
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff fd83 	bl	8007080 <USBH_MSC_BOT_Process>
 800757a:	4603      	mov	r3, r0
 800757c:	73fb      	strb	r3, [r7, #15]
    break;
 800757e:	bf00      	nop
  }
  
  return error;
 8007580:	7bfb      	ldrb	r3, [r7, #15]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3710      	adds	r7, #16
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost, 
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b086      	sub	sp, #24
 800758e:	af00      	add	r7, sp, #0
 8007590:	60f8      	str	r0, [r7, #12]
 8007592:	460b      	mov	r3, r1
 8007594:	607a      	str	r2, [r7, #4]
 8007596:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8007598:	2301      	movs	r3, #1
 800759a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d002      	beq.n	80075b6 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d027      	beq.n	8007604 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
    }
    break;
    
  default:
    break;
 80075b4:	e060      	b.n	8007678 <USBH_MSC_SCSI_ReadCapacity+0xee>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2208      	movs	r2, #8
 80075ba:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	2280      	movs	r2, #128	; 0x80
 80075c0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	220a      	movs	r2, #10
 80075c8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	3363      	adds	r3, #99	; 0x63
 80075d0:	2210      	movs	r2, #16
 80075d2:	2100      	movs	r1, #0
 80075d4:	4618      	mov	r0, r3
 80075d6:	f007 f862 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10; 
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2225      	movs	r2, #37	; 0x25
 80075de:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	f103 0210 	add.w	r2, r3, #16
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 80075fe:	2301      	movs	r3, #1
 8007600:	75fb      	strb	r3, [r7, #23]
    break;
 8007602:	e039      	b.n	8007678 <USBH_MSC_SCSI_ReadCapacity+0xee>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007604:	7afb      	ldrb	r3, [r7, #11]
 8007606:	4619      	mov	r1, r3
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f7ff fd39 	bl	8007080 <USBH_MSC_BOT_Process>
 800760e:	4603      	mov	r3, r0
 8007610:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 8007612:	7dfb      	ldrb	r3, [r7, #23]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d12e      	bne.n	8007676 <USBH_MSC_SCSI_ReadCapacity+0xec>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800761e:	3303      	adds	r3, #3
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800762a:	3302      	adds	r3, #2
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	021b      	lsls	r3, r3, #8
 8007630:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007638:	3301      	adds	r3, #1
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 800763e:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	061b      	lsls	r3, r3, #24
 800764a:	4313      	orrs	r3, r2
 800764c:	461a      	mov	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	601a      	str	r2, [r3, #0]
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007658:	3307      	adds	r3, #7
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	b21a      	sxth	r2, r3
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007664:	3306      	adds	r3, #6
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	021b      	lsls	r3, r3, #8
 800766a:	b21b      	sxth	r3, r3
 800766c:	4313      	orrs	r3, r2
 800766e:	b21b      	sxth	r3, r3
 8007670:	b29a      	uxth	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	809a      	strh	r2, [r3, #4]
    break;
 8007676:	bf00      	nop
  }
  
  return error;
 8007678:	7dfb      	ldrb	r3, [r7, #23]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBH_MSC_SCSI_Inquiry>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_StdInquiryDataTypeDef *inquiry)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b086      	sub	sp, #24
 8007686:	af00      	add	r7, sp, #0
 8007688:	60f8      	str	r0, [r7, #12]
 800768a:	460b      	mov	r3, r1
 800768c:	607a      	str	r2, [r7, #4]
 800768e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8007690:	2302      	movs	r3, #2
 8007692:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	613b      	str	r3, [r7, #16]
  switch(MSC_Handle->hbot.cmd_state)
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d002      	beq.n	80076ae <USBH_MSC_SCSI_Inquiry+0x2c>
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d03d      	beq.n	8007728 <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
    }
    break;
    
  default:
    break;
 80076ac:	e086      	b.n	80077bc <USBH_MSC_SCSI_Inquiry+0x13a>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	2224      	movs	r2, #36	; 0x24
 80076b2:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	2280      	movs	r2, #128	; 0x80
 80076b8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	220a      	movs	r2, #10
 80076c0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	3363      	adds	r3, #99	; 0x63
 80076c8:	220a      	movs	r2, #10
 80076ca:	2100      	movs	r1, #0
 80076cc:	4618      	mov	r0, r3
 80076ce:	f006 ffe6 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY; 
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	2212      	movs	r2, #18
 80076d6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);    
 80076da:	7afb      	ldrb	r3, [r7, #11]
 80076dc:	015b      	lsls	r3, r3, #5
 80076de:	b2da      	uxtb	r2, r3
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0;    
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0;    
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24;    
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	2224      	movs	r2, #36	; 0x24
 80076fa:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;    
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	2201      	movs	r2, #1
 800770a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	f103 0210 	add.w	r2, r3, #16
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007722:	2301      	movs	r3, #1
 8007724:	75fb      	strb	r3, [r7, #23]
    break;
 8007726:	e049      	b.n	80077bc <USBH_MSC_SCSI_Inquiry+0x13a>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007728:	7afb      	ldrb	r3, [r7, #11]
 800772a:	4619      	mov	r1, r3
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f7ff fca7 	bl	8007080 <USBH_MSC_BOT_Process>
 8007732:	4603      	mov	r3, r0
 8007734:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 8007736:	7dfb      	ldrb	r3, [r7, #23]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d13e      	bne.n	80077ba <USBH_MSC_SCSI_Inquiry+0x138>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800773c:	2222      	movs	r2, #34	; 0x22
 800773e:	2100      	movs	r1, #0
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f006 ffac 	bl	800e69e <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1F;
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f003 031f 	and.w	r3, r3, #31
 8007752:	b2da      	uxtb	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5;  
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	095b      	lsrs	r3, r3, #5
 8007762:	b2da      	uxtb	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	701a      	strb	r2, [r3, #0]
      inquiry->RemovableMedia = (MSC_Handle->hbot.pbuf[1] & 0x80)== 0x80;
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800776e:	3301      	adds	r3, #1
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b25b      	sxtb	r3, r3
 8007774:	b2db      	uxtb	r3, r3
 8007776:	09db      	lsrs	r3, r3, #7
 8007778:	b2db      	uxtb	r3, r3
 800777a:	461a      	mov	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	1cd8      	adds	r0, r3, #3
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800778a:	3308      	adds	r3, #8
 800778c:	2208      	movs	r2, #8
 800778e:	4619      	mov	r1, r3
 8007790:	f006 ff7a 	bl	800e688 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f103 000c 	add.w	r0, r3, #12
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077a0:	3310      	adds	r3, #16
 80077a2:	2210      	movs	r2, #16
 80077a4:	4619      	mov	r1, r3
 80077a6:	f006 ff6f 	bl	800e688 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	331d      	adds	r3, #29
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80077b4:	3220      	adds	r2, #32
 80077b6:	6812      	ldr	r2, [r2, #0]
 80077b8:	601a      	str	r2, [r3, #0]
    break;
 80077ba:	bf00      	nop
  }
  
  return error;
 80077bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_SenseTypeDef *sense_data)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b086      	sub	sp, #24
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	60f8      	str	r0, [r7, #12]
 80077ce:	460b      	mov	r3, r1
 80077d0:	607a      	str	r2, [r7, #4]
 80077d2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80077d4:	2302      	movs	r3, #2
 80077d6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d002      	beq.n	80077f2 <USBH_MSC_SCSI_RequestSense+0x2c>
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d03d      	beq.n	800786c <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;
    
  default:
    break;
 80077f0:	e05d      	b.n	80078ae <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	220e      	movs	r2, #14
 80077f6:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	2280      	movs	r2, #128	; 0x80
 80077fc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	220a      	movs	r2, #10
 8007804:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	3363      	adds	r3, #99	; 0x63
 800780c:	2210      	movs	r2, #16
 800780e:	2100      	movs	r1, #0
 8007810:	4618      	mov	r0, r3
 8007812:	f006 ff44 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE; 
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	2203      	movs	r2, #3
 800781a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5); 
 800781e:	7afb      	ldrb	r3, [r7, #11]
 8007820:	015b      	lsls	r3, r3, #5
 8007822:	b2da      	uxtb	r2, r3
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0; 
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0; 
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	220e      	movs	r2, #14
 800783e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;       
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	2202      	movs	r2, #2
 8007856:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	f103 0210 	add.w	r2, r3, #16
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007866:	2301      	movs	r3, #1
 8007868:	75fb      	strb	r3, [r7, #23]
    break;
 800786a:	e020      	b.n	80078ae <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800786c:	7afb      	ldrb	r3, [r7, #11]
 800786e:	4619      	mov	r1, r3
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	f7ff fc05 	bl	8007080 <USBH_MSC_BOT_Process>
 8007876:	4603      	mov	r3, r0
 8007878:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800787a:	7dfb      	ldrb	r3, [r7, #23]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d115      	bne.n	80078ac <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0F;  
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007886:	3302      	adds	r3, #2
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	f003 030f 	and.w	r3, r3, #15
 800788e:	b2da      	uxtb	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800789a:	7b1a      	ldrb	r2, [r3, #12]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078a6:	7b5a      	ldrb	r2, [r3, #13]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	709a      	strb	r2, [r3, #2]
    break;
 80078ac:	bf00      	nop
  }
  
  return error;
 80078ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3718      	adds	r7, #24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	607a      	str	r2, [r7, #4]
 80078c2:	603b      	str	r3, [r7, #0]
 80078c4:	460b      	mov	r3, r1
 80078c6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80078c8:	2302      	movs	r3, #2
 80078ca:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d002      	beq.n	80078e6 <USBH_MSC_SCSI_Write+0x2e>
 80078e0:	2b02      	cmp	r3, #2
 80078e2:	d042      	beq.n	800796a <USBH_MSC_SCSI_Write+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 80078e4:	e049      	b.n	800797a <USBH_MSC_SCSI_Write+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	025a      	lsls	r2, r3, #9
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	220a      	movs	r2, #10
 80078fa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	3363      	adds	r3, #99	; 0x63
 8007902:	2210      	movs	r2, #16
 8007904:	2100      	movs	r1, #0
 8007906:	4618      	mov	r0, r3
 8007908:	f006 fec9 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10; 
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	222a      	movs	r2, #42	; 0x2a
 8007910:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 8007914:	79fa      	ldrb	r2, [r7, #7]
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 800791c:	79ba      	ldrb	r2, [r7, #6]
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 8007924:	797a      	ldrb	r2, [r7, #5]
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 800792c:	1d3b      	adds	r3, r7, #4
 800792e:	781a      	ldrb	r2, [r3, #0]
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8007936:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 8007940:	f107 0320 	add.w	r3, r7, #32
 8007944:	781a      	ldrb	r2, [r3, #0]
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	2202      	movs	r2, #2
 8007958:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007964:	2301      	movs	r3, #1
 8007966:	75fb      	strb	r3, [r7, #23]
    break;
 8007968:	e007      	b.n	800797a <USBH_MSC_SCSI_Write+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 800796a:	7afb      	ldrb	r3, [r7, #11]
 800796c:	4619      	mov	r1, r3
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f7ff fb86 	bl	8007080 <USBH_MSC_BOT_Process>
 8007974:	4603      	mov	r3, r0
 8007976:	75fb      	strb	r3, [r7, #23]
    break;
 8007978:	bf00      	nop
  }
  
  return error;
 800797a:	7dfb      	ldrb	r3, [r7, #23]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3718      	adds	r7, #24
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	607a      	str	r2, [r7, #4]
 800798e:	603b      	str	r3, [r7, #0]
 8007990:	460b      	mov	r3, r1
 8007992:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8007994:	2302      	movs	r3, #2
 8007996:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800799e:	69db      	ldr	r3, [r3, #28]
 80079a0:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d002      	beq.n	80079b2 <USBH_MSC_SCSI_Read+0x2e>
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d042      	beq.n	8007a36 <USBH_MSC_SCSI_Read+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 80079b0:	e049      	b.n	8007a46 <USBH_MSC_SCSI_Read+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	025a      	lsls	r2, r3, #9
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	2280      	movs	r2, #128	; 0x80
 80079be:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	220a      	movs	r2, #10
 80079c6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	3363      	adds	r3, #99	; 0x63
 80079ce:	2210      	movs	r2, #16
 80079d0:	2100      	movs	r1, #0
 80079d2:	4618      	mov	r0, r3
 80079d4:	f006 fe63 	bl	800e69e <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10; 
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	2228      	movs	r2, #40	; 0x28
 80079dc:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 80079e0:	79fa      	ldrb	r2, [r7, #7]
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 80079e8:	79ba      	ldrb	r2, [r7, #6]
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 80079f0:	797a      	ldrb	r2, [r7, #5]
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 80079f8:	1d3b      	adds	r3, r7, #4
 80079fa:	781a      	ldrb	r2, [r3, #0]
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8007a02:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 8007a0c:	f107 0320 	add.w	r3, r7, #32
 8007a10:	781a      	ldrb	r2, [r3, #0]
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	2202      	movs	r2, #2
 8007a24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	683a      	ldr	r2, [r7, #0]
 8007a2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007a30:	2301      	movs	r3, #1
 8007a32:	75fb      	strb	r3, [r7, #23]
    break;
 8007a34:	e007      	b.n	8007a46 <USBH_MSC_SCSI_Read+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007a36:	7afb      	ldrb	r3, [r7, #11]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	68f8      	ldr	r0, [r7, #12]
 8007a3c:	f7ff fb20 	bl	8007080 <USBH_MSC_BOT_Process>
 8007a40:	4603      	mov	r3, r0
 8007a42:	75fb      	strb	r3, [r7, #23]
    break;
 8007a44:	bf00      	nop
  }
  
  return error;
 8007a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3718      	adds	r7, #24
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t ), uint8_t id)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL; 
 8007a64:	2302      	movs	r3, #2
 8007a66:	e019      	b.n	8007a9c <USBH_Init+0x4c>
  }
  
  /* Set DRiver ID */
  phost->id = id;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	79fa      	ldrb	r2, [r7, #7]
 8007a6c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  
  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
  phost->ClassNumber = 0;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  
  /* Restore default states and prepare EP0 */ 
  DeInitStateMachine(phost);
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f000 f80f 	bl	8007aa4 <DeInitStateMachine>
  
  /* Assign User process */
  if(pUsrFunc != NULL)
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d003      	beq.n	8007a94 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
#endif  
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif  
  
  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f006 f8d9 	bl	800dc4c <USBH_LL_Init>
  return USBH_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007ab0:	e009      	b.n	8007ac6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0;
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	33de      	adds	r3, #222	; 0xde
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	2200      	movs	r2, #0
 8007abe:	605a      	str	r2, [r3, #4]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2b0e      	cmp	r3, #14
 8007aca:	d9f2      	bls.n	8007ab2 <DeInitStateMachine+0xe>
  }
  
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8007acc:	2300      	movs	r3, #0
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	e009      	b.n	8007ae6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0;
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007adc:	2200      	movs	r2, #0
 8007ade:	701a      	strb	r2, [r3, #0]
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	60fb      	str	r3, [r7, #12]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007aec:	d3f1      	bcc.n	8007ad2 <DeInitStateMachine+0x2e>
  }
  
  phost->gState = HOST_IDLE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0;  
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  
  phost->Control.state = CTRL_SETUP;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;  
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2240      	movs	r2, #64	; 0x40
 8007b12:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	765a      	strb	r2, [r3, #25]
  
  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  
  return USBH_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	73fb      	strb	r3, [r7, #15]
  
  if(pclass != 0)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d016      	beq.n	8007b7a <USBH_RegisterClass+0x42>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10e      	bne.n	8007b74 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007b5c:	1c59      	adds	r1, r3, #1
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	f8c2 1378 	str.w	r1, [r2, #888]	; 0x378
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	33dc      	adds	r3, #220	; 0xdc
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	73fb      	strb	r3, [r7, #15]
 8007b72:	e004      	b.n	8007b7e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL; 
 8007b74:	2302      	movs	r3, #2
 8007b76:	73fb      	strb	r3, [r7, #15]
 8007b78:	e001      	b.n	8007b7e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL; 
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8007b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b085      	sub	sp, #20
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	460b      	mov	r3, r1
 8007b96:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	73fb      	strb	r3, [r7, #15]
  
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007ba2:	78fa      	ldrb	r2, [r7, #3]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d204      	bcs.n	8007bb2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	78fa      	ldrb	r2, [r7, #3]
 8007bac:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 8007bb0:	e001      	b.n	8007bb6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );                 
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL; 
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	73fb      	strb	r3, [r7, #15]
  }
  return status;  
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3714      	adds	r7, #20
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b087      	sub	sp, #28
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	4608      	mov	r0, r1
 8007bce:	4611      	mov	r1, r2
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	70fb      	strb	r3, [r7, #3]
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	70bb      	strb	r3, [r7, #2]
 8007bda:	4613      	mov	r3, r2
 8007bdc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  int8_t                        if_ix = 0;
 8007bde:	2300      	movs	r3, #0
 8007be0:	75fb      	strb	r3, [r7, #23]
  
  pif = (USBH_InterfaceDescTypeDef *)0;
 8007be2:	2300      	movs	r3, #0
 8007be4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;  
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f203 3332 	addw	r3, r3, #818	; 0x332
 8007bec:	60fb      	str	r3, [r7, #12]
  
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007bee:	e029      	b.n	8007c44 <USBH_FindInterface+0x80>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007bf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007bf4:	221a      	movs	r2, #26
 8007bf6:	fb02 f303 	mul.w	r3, r2, r3
 8007bfa:	3308      	adds	r3, #8
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	4413      	add	r3, r2
 8007c00:	3302      	adds	r3, #2
 8007c02:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	795b      	ldrb	r3, [r3, #5]
 8007c08:	78fa      	ldrb	r2, [r7, #3]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d002      	beq.n	8007c14 <USBH_FindInterface+0x50>
 8007c0e:	78fb      	ldrb	r3, [r7, #3]
 8007c10:	2bff      	cmp	r3, #255	; 0xff
 8007c12:	d111      	bne.n	8007c38 <USBH_FindInterface+0x74>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8007c18:	78ba      	ldrb	r2, [r7, #2]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d002      	beq.n	8007c24 <USBH_FindInterface+0x60>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007c1e:	78bb      	ldrb	r3, [r7, #2]
 8007c20:	2bff      	cmp	r3, #255	; 0xff
 8007c22:	d109      	bne.n	8007c38 <USBH_FindInterface+0x74>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007c28:	787a      	ldrb	r2, [r7, #1]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d002      	beq.n	8007c34 <USBH_FindInterface+0x70>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8007c2e:	787b      	ldrb	r3, [r7, #1]
 8007c30:	2bff      	cmp	r3, #255	; 0xff
 8007c32:	d101      	bne.n	8007c38 <USBH_FindInterface+0x74>
    {
      return  if_ix;
 8007c34:	7dfb      	ldrb	r3, [r7, #23]
 8007c36:	e00a      	b.n	8007c4e <USBH_FindInterface+0x8a>
    }
    if_ix++;
 8007c38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	3301      	adds	r3, #1
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007c44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	ddd1      	ble.n	8007bf0 <USBH_FindInterface+0x2c>
  }
  return 0xFF;
 8007c4c:	23ff      	movs	r3, #255	; 0xff
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	371c      	adds	r7, #28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b082      	sub	sp, #8
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f006 f832 	bl	800dccc <USBH_LL_Start>
  
  /* Activate VBUS on the port */ 
  USBH_LL_DriverVBUS (phost, TRUE);
 8007c68:	2101      	movs	r1, #1
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f006 f9d5 	bl	800e01a <USBH_LL_DriverVBUS>
  
  return USBH_OK;  
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
	...

08007c7c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b088      	sub	sp, #32
 8007c80:	af04      	add	r7, sp, #16
 8007c82:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007c84:	2302      	movs	r3, #2
 8007c86:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->gState)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b0a      	cmp	r3, #10
 8007c94:	f200 8128 	bhi.w	8007ee8 <USBH_Process+0x26c>
 8007c98:	a201      	add	r2, pc, #4	; (adr r2, 8007ca0 <USBH_Process+0x24>)
 8007c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c9e:	bf00      	nop
 8007ca0:	08007ccd 	.word	0x08007ccd
 8007ca4:	08007ee9 	.word	0x08007ee9
 8007ca8:	08007cef 	.word	0x08007cef
 8007cac:	08007ec3 	.word	0x08007ec3
 8007cb0:	08007ee9 	.word	0x08007ee9
 8007cb4:	08007d7d 	.word	0x08007d7d
 8007cb8:	08007e79 	.word	0x08007e79
 8007cbc:	08007dad 	.word	0x08007dad
 8007cc0:	08007dcd 	.word	0x08007dcd
 8007cc4:	08007ded 	.word	0x08007ded
 8007cc8:	08007eab 	.word	0x08007eab
  {
  case HOST_IDLE :
    
    if (phost->device.is_connected)  
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f000 8109 	beq.w	8007eec <USBH_Process+0x270>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT; 
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200); 
 8007ce0:	20c8      	movs	r0, #200	; 0xc8
 8007ce2:	f006 fa17 	bl	800e114 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f006 f87a 	bl	800dde0 <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif
    }
    break;
 8007cec:	e0fe      	b.n	8007eec <USBH_Process+0x270>
  case HOST_DEV_ATTACHED :
    
    USBH_UsrLog("USB Device Attached");  
      
    /* Wait for 100 ms after Reset */
    USBH_Delay(100); 
 8007cee:	2064      	movs	r0, #100	; 0x64
 8007cf0:	f006 fa10 	bl	800e114 <USBH_Delay>
          
    phost->device.speed = USBH_LL_GetSpeed(phost);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f006 f84d 	bl	800dd94 <USBH_LL_GetSpeed>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    
    phost->gState = HOST_ENUMERATION;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2205      	movs	r2, #5
 8007d08:	701a      	strb	r2, [r3, #0]
    
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00);
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fff4 	bl	8008cfa <USBH_AllocPipe>
 8007d12:	4603      	mov	r3, r0
 8007d14:	461a      	mov	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80);    
 8007d1a:	2180      	movs	r1, #128	; 0x80
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 ffec 	bl	8008cfa <USBH_AllocPipe>
 8007d22:	4603      	mov	r3, r0
 8007d24:	461a      	mov	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	711a      	strb	r2, [r3, #4]
    
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	7919      	ldrb	r1, [r3, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size); 
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007d3e:	b292      	uxth	r2, r2
 8007d40:	9202      	str	r2, [sp, #8]
 8007d42:	2200      	movs	r2, #0
 8007d44:	9201      	str	r2, [sp, #4]
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2280      	movs	r2, #128	; 0x80
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 ffa5 	bl	8008c9c <USBH_OpenPipe>
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	7959      	ldrb	r1, [r3, #5]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size);
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007d66:	b292      	uxth	r2, r2
 8007d68:	9202      	str	r2, [sp, #8]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	9201      	str	r2, [sp, #4]
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	4603      	mov	r3, r0
 8007d72:	2200      	movs	r2, #0
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 ff91 	bl	8008c9c <USBH_OpenPipe>
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif    
    
    break;
 8007d7a:	e0c6      	b.n	8007f0a <USBH_Process+0x28e>
    
  case HOST_ENUMERATION:     
    /* Check for enumeration status */  
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 f8c9 	bl	8007f14 <USBH_HandleEnum>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f040 80b3 	bne.w	8007ef0 <USBH_Process+0x274>
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
      if(phost->device.DevDesc.bNumConfigurations == 1)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d103      	bne.n	8007da4 <USBH_Process+0x128>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;        
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2208      	movs	r2, #8
 8007da0:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT; 
      }
          
    }
    break;
 8007da2:	e0a5      	b.n	8007ef0 <USBH_Process+0x274>
        phost->gState  = HOST_INPUT; 
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2207      	movs	r2, #7
 8007da8:	701a      	strb	r2, [r3, #0]
    break;
 8007daa:	e0a1      	b.n	8007ef0 <USBH_Process+0x274>
    
  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 809e 	beq.w	8007ef4 <USBH_Process+0x278>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2208      	movs	r2, #8
 8007dc8:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif         
      }
    }
    break;
 8007dca:	e093      	b.n	8007ef4 <USBH_Process+0x278>
    
  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fb12 	bl	8008400 <USBH_SetCfg>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f040 808a 	bne.w	8007ef8 <USBH_Process+0x27c>
    {
      phost->gState  = HOST_CHECK_CLASS;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2209      	movs	r2, #9
 8007de8:	701a      	strb	r2, [r3, #0]
      USBH_UsrLog ("Default configuration set.");
      
    }      
    
    break;
 8007dea:	e085      	b.n	8007ef8 <USBH_Process+0x27c>
    
  case HOST_CHECK_CLASS:
    
    if(phost->ClassNumber == 0)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f000 8082 	beq.w	8007efc <USBH_Process+0x280>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 8007e00:	2300      	movs	r3, #0
 8007e02:	73fb      	strb	r3, [r7, #15]
 8007e04:	e015      	b.n	8007e32 <USBH_Process+0x1b6>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007e06:	7bfa      	ldrb	r2, [r7, #15]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	32dc      	adds	r2, #220	; 0xdc
 8007e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e10:	791a      	ldrb	r2, [r3, #4]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 3341 	ldrb.w	r3, [r3, #833]	; 0x341
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d107      	bne.n	8007e2c <USBH_Process+0x1b0>
        {
          phost->pActiveClass = phost->pClass[idx];
 8007e1c:	7bfa      	ldrb	r2, [r7, #15]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	32dc      	adds	r2, #220	; 0xdc
 8007e22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	73fb      	strb	r3, [r7, #15]
 8007e32:	7bfb      	ldrb	r3, [r7, #15]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d0e6      	beq.n	8007e06 <USBH_Process+0x18a>
        }
      }
      
      if(phost->pActiveClass != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d016      	beq.n	8007e70 <USBH_Process+0x1f4>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	4798      	blx	r3
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d109      	bne.n	8007e68 <USBH_Process+0x1ec>
        {
          phost->gState  = HOST_CLASS_REQUEST; 
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2206      	movs	r2, #6
 8007e58:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);
          
          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);   
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e60:	2103      	movs	r1, #3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	4798      	blx	r3
    }
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif 
    break;    
 8007e66:	e049      	b.n	8007efc <USBH_Process+0x280>
          phost->gState  = HOST_ABORT_STATE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	220c      	movs	r2, #12
 8007e6c:	701a      	strb	r2, [r3, #0]
    break;    
 8007e6e:	e045      	b.n	8007efc <USBH_Process+0x280>
        phost->gState  = HOST_ABORT_STATE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	220c      	movs	r2, #12
 8007e74:	701a      	strb	r2, [r3, #0]
    break;    
 8007e76:	e041      	b.n	8007efc <USBH_Process+0x280>
    
  case HOST_CLASS_REQUEST:  
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00f      	beq.n	8007ea2 <USBH_Process+0x226>
    {
      status = phost->pActiveClass->Requests(phost);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	4798      	blx	r3
 8007e8e:	4603      	mov	r3, r0
 8007e90:	73bb      	strb	r3, [r7, #14]
      
      if(status == USBH_OK)
 8007e92:	7bbb      	ldrb	r3, [r7, #14]
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d132      	bne.n	8007f00 <USBH_Process+0x284>
      {
        phost->gState  = HOST_CLASS;        
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	220a      	movs	r2, #10
 8007e9e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    
    break;    
 8007ea0:	e02e      	b.n	8007f00 <USBH_Process+0x284>
      phost->gState  = HOST_ABORT_STATE;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	220c      	movs	r2, #12
 8007ea6:	701a      	strb	r2, [r3, #0]
    break;    
 8007ea8:	e02a      	b.n	8007f00 <USBH_Process+0x284>
  case HOST_CLASS:   
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d027      	beq.n	8007f04 <USBH_Process+0x288>
    { 
      phost->pActiveClass->BgndProcess(phost);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007eba:	695b      	ldr	r3, [r3, #20]
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	4798      	blx	r3
    }
    break;       
 8007ec0:	e020      	b.n	8007f04 <USBH_Process+0x288>

  case HOST_DEV_DISCONNECTED :
    
    DeInitStateMachine(phost);  
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f7ff fdee 	bl	8007aa4 <DeInitStateMachine>
    
    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d01a      	beq.n	8007f08 <USBH_Process+0x28c>
    {
      phost->pActiveClass->DeInit(phost); 
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
    }     
    break;
 8007ee6:	e00f      	b.n	8007f08 <USBH_Process+0x28c>
    
  case HOST_ABORT_STATE:
  default :
    break;
 8007ee8:	bf00      	nop
 8007eea:	e00e      	b.n	8007f0a <USBH_Process+0x28e>
    break;
 8007eec:	bf00      	nop
 8007eee:	e00c      	b.n	8007f0a <USBH_Process+0x28e>
    break;
 8007ef0:	bf00      	nop
 8007ef2:	e00a      	b.n	8007f0a <USBH_Process+0x28e>
    break;
 8007ef4:	bf00      	nop
 8007ef6:	e008      	b.n	8007f0a <USBH_Process+0x28e>
    break;
 8007ef8:	bf00      	nop
 8007efa:	e006      	b.n	8007f0a <USBH_Process+0x28e>
    break;    
 8007efc:	bf00      	nop
 8007efe:	e004      	b.n	8007f0a <USBH_Process+0x28e>
    break;    
 8007f00:	bf00      	nop
 8007f02:	e002      	b.n	8007f0a <USBH_Process+0x28e>
    break;       
 8007f04:	bf00      	nop
 8007f06:	e000      	b.n	8007f0a <USBH_Process+0x28e>
    break;
 8007f08:	bf00      	nop
  }
 return USBH_OK;  
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b088      	sub	sp, #32
 8007f18:	af04      	add	r7, sp, #16
 8007f1a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;  
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->EnumState)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	785b      	ldrb	r3, [r3, #1]
 8007f24:	2b07      	cmp	r3, #7
 8007f26:	f200 80f8 	bhi.w	800811a <USBH_HandleEnum+0x206>
 8007f2a:	a201      	add	r2, pc, #4	; (adr r2, 8007f30 <USBH_HandleEnum+0x1c>)
 8007f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f30:	08007f51 	.word	0x08007f51
 8007f34:	08007fc3 	.word	0x08007fc3
 8007f38:	08007fdb 	.word	0x08007fdb
 8007f3c:	08008051 	.word	0x08008051
 8007f40:	08008067 	.word	0x08008067
 8007f44:	08008083 	.word	0x08008083
 8007f48:	080080b7 	.word	0x080080b7
 8007f4c:	080080eb 	.word	0x080080eb
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8) == USBH_OK)
 8007f50:	2108      	movs	r1, #8
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f984 	bl	8008260 <USBH_Get_DevDesc>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f040 80df 	bne.w	800811e <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 2327 	ldrb.w	r2, [r3, #807]	; 0x327
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	7919      	ldrb	r1, [r3, #4]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007f84:	b292      	uxth	r2, r2
 8007f86:	9202      	str	r2, [sp, #8]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	9201      	str	r2, [sp, #4]
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2280      	movs	r2, #128	; 0x80
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fe82 	bl	8008c9c <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	7959      	ldrb	r1, [r3, #5]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);           
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007fac:	b292      	uxth	r2, r2
 8007fae:	9202      	str	r2, [sp, #8]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	9201      	str	r2, [sp, #4]
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2200      	movs	r2, #0
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 fe6e 	bl	8008c9c <USBH_OpenPipe>
      
    }
    break;
 8007fc0:	e0ad      	b.n	800811e <USBH_HandleEnum+0x20a>
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8007fc2:	2112      	movs	r1, #18
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f94b 	bl	8008260 <USBH_Get_DevDesc>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f040 80a8 	bne.w	8008122 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );  
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );  
      
      phost->EnumState = ENUM_SET_ADDR;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	705a      	strb	r2, [r3, #1]
       
    }
    break;
 8007fd8:	e0a3      	b.n	8008122 <USBH_HandleEnum+0x20e>
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8007fda:	2101      	movs	r1, #1
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f9eb 	bl	80083b8 <USBH_SetAddress>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f040 809e 	bne.w	8008126 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2);
 8007fea:	2002      	movs	r0, #2
 8007fec:	f006 f892 	bl	800e114 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
      
      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2203      	movs	r2, #3
 8007ffc:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	7919      	ldrb	r1, [r3, #4]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8008012:	b292      	uxth	r2, r2
 8008014:	9202      	str	r2, [sp, #8]
 8008016:	2200      	movs	r2, #0
 8008018:	9201      	str	r2, [sp, #4]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	4603      	mov	r3, r0
 800801e:	2280      	movs	r2, #128	; 0x80
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f000 fe3b 	bl	8008c9c <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	7959      	ldrb	r1, [r3, #5]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);        
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800803a:	b292      	uxth	r2, r2
 800803c:	9202      	str	r2, [sp, #8]
 800803e:	2200      	movs	r2, #0
 8008040:	9201      	str	r2, [sp, #4]
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	4603      	mov	r3, r0
 8008046:	2200      	movs	r2, #0
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fe27 	bl	8008c9c <USBH_OpenPipe>
    }
    break;
 800804e:	e06a      	b.n	8008126 <USBH_HandleEnum+0x212>
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost, 
 8008050:	2109      	movs	r1, #9
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f92c 	bl	80082b0 <USBH_Get_CfgDesc>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d165      	bne.n	800812a <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;        
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2204      	movs	r2, #4
 8008062:	705a      	strb	r2, [r3, #1]
    }
    break;
 8008064:	e061      	b.n	800812a <USBH_HandleEnum+0x216>
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost, 
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8b3 3334 	ldrh.w	r3, [r3, #820]	; 0x334
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 f91e 	bl	80082b0 <USBH_Get_CfgDesc>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d159      	bne.n	800812e <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;       
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2205      	movs	r2, #5
 800807e:	705a      	strb	r2, [r3, #1]
    }
    break;
 8008080:	e055      	b.n	800812e <USBH_HandleEnum+0x21a>
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device.DevDesc.iManufacturer != 0)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f893 332e 	ldrb.w	r3, [r3, #814]	; 0x32e
 8008088:	2b00      	cmp	r3, #0
 800808a:	d010      	beq.n	80080ae <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(phost,
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 132e 	ldrb.w	r1, [r3, #814]	; 0x32e
                               phost->device.DevDesc.iManufacturer, 
                                phost->device.Data , 
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8008098:	23ff      	movs	r3, #255	; 0xff
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f92c 	bl	80082f8 <USBH_Get_StringDesc>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d145      	bne.n	8008132 <USBH_HandleEnum+0x21e>
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2206      	movs	r2, #6
 80080aa:	705a      	strb	r2, [r3, #1]
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    break;
 80080ac:	e041      	b.n	8008132 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2206      	movs	r2, #6
 80080b2:	705a      	strb	r2, [r3, #1]
    break;
 80080b4:	e03d      	b.n	8008132 <USBH_HandleEnum+0x21e>
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device.DevDesc.iProduct != 0)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f893 332f 	ldrb.w	r3, [r3, #815]	; 0x32f
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d010      	beq.n	80080e2 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 132f 	ldrb.w	r1, [r3, #815]	; 0x32f
                               phost->device.DevDesc.iProduct, 
                               phost->device.Data, 
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80080cc:	23ff      	movs	r3, #255	; 0xff
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 f912 	bl	80082f8 <USBH_Get_StringDesc>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d12d      	bne.n	8008136 <USBH_HandleEnum+0x222>
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;        
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2207      	movs	r2, #7
 80080de:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    } 
    break;
 80080e0:	e029      	b.n	8008136 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2207      	movs	r2, #7
 80080e6:	705a      	strb	r2, [r3, #1]
    break;
 80080e8:	e025      	b.n	8008136 <USBH_HandleEnum+0x222>
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device.DevDesc.iSerialNumber != 0)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00f      	beq.n	8008114 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(phost,
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iSerialNumber, 
                               phost->device.Data, 
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8008100:	23ff      	movs	r3, #255	; 0xff
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f8f8 	bl	80082f8 <USBH_Get_StringDesc>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d115      	bne.n	800813a <USBH_HandleEnum+0x226>
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)phost->device.Data);
        Status = USBH_OK;
 800810e:	2300      	movs	r3, #0
 8008110:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    }  
    break;
 8008112:	e012      	b.n	800813a <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8008114:	2300      	movs	r3, #0
 8008116:	73fb      	strb	r3, [r7, #15]
    break;
 8008118:	e00f      	b.n	800813a <USBH_HandleEnum+0x226>
    
  default:
    break;
 800811a:	bf00      	nop
 800811c:	e00e      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 800811e:	bf00      	nop
 8008120:	e00c      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 8008122:	bf00      	nop
 8008124:	e00a      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 8008126:	bf00      	nop
 8008128:	e008      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 800812a:	bf00      	nop
 800812c:	e006      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 800812e:	bf00      	nop
 8008130:	e004      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 8008132:	bf00      	nop
 8008134:	e002      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 8008136:	bf00      	nop
 8008138:	e000      	b.n	800813c <USBH_HandleEnum+0x228>
    break;
 800813a:	bf00      	nop
  }  
  return Status;
 800813c:	7bfb      	ldrb	r3, [r7, #15]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop

08008148 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
}
 800815a:	bf00      	nop
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008174:	1c5a      	adds	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  USBH_HandleSof(phost);
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 f804 	bl	800818a <USBH_HandleSof>
}
 8008182:	bf00      	nop
 8008184:	3708      	adds	r7, #8
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800818a:	b580      	push	{r7, lr}
 800818c:	b082      	sub	sp, #8
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b0a      	cmp	r3, #10
 800819a:	d10a      	bne.n	80081b2 <USBH_HandleSof+0x28>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d005      	beq.n	80081b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80081ac:	699b      	ldr	r3, [r3, #24]
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	4798      	blx	r3
  }
}
 80081b2:	bf00      	nop
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect  (USBH_HandleTypeDef *phost)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10f      	bne.n	80081ec <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
    
    if(phost->pUser != NULL)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00e      	beq.n	80081fc <USBH_LL_Connect+0x42>
    {    
      phost->pUser(phost, HOST_USER_CONNECTION);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80081e4:	2104      	movs	r1, #4
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	4798      	blx	r3
 80081ea:	e007      	b.n	80081fc <USBH_LL_Connect+0x42>
    }
  } 
  else if(phost->gState == HOST_DEV_WAIT_FOR_ATTACHMENT )
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d102      	bne.n	80081fc <USBH_LL_Connect+0x42>
  {
    phost->gState = HOST_DEV_ATTACHED ;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2202      	movs	r2, #2
 80081fa:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b082      	sub	sp, #8
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  /*Stop Host */ 
  USBH_LL_Stop(phost);  
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f005 fd8e 	bl	800dd30 <USBH_LL_Stop>
  
  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	791b      	ldrb	r3, [r3, #4]
 8008218:	4619      	mov	r1, r3
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fd8d 	bl	8008d3a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);  
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	795b      	ldrb	r3, [r3, #5]
 8008224:	4619      	mov	r1, r3
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fd87 	bl	8008d3a <USBH_FreePipe>
   
  phost->device.is_connected = 0; 
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
   
  if(phost->pUser != NULL)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800823a:	2b00      	cmp	r3, #0
 800823c:	d005      	beq.n	800824a <USBH_LL_Disconnect+0x44>
  {    
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008244:	2105      	movs	r1, #5
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected"); 
  
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f005 fd3e 	bl	800dccc <USBH_LL_Start>
  
  phost->gState = HOST_DEV_DISCONNECTED;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2203      	movs	r2, #3
 8008254:	701a      	strb	r2, [r3, #0]
  
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	af02      	add	r7, sp, #8
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	460b      	mov	r3, r1
 800826a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;
  
  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  phost->device.Data,
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8008272:	78fb      	ldrb	r3, [r7, #3]
 8008274:	b29b      	uxth	r3, r3
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	4613      	mov	r3, r2
 800827a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800827e:	2100      	movs	r1, #0
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f864 	bl	800834e <USBH_GetDescriptor>
 8008286:	4603      	mov	r3, r0
 8008288:	73fb      	strb	r3, [r7, #15]
 800828a:	7bfb      	ldrb	r3, [r7, #15]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10a      	bne.n	80082a6 <USBH_Get_DevDesc+0x46>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f503 7048 	add.w	r0, r3, #800	; 0x320
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800829c:	78fa      	ldrb	r2, [r7, #3]
 800829e:	b292      	uxth	r2, r2
 80082a0:	4619      	mov	r1, r3
 80082a2:	f000 f8f4 	bl	800848e <USBH_ParseDevDesc>
  }
  return status;      
 80082a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3710      	adds	r7, #16
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
                             uint16_t length)

{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af02      	add	r7, sp, #8
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	460b      	mov	r3, r1
 80082ba:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
  pData = phost->device.CfgDesc_Raw;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	331c      	adds	r3, #28
 80082c0:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif  
  if((status = USBH_GetDescriptor(phost,
 80082c2:	887b      	ldrh	r3, [r7, #2]
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082cc:	2100      	movs	r1, #0
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f83d 	bl	800834e <USBH_GetDescriptor>
 80082d4:	4603      	mov	r3, r0
 80082d6:	72fb      	strb	r3, [r7, #11]
 80082d8:	7afb      	ldrb	r3, [r7, #11]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d107      	bne.n	80082ee <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {
    
    /* Commands successfully sent and Response Received  */       
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f203 3332 	addw	r3, r3, #818	; 0x332
 80082e4:	887a      	ldrh	r2, [r7, #2]
 80082e6:	68f9      	ldr	r1, [r7, #12]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 f940 	bl	800856e <USBH_ParseCfgDesc>
                       pData,
                       length); 
    
  }
  return status;
 80082ee:	7afb      	ldrb	r3, [r7, #11]
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af02      	add	r7, sp, #8
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	607a      	str	r2, [r7, #4]
 8008302:	461a      	mov	r2, r3
 8008304:	460b      	mov	r3, r1
 8008306:	72fb      	strb	r3, [r7, #11]
 8008308:	4613      	mov	r3, r2
 800830a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800830c:	7afb      	ldrb	r3, [r7, #11]
 800830e:	b29b      	uxth	r3, r3
 8008310:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008314:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  phost->device.Data,
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800831c:	893b      	ldrh	r3, [r7, #8]
 800831e:	9300      	str	r3, [sp, #0]
 8008320:	460b      	mov	r3, r1
 8008322:	2100      	movs	r1, #0
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f000 f812 	bl	800834e <USBH_GetDescriptor>
 800832a:	4603      	mov	r3, r0
 800832c:	75fb      	strb	r3, [r7, #23]
 800832e:	7dfb      	ldrb	r3, [r7, #23]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d107      	bne.n	8008344 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(phost->device.Data,buff, length);    
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800833a:	893a      	ldrh	r2, [r7, #8]
 800833c:	6879      	ldr	r1, [r7, #4]
 800833e:	4618      	mov	r0, r3
 8008340:	f000 fa17 	bl	8008772 <USBH_ParseStringDesc>
  }
  return status;
 8008344:	7dfb      	ldrb	r3, [r7, #23]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3718      	adds	r7, #24
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 800834e:	b580      	push	{r7, lr}
 8008350:	b084      	sub	sp, #16
 8008352:	af00      	add	r7, sp, #0
 8008354:	60f8      	str	r0, [r7, #12]
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	460b      	mov	r3, r1
 800835a:	72fb      	strb	r3, [r7, #11]
 800835c:	4613      	mov	r3, r2
 800835e:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	789b      	ldrb	r3, [r3, #2]
 8008364:	2b01      	cmp	r3, #1
 8008366:	d11c      	bne.n	80083a2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008368:	7afb      	ldrb	r3, [r7, #11]
 800836a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800836e:	b2da      	uxtb	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2206      	movs	r2, #6
 8008378:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	893a      	ldrh	r2, [r7, #8]
 800837e:	825a      	strh	r2, [r3, #18]
    
    if ((value_idx & 0xff00) == USB_DESC_STRING)
 8008380:	893b      	ldrh	r3, [r7, #8]
 8008382:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008386:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800838a:	d104      	bne.n	8008396 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f240 4209 	movw	r2, #1033	; 0x409
 8008392:	829a      	strh	r2, [r3, #20]
 8008394:	e002      	b.n	800839c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length; 
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	8b3a      	ldrh	r2, [r7, #24]
 80083a0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff , length );     
 80083a2:	8b3b      	ldrh	r3, [r7, #24]
 80083a4:	461a      	mov	r2, r3
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 fa30 	bl	800880e <USBH_CtlReq>
 80083ae:	4603      	mov	r3, r0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
                                   uint8_t DeviceAddress)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	460b      	mov	r3, r1
 80083c2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	789b      	ldrb	r3, [r3, #2]
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d10f      	bne.n	80083ec <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2205      	movs	r2, #5
 80083d6:	745a      	strb	r2, [r3, #17]
    
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80083d8:	78fb      	ldrb	r3, [r7, #3]
 80083da:	b29a      	uxth	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );
 80083ec:	2200      	movs	r2, #0
 80083ee:	2100      	movs	r1, #0
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fa0c 	bl	800880e <USBH_CtlReq>
 80083f6:	4603      	mov	r3, r0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3708      	adds	r7, #8
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBH_SetCfg>:
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
                               uint16_t cfg_idx)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	460b      	mov	r3, r1
 800840a:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	789b      	ldrb	r3, [r3, #2]
 8008410:	2b01      	cmp	r3, #1
 8008412:	d10e      	bne.n	8008432 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2209      	movs	r2, #9
 800841e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	887a      	ldrh	r2, [r7, #2]
 8008424:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0; 
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	82da      	strh	r2, [r3, #22]
  }
  
  return USBH_CtlReq(phost, 0 , 0 );      
 8008432:	2200      	movs	r2, #0
 8008434:	2100      	movs	r1, #0
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f9e9 	bl	800880e <USBH_CtlReq>
 800843c:	4603      	mov	r3, r0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <USBH_ClrFeature>:
  * @param  hc_num: Host channel number 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
                                   uint8_t ep_num) 
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b082      	sub	sp, #8
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	460b      	mov	r3, r1
 8008450:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	789b      	ldrb	r3, [r3, #2]
 8008456:	2b01      	cmp	r3, #1
 8008458:	d10f      	bne.n	800847a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | 
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2202      	movs	r2, #2
 800845e:	741a      	strb	r2, [r3, #16]
      USB_REQ_RECIPIENT_ENDPOINT |
        USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800846c:	78fb      	ldrb	r3, [r7, #3]
 800846e:	b29a      	uxth	r2, r3
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;           
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );   
 800847a:	2200      	movs	r2, #0
 800847c:	2100      	movs	r1, #0
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f9c5 	bl	800880e <USBH_CtlReq>
 8008484:	4603      	mov	r3, r0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <USBH_ParseDevDesc>:
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
 800848e:	b480      	push	{r7}
 8008490:	b085      	sub	sp, #20
 8008492:	af00      	add	r7, sp, #0
 8008494:	60f8      	str	r0, [r7, #12]
 8008496:	60b9      	str	r1, [r7, #8]
 8008498:	4613      	mov	r3, r2
 800849a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	781a      	ldrb	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	785a      	ldrb	r2, [r3, #1]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	3302      	adds	r3, #2
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	3303      	adds	r3, #3
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	021b      	lsls	r3, r3, #8
 80084be:	b29b      	uxth	r3, r3
 80084c0:	4413      	add	r3, r2
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	791a      	ldrb	r2, [r3, #4]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	795a      	ldrb	r2, [r3, #5]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	799a      	ldrb	r2, [r3, #6]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	79da      	ldrb	r2, [r3, #7]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	71da      	strb	r2, [r3, #7]
  
  if (length > 8)
 80084e8:	88fb      	ldrh	r3, [r7, #6]
 80084ea:	2b08      	cmp	r3, #8
 80084ec:	d939      	bls.n	8008562 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	3308      	adds	r3, #8
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	3309      	adds	r3, #9
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	021b      	lsls	r3, r3, #8
 8008500:	b29b      	uxth	r3, r3
 8008502:	4413      	add	r3, r2
 8008504:	b29a      	uxth	r2, r3
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	330a      	adds	r3, #10
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	b29a      	uxth	r2, r3
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	330b      	adds	r3, #11
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	b29b      	uxth	r3, r3
 800851a:	021b      	lsls	r3, r3, #8
 800851c:	b29b      	uxth	r3, r3
 800851e:	4413      	add	r3, r2
 8008520:	b29a      	uxth	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	330c      	adds	r3, #12
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	b29a      	uxth	r2, r3
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	330d      	adds	r3, #13
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	b29b      	uxth	r3, r3
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	b29b      	uxth	r3, r3
 800853a:	4413      	add	r3, r2
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	7b9a      	ldrb	r2, [r3, #14]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	7bda      	ldrb	r2, [r3, #15]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	7c1a      	ldrb	r2, [r3, #16]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	7c5a      	ldrb	r2, [r3, #17]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	745a      	strb	r2, [r3, #17]
  }
}
 8008562:	bf00      	nop
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <USBH_ParseCfgDesc>:
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
                               uint8_t *buf, 
                               uint16_t length)
{  
 800856e:	b580      	push	{r7, lr}
 8008570:	b08a      	sub	sp, #40	; 0x28
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	4613      	mov	r3, r2
 800857a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;  
  USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                      ptr;
  int8_t                        if_ix = 0;
 8008580:	2300      	movs	r3, #0
 8008582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  int8_t                        ep_ix = 0;  
 8008586:	2300      	movs	r3, #0
 8008588:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  
  pdesc   = (USBH_DescHeader_t *)buf;
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	781a      	ldrb	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	785a      	ldrb	r2, [r3, #1]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	3302      	adds	r3, #2
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	3303      	adds	r3, #3
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	021b      	lsls	r3, r3, #8
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	4413      	add	r3, r2
 80085b6:	b29a      	uxth	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	791a      	ldrb	r2, [r3, #4]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	795a      	ldrb	r2, [r3, #5]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	799a      	ldrb	r2, [r3, #6]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	79da      	ldrb	r2, [r3, #7]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	7a1a      	ldrb	r2, [r3, #8]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	721a      	strb	r2, [r3, #8]
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 80085e4:	88fb      	ldrh	r3, [r7, #6]
 80085e6:	2b09      	cmp	r3, #9
 80085e8:	d963      	bls.n	80086b2 <USBH_ParseCfgDesc+0x144>
  {
    ptr = USB_LEN_CFG_DESC;
 80085ea:	2309      	movs	r3, #9
 80085ec:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80085ee:	2300      	movs	r3, #0
 80085f0:	61fb      	str	r3, [r7, #28]
    
    
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 80085f2:	e055      	b.n	80086a0 <USBH_ParseCfgDesc+0x132>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 80085f4:	f107 0316 	add.w	r3, r7, #22
 80085f8:	4619      	mov	r1, r3
 80085fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085fc:	f000 f8ec 	bl	80087d8 <USBH_GetNextDesc>
 8008600:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8008602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008604:	785b      	ldrb	r3, [r3, #1]
 8008606:	2b04      	cmp	r3, #4
 8008608:	d14a      	bne.n	80086a0 <USBH_ParseCfgDesc+0x132>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800860a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800860e:	221a      	movs	r2, #26
 8008610:	fb02 f303 	mul.w	r3, r2, r3
 8008614:	3308      	adds	r3, #8
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	4413      	add	r3, r2
 800861a:	3302      	adds	r3, #2
 800861c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 800861e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008620:	69f8      	ldr	r0, [r7, #28]
 8008622:	f000 f84a 	bl	80086ba <USBH_ParseInterfaceDesc>
        
        ep_ix = 0;
 8008626:	2300      	movs	r3, #0
 8008628:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;        
 800862c:	2300      	movs	r3, #0
 800862e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008630:	e024      	b.n	800867c <USBH_ParseCfgDesc+0x10e>
        {
          pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 8008632:	f107 0316 	add.w	r3, r7, #22
 8008636:	4619      	mov	r1, r3
 8008638:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800863a:	f000 f8cd 	bl	80087d8 <USBH_GetNextDesc>
 800863e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	785b      	ldrb	r3, [r3, #1]
 8008644:	2b05      	cmp	r3, #5
 8008646:	d119      	bne.n	800867c <USBH_ParseCfgDesc+0x10e>
          {  
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008648:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800864c:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8008650:	3201      	adds	r2, #1
 8008652:	00d2      	lsls	r2, r2, #3
 8008654:	211a      	movs	r1, #26
 8008656:	fb01 f303 	mul.w	r3, r1, r3
 800865a:	4413      	add	r3, r2
 800865c:	3308      	adds	r3, #8
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	4413      	add	r3, r2
 8008662:	3304      	adds	r3, #4
 8008664:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 8008666:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008668:	69b8      	ldr	r0, [r7, #24]
 800866a:	f000 f855 	bl	8008718 <USBH_ParseEPDesc>
            ep_ix++;
 800866e:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8008672:	b2db      	uxtb	r3, r3
 8008674:	3301      	adds	r3, #1
 8008676:	b2db      	uxtb	r3, r3
 8008678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800867c:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8008680:	69fa      	ldr	r2, [r7, #28]
 8008682:	7912      	ldrb	r2, [r2, #4]
 8008684:	4293      	cmp	r3, r2
 8008686:	da04      	bge.n	8008692 <USBH_ParseCfgDesc+0x124>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	885a      	ldrh	r2, [r3, #2]
 800868c:	8afb      	ldrh	r3, [r7, #22]
 800868e:	429a      	cmp	r2, r3
 8008690:	d8cf      	bhi.n	8008632 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8008692:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8008696:	b2db      	uxtb	r3, r3
 8008698:	3301      	adds	r3, #1
 800869a:	b2db      	uxtb	r3, r3
 800869c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 80086a0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	dc04      	bgt.n	80086b2 <USBH_ParseCfgDesc+0x144>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	885a      	ldrh	r2, [r3, #2]
 80086ac:	8afb      	ldrh	r3, [r7, #22]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d8a0      	bhi.n	80085f4 <USBH_ParseCfgDesc+0x86>
      }
    }
  }  
}
 80086b2:	bf00      	nop
 80086b4:	3728      	adds	r7, #40	; 0x28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
                                      uint8_t *buf)
{
 80086ba:	b480      	push	{r7}
 80086bc:	b083      	sub	sp, #12
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	781a      	ldrb	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	785a      	ldrb	r2, [r3, #1]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	789a      	ldrb	r2, [r3, #2]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	78da      	ldrb	r2, [r3, #3]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	791a      	ldrb	r2, [r3, #4]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	795a      	ldrb	r2, [r3, #5]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	799a      	ldrb	r2, [r3, #6]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	79da      	ldrb	r2, [r3, #7]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	7a1a      	ldrb	r2, [r3, #8]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	721a      	strb	r2, [r3, #8]
}
 800870c:	bf00      	nop
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	781a      	ldrb	r2, [r3, #0]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	785a      	ldrb	r2, [r3, #1]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	789a      	ldrb	r2, [r3, #2]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	78da      	ldrb	r2, [r3, #3]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	3304      	adds	r3, #4
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	b29a      	uxth	r2, r3
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	3305      	adds	r3, #5
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	b29b      	uxth	r3, r3
 8008752:	021b      	lsls	r3, r3, #8
 8008754:	b29b      	uxth	r3, r3
 8008756:	4413      	add	r3, r2
 8008758:	b29a      	uxth	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	799a      	ldrb	r2, [r3, #6]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	719a      	strb	r2, [r3, #6]
}
 8008766:	bf00      	nop
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <USBH_ParseStringDesc>:
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, 
                                  uint8_t* pdest, 
                                  uint16_t length)
{
 8008772:	b480      	push	{r7}
 8008774:	b087      	sub	sp, #28
 8008776:	af00      	add	r7, sp, #0
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	4613      	mov	r3, r2
 800877e:	80fb      	strh	r3, [r7, #6]
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3301      	adds	r3, #1
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	2b03      	cmp	r3, #3
 8008788:	d120      	bne.n	80087cc <USBH_ParseStringDesc+0x5a>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	1e9a      	subs	r2, r3, #2
 8008790:	88fb      	ldrh	r3, [r7, #6]
 8008792:	4293      	cmp	r3, r2
 8008794:	bfa8      	it	ge
 8008796:	4613      	movge	r3, r2
 8008798:	82bb      	strh	r3, [r7, #20]
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	3302      	adds	r3, #2
 800879e:	60fb      	str	r3, [r7, #12]
    
    for (idx = 0; idx < strlength; idx+=2 )
 80087a0:	2300      	movs	r3, #0
 80087a2:	82fb      	strh	r3, [r7, #22]
 80087a4:	e00b      	b.n	80087be <USBH_ParseStringDesc+0x4c>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80087a6:	8afb      	ldrh	r3, [r7, #22]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	4413      	add	r3, r2
 80087ac:	781a      	ldrb	r2, [r3, #0]
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	3301      	adds	r3, #1
 80087b6:	60bb      	str	r3, [r7, #8]
    for (idx = 0; idx < strlength; idx+=2 )
 80087b8:	8afb      	ldrh	r3, [r7, #22]
 80087ba:	3302      	adds	r3, #2
 80087bc:	82fb      	strh	r3, [r7, #22]
 80087be:	8afa      	ldrh	r2, [r7, #22]
 80087c0:	8abb      	ldrh	r3, [r7, #20]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d3ef      	bcc.n	80087a6 <USBH_ParseStringDesc+0x34>
    }  
    *pdest = 0; /* mark end of string */  
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	2200      	movs	r2, #0
 80087ca:	701a      	strb	r2, [r3, #0]
  }
}
 80087cc:	bf00      	nop
 80087ce:	371c      	adds	r7, #28
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	881a      	ldrh	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	4413      	add	r3, r2
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
         ((USBH_DescHeader_t *)pbuf)->bLength);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4413      	add	r3, r2
 80087fe:	60fb      	str	r3, [r7, #12]
 
  return(pnext);
 8008800:	68fb      	ldr	r3, [r7, #12]
}
 8008802:	4618      	mov	r0, r3
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b086      	sub	sp, #24
 8008812:	af00      	add	r7, sp, #0
 8008814:	60f8      	str	r0, [r7, #12]
 8008816:	60b9      	str	r1, [r7, #8]
 8008818:	4613      	mov	r3, r2
 800881a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800881c:	2301      	movs	r3, #1
 800881e:	75fb      	strb	r3, [r7, #23]
  
  switch (phost->RequestState)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	789b      	ldrb	r3, [r3, #2]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d002      	beq.n	800882e <USBH_CtlReq+0x20>
 8008828:	2b02      	cmp	r3, #2
 800882a:	d00f      	beq.n	800884c <USBH_CtlReq+0x3e>
      status = USBH_FAIL;
    }   
    break;
    
  default:
    break; 
 800882c:	e028      	b.n	8008880 <USBH_CtlReq+0x72>
    phost->Control.buff = buff; 
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	88fa      	ldrh	r2, [r7, #6]
 8008838:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;  
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2201      	movs	r2, #1
 800883e:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2202      	movs	r2, #2
 8008844:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8008846:	2301      	movs	r3, #1
 8008848:	75fb      	strb	r3, [r7, #23]
    break;
 800884a:	e019      	b.n	8008880 <USBH_CtlReq+0x72>
    status = USBH_HandleControl(phost);
 800884c:	68f8      	ldr	r0, [r7, #12]
 800884e:	f000 f81d 	bl	800888c <USBH_HandleControl>
 8008852:	4603      	mov	r3, r0
 8008854:	75fb      	strb	r3, [r7, #23]
     if (status == USBH_OK) 
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d108      	bne.n	800886e <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2201      	movs	r2, #1
 8008860:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;  
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;      
 8008868:	2300      	movs	r3, #0
 800886a:	75fb      	strb	r3, [r7, #23]
    break;
 800886c:	e007      	b.n	800887e <USBH_CtlReq+0x70>
    else if  (status == USBH_FAIL)
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	2b02      	cmp	r3, #2
 8008872:	d104      	bne.n	800887e <USBH_CtlReq+0x70>
      phost->RequestState = CMD_SEND;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2201      	movs	r2, #1
 8008878:	709a      	strb	r2, [r3, #2]
      status = USBH_FAIL;
 800887a:	2302      	movs	r3, #2
 800887c:	75fb      	strb	r3, [r7, #23]
    break;
 800887e:	bf00      	nop
  }
  return status;
 8008880:	7dfb      	ldrb	r3, [r7, #23]
}
 8008882:	4618      	mov	r0, r3
 8008884:	3718      	adds	r7, #24
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
	...

0800888c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af02      	add	r7, sp, #8
 8008892:	6078      	str	r0, [r7, #4]
  uint8_t direction;  
  USBH_StatusTypeDef status = USBH_BUSY;
 8008894:	2301      	movs	r3, #1
 8008896:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008898:	2300      	movs	r3, #0
 800889a:	73bb      	strb	r3, [r7, #14]
  
  switch (phost->Control.state)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	7e1b      	ldrb	r3, [r3, #24]
 80088a0:	3b01      	subs	r3, #1
 80088a2:	2b0a      	cmp	r3, #10
 80088a4:	f200 8149 	bhi.w	8008b3a <USBH_HandleControl+0x2ae>
 80088a8:	a201      	add	r2, pc, #4	; (adr r2, 80088b0 <USBH_HandleControl+0x24>)
 80088aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ae:	bf00      	nop
 80088b0:	080088dd 	.word	0x080088dd
 80088b4:	080088f7 	.word	0x080088f7
 80088b8:	0800895b 	.word	0x0800895b
 80088bc:	08008981 	.word	0x08008981
 80088c0:	080089b9 	.word	0x080089b9
 80088c4:	080089e5 	.word	0x080089e5
 80088c8:	08008a37 	.word	0x08008a37
 80088cc:	08008a59 	.word	0x08008a59
 80088d0:	08008a95 	.word	0x08008a95
 80088d4:	08008abd 	.word	0x08008abd
 80088d8:	08008afb 	.word	0x08008afb
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (phost, 
	                   (uint8_t *)phost->Control.setup.d8 , 
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f103 0110 	add.w	r1, r3, #16
    USBH_CtlSendSetup     (phost, 
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	795b      	ldrb	r3, [r3, #5]
 80088e6:	461a      	mov	r2, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f937 	bl	8008b5c <USBH_CtlSendSetup>
	                   phost->Control.pipe_out); 
    
    phost->Control.state = CTRL_SETUP_WAIT; 
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2202      	movs	r2, #2
 80088f2:	761a      	strb	r2, [r3, #24]
    break; 
 80088f4:	e12c      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	795b      	ldrb	r3, [r3, #5]
 80088fa:	4619      	mov	r1, r3
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f005 fb79 	bl	800dff4 <USBH_LL_GetURBState>
 8008902:	4603      	mov	r3, r0
 8008904:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d11e      	bne.n	800894a <USBH_HandleControl+0xbe>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	7c1b      	ldrb	r3, [r3, #16]
 8008910:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008914:	737b      	strb	r3, [r7, #13]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	8adb      	ldrh	r3, [r3, #22]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <USBH_HandleControl+0xa8>
      {        
        if (direction == USB_D2H)
 800891e:	7b7b      	ldrb	r3, [r7, #13]
 8008920:	2b80      	cmp	r3, #128	; 0x80
 8008922:	d103      	bne.n	800892c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2203      	movs	r2, #3
 8008928:	761a      	strb	r2, [r3, #24]
      phost->Control.state = CTRL_ERROR;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }    
    break;
 800892a:	e108      	b.n	8008b3e <USBH_HandleControl+0x2b2>
          phost->Control.state = CTRL_DATA_OUT;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2205      	movs	r2, #5
 8008930:	761a      	strb	r2, [r3, #24]
    break;
 8008932:	e104      	b.n	8008b3e <USBH_HandleControl+0x2b2>
        if (direction == USB_D2H)
 8008934:	7b7b      	ldrb	r3, [r7, #13]
 8008936:	2b80      	cmp	r3, #128	; 0x80
 8008938:	d103      	bne.n	8008942 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2209      	movs	r2, #9
 800893e:	761a      	strb	r2, [r3, #24]
    break;
 8008940:	e0fd      	b.n	8008b3e <USBH_HandleControl+0x2b2>
          phost->Control.state = CTRL_STATUS_IN;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2207      	movs	r2, #7
 8008946:	761a      	strb	r2, [r3, #24]
    break;
 8008948:	e0f9      	b.n	8008b3e <USBH_HandleControl+0x2b2>
    else if(URB_Status == USBH_URB_ERROR)
 800894a:	7bbb      	ldrb	r3, [r7, #14]
 800894c:	2b04      	cmp	r3, #4
 800894e:	f040 80f6 	bne.w	8008b3e <USBH_HandleControl+0x2b2>
      phost->Control.state = CTRL_ERROR;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	220b      	movs	r2, #11
 8008956:	761a      	strb	r2, [r3, #24]
    break;
 8008958:	e0f1      	b.n	8008b3e <USBH_HandleControl+0x2b2>
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
     phost->Control.timer = phost->Timer;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008960:	b29a      	uxth	r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6899      	ldr	r1, [r3, #8]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	899a      	ldrh	r2, [r3, #12]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	791b      	ldrb	r3, [r3, #4]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f931 	bl	8008bda <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.pipe_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2204      	movs	r2, #4
 800897c:	761a      	strb	r2, [r3, #24]
    break;    
 800897e:	e0e7      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	791b      	ldrb	r3, [r3, #4]
 8008984:	4619      	mov	r1, r3
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f005 fb34 	bl	800dff4 <USBH_LL_GetURBState>
 800898c:	4603      	mov	r3, r0
 800898e:	73bb      	strb	r3, [r7, #14]
    
    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8008990:	7bbb      	ldrb	r3, [r7, #14]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d102      	bne.n	800899c <USBH_HandleControl+0x110>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2209      	movs	r2, #9
 800899a:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
   
    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL) 
 800899c:	7bbb      	ldrb	r3, [r7, #14]
 800899e:	2b05      	cmp	r3, #5
 80089a0:	d102      	bne.n	80089a8 <USBH_HandleControl+0x11c>
    { 
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 80089a2:	2303      	movs	r3, #3
 80089a4:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_ERROR;  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 80089a6:	e0cc      	b.n	8008b42 <USBH_HandleControl+0x2b6>
    else if (URB_Status == USBH_URB_ERROR)
 80089a8:	7bbb      	ldrb	r3, [r7, #14]
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	f040 80c9 	bne.w	8008b42 <USBH_HandleControl+0x2b6>
      phost->Control.state = CTRL_ERROR;  
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	220b      	movs	r2, #11
 80089b4:	761a      	strb	r2, [r3, #24]
    break;
 80089b6:	e0c4      	b.n	8008b42 <USBH_HandleControl+0x2b6>
    
  case CTRL_DATA_OUT:
    
    USBH_CtlSendData (phost,
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6899      	ldr	r1, [r3, #8]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	899a      	ldrh	r2, [r3, #12]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	7958      	ldrb	r0, [r3, #5]
 80089c4:	2301      	movs	r3, #1
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	4603      	mov	r3, r0
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f8e0 	bl	8008b90 <USBH_CtlSendData>
                      phost->Control.buff, 
                      phost->Control.length , 
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2206      	movs	r2, #6
 80089e0:	761a      	strb	r2, [r3, #24]
    break;
 80089e2:	e0b5      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	795b      	ldrb	r3, [r3, #5]
 80089e8:	4619      	mov	r1, r3
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f005 fb02 	bl	800dff4 <USBH_LL_GetURBState>
 80089f0:	4603      	mov	r3, r0
 80089f2:	73bb      	strb	r3, [r7, #14]
    
    if  (URB_Status == USBH_URB_DONE)
 80089f4:	7bbb      	ldrb	r3, [r7, #14]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d103      	bne.n	8008a02 <USBH_HandleControl+0x176>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2207      	movs	r2, #7
 80089fe:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    } 
    break;
 8008a00:	e0a1      	b.n	8008b46 <USBH_HandleControl+0x2ba>
    else if  (URB_Status == USBH_URB_STALL) 
 8008a02:	7bbb      	ldrb	r3, [r7, #14]
 8008a04:	2b05      	cmp	r3, #5
 8008a06:	d105      	bne.n	8008a14 <USBH_HandleControl+0x188>
      phost->Control.state = CTRL_STALLED; 
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	220c      	movs	r2, #12
 8008a0c:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8008a0e:	2303      	movs	r3, #3
 8008a10:	73fb      	strb	r3, [r7, #15]
    break;
 8008a12:	e098      	b.n	8008b46 <USBH_HandleControl+0x2ba>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8008a14:	7bbb      	ldrb	r3, [r7, #14]
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d103      	bne.n	8008a22 <USBH_HandleControl+0x196>
      phost->Control.state = CTRL_DATA_OUT;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2205      	movs	r2, #5
 8008a1e:	761a      	strb	r2, [r3, #24]
    break;
 8008a20:	e091      	b.n	8008b46 <USBH_HandleControl+0x2ba>
    else if (URB_Status == USBH_URB_ERROR)
 8008a22:	7bbb      	ldrb	r3, [r7, #14]
 8008a24:	2b04      	cmp	r3, #4
 8008a26:	f040 808e 	bne.w	8008b46 <USBH_HandleControl+0x2ba>
      phost->Control.state = CTRL_ERROR;  
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	220b      	movs	r2, #11
 8008a2e:	761a      	strb	r2, [r3, #24]
      status = USBH_FAIL;    
 8008a30:	2302      	movs	r3, #2
 8008a32:	73fb      	strb	r3, [r7, #15]
    break;
 8008a34:	e087      	b.n	8008b46 <USBH_HandleControl+0x2ba>
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	791b      	ldrb	r3, [r3, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	2100      	movs	r1, #0
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 f8cb 	bl	8008bda <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.pipe_in);
    phost->Control.timer = phost->Timer;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2208      	movs	r2, #8
 8008a54:	761a      	strb	r2, [r3, #24]
    
    break;
 8008a56:	e07b      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	791b      	ldrb	r3, [r3, #4]
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f005 fac8 	bl	800dff4 <USBH_LL_GetURBState>
 8008a64:	4603      	mov	r3, r0
 8008a66:	73bb      	strb	r3, [r7, #14]
    
    if  ( URB_Status == USBH_URB_DONE)
 8008a68:	7bbb      	ldrb	r3, [r7, #14]
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d105      	bne.n	8008a7a <USBH_HandleControl+0x1ee>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	220d      	movs	r2, #13
 8008a72:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73fb      	strb	r3, [r7, #15]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8008a78:	e067      	b.n	8008b4a <USBH_HandleControl+0x2be>
    else if (URB_Status == USBH_URB_ERROR)
 8008a7a:	7bbb      	ldrb	r3, [r7, #14]
 8008a7c:	2b04      	cmp	r3, #4
 8008a7e:	d103      	bne.n	8008a88 <USBH_HandleControl+0x1fc>
      phost->Control.state = CTRL_ERROR;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	220b      	movs	r2, #11
 8008a84:	761a      	strb	r2, [r3, #24]
    break;
 8008a86:	e060      	b.n	8008b4a <USBH_HandleControl+0x2be>
     else if(URB_Status == USBH_URB_STALL)
 8008a88:	7bbb      	ldrb	r3, [r7, #14]
 8008a8a:	2b05      	cmp	r3, #5
 8008a8c:	d15d      	bne.n	8008b4a <USBH_HandleControl+0x2be>
      status = USBH_NOT_SUPPORTED;
 8008a8e:	2303      	movs	r3, #3
 8008a90:	73fb      	strb	r3, [r7, #15]
    break;
 8008a92:	e05a      	b.n	8008b4a <USBH_HandleControl+0x2be>
    
  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	795a      	ldrb	r2, [r3, #5]
 8008a98:	2301      	movs	r3, #1
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f874 	bl	8008b90 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	220a      	movs	r2, #10
 8008ab8:	761a      	strb	r2, [r3, #24]
    break;
 8008aba:	e049      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	795b      	ldrb	r3, [r3, #5]
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f005 fa96 	bl	800dff4 <USBH_LL_GetURBState>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8008acc:	7bbb      	ldrb	r3, [r7, #14]
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d105      	bne.n	8008ade <USBH_HandleControl+0x252>
    { 
      status = USBH_OK;      
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE; 
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	220d      	movs	r2, #13
 8008ada:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8008adc:	e037      	b.n	8008b4e <USBH_HandleControl+0x2c2>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d103      	bne.n	8008aec <USBH_HandleControl+0x260>
      phost->Control.state = CTRL_STATUS_OUT;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2209      	movs	r2, #9
 8008ae8:	761a      	strb	r2, [r3, #24]
    break;
 8008aea:	e030      	b.n	8008b4e <USBH_HandleControl+0x2c2>
    else if (URB_Status == USBH_URB_ERROR)
 8008aec:	7bbb      	ldrb	r3, [r7, #14]
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	d12d      	bne.n	8008b4e <USBH_HandleControl+0x2c2>
      phost->Control.state = CTRL_ERROR; 
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	220b      	movs	r2, #11
 8008af6:	761a      	strb	r2, [r3, #24]
    break;
 8008af8:	e029      	b.n	8008b4e <USBH_HandleControl+0x2c2>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	7e5b      	ldrb	r3, [r3, #25]
 8008afe:	3301      	adds	r3, #1
 8008b00:	b2da      	uxtb	r2, r3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	765a      	strb	r2, [r3, #25]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	7e5b      	ldrb	r3, [r3, #25]
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d809      	bhi.n	8008b22 <USBH_HandleControl+0x296>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f005 f90e 	bl	800dd30 <USBH_LL_Stop>
         
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8008b20:	e016      	b.n	8008b50 <USBH_HandleControl+0x2c4>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008b28:	2106      	movs	r1, #6
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	4798      	blx	r3
      phost->Control.errorcount = 0;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8008b34:	2302      	movs	r3, #2
 8008b36:	73fb      	strb	r3, [r7, #15]
    break;
 8008b38:	e00a      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    
  default:
    break;
 8008b3a:	bf00      	nop
 8008b3c:	e008      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    break;
 8008b3e:	bf00      	nop
 8008b40:	e006      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    break;
 8008b42:	bf00      	nop
 8008b44:	e004      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    break;
 8008b46:	bf00      	nop
 8008b48:	e002      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    break;
 8008b4a:	bf00      	nop
 8008b4c:	e000      	b.n	8008b50 <USBH_HandleControl+0x2c4>
    break;
 8008b4e:	bf00      	nop
  }
  return status;
 8008b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop

08008b5c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint8_t pipe_num)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b088      	sub	sp, #32
 8008b60:	af04      	add	r7, sp, #16
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	4613      	mov	r3, r2
 8008b68:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008b6a:	79f9      	ldrb	r1, [r7, #7]
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9303      	str	r3, [sp, #12]
 8008b70:	2308      	movs	r3, #8
 8008b72:	9302      	str	r3, [sp, #8]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	9301      	str	r3, [sp, #4]
 8008b78:	2300      	movs	r3, #0
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	2200      	movs	r2, #0
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f005 f9ef 	bl	800df64 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */ 
                          0);
  return USBH_OK;  
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b088      	sub	sp, #32
 8008b94:	af04      	add	r7, sp, #16
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	80fb      	strh	r3, [r7, #6]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d001      	beq.n	8008bb4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008bb4:	7979      	ldrb	r1, [r7, #5]
 8008bb6:	7e3b      	ldrb	r3, [r7, #24]
 8008bb8:	9303      	str	r3, [sp, #12]
 8008bba:	88fb      	ldrh	r3, [r7, #6]
 8008bbc:	9302      	str	r3, [sp, #8]
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	9301      	str	r3, [sp, #4]
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	2200      	movs	r2, #0
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f005 f9ca 	bl	800df64 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          do_ping);             /* do ping (HS Only)*/
  
  return USBH_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b088      	sub	sp, #32
 8008bde:	af04      	add	r7, sp, #16
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	4611      	mov	r1, r2
 8008be6:	461a      	mov	r2, r3
 8008be8:	460b      	mov	r3, r1
 8008bea:	80fb      	strh	r3, [r7, #6]
 8008bec:	4613      	mov	r3, r2
 8008bee:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008bf0:	7979      	ldrb	r1, [r7, #5]
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	9303      	str	r3, [sp, #12]
 8008bf6:	88fb      	ldrh	r3, [r7, #6]
 8008bf8:	9302      	str	r3, [sp, #8]
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	9301      	str	r3, [sp, #4]
 8008bfe:	2301      	movs	r3, #1
 8008c00:	9300      	str	r3, [sp, #0]
 8008c02:	2300      	movs	r3, #0
 8008c04:	2201      	movs	r2, #1
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f005 f9ac 	bl	800df64 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          0);
  return USBH_OK;
 8008c0c:	2300      	movs	r3, #0
  
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{ 
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b088      	sub	sp, #32
 8008c1a:	af04      	add	r7, sp, #16
 8008c1c:	60f8      	str	r0, [r7, #12]
 8008c1e:	60b9      	str	r1, [r7, #8]
 8008c20:	4611      	mov	r1, r2
 8008c22:	461a      	mov	r2, r3
 8008c24:	460b      	mov	r3, r1
 8008c26:	80fb      	strh	r3, [r7, #6]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d001      	beq.n	8008c3a <USBH_BulkSendData+0x24>
  {
    do_ping = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008c3a:	7979      	ldrb	r1, [r7, #5]
 8008c3c:	7e3b      	ldrb	r3, [r7, #24]
 8008c3e:	9303      	str	r3, [sp, #12]
 8008c40:	88fb      	ldrh	r3, [r7, #6]
 8008c42:	9302      	str	r3, [sp, #8]
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	9301      	str	r3, [sp, #4]
 8008c48:	2301      	movs	r3, #1
 8008c4a:	9300      	str	r3, [sp, #0]
 8008c4c:	2302      	movs	r3, #2
 8008c4e:	2200      	movs	r2, #0
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f005 f987 	bl	800df64 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b088      	sub	sp, #32
 8008c64:	af04      	add	r7, sp, #16
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	460b      	mov	r3, r1
 8008c70:	80fb      	strh	r3, [r7, #6]
 8008c72:	4613      	mov	r3, r2
 8008c74:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008c76:	7979      	ldrb	r1, [r7, #5]
 8008c78:	2300      	movs	r3, #0
 8008c7a:	9303      	str	r3, [sp, #12]
 8008c7c:	88fb      	ldrh	r3, [r7, #6]
 8008c7e:	9302      	str	r3, [sp, #8]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	9301      	str	r3, [sp, #4]
 8008c84:	2301      	movs	r3, #1
 8008c86:	9300      	str	r3, [sp, #0]
 8008c88:	2302      	movs	r3, #2
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f005 f969 	bl	800df64 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          0);
  return USBH_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b086      	sub	sp, #24
 8008ca0:	af04      	add	r7, sp, #16
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	4608      	mov	r0, r1
 8008ca6:	4611      	mov	r1, r2
 8008ca8:	461a      	mov	r2, r3
 8008caa:	4603      	mov	r3, r0
 8008cac:	70fb      	strb	r3, [r7, #3]
 8008cae:	460b      	mov	r3, r1
 8008cb0:	70bb      	strb	r3, [r7, #2]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8008cb6:	7878      	ldrb	r0, [r7, #1]
 8008cb8:	78ba      	ldrb	r2, [r7, #2]
 8008cba:	78f9      	ldrb	r1, [r7, #3]
 8008cbc:	8b3b      	ldrh	r3, [r7, #24]
 8008cbe:	9302      	str	r3, [sp, #8]
 8008cc0:	7d3b      	ldrb	r3, [r7, #20]
 8008cc2:	9301      	str	r3, [sp, #4]
 8008cc4:	7c3b      	ldrb	r3, [r7, #16]
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	4603      	mov	r3, r0
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f005 f8ce 	bl	800de6c <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  
  return USBH_OK; 
 8008cd0:	2300      	movs	r3, #0

}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b082      	sub	sp, #8
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8008ce6:	78fb      	ldrb	r3, [r7, #3]
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f005 f904 	bl	800def8 <USBH_LL_ClosePipe>
  
  return USBH_OK; 
 8008cf0:	2300      	movs	r3, #0

}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3708      	adds	r7, #8
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b084      	sub	sp, #16
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	460b      	mov	r3, r1
 8008d04:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;
  
  pipe =  USBH_GetFreePipe(phost);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f836 	bl	8008d78 <USBH_GetFreePipe>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFF)
 8008d10:	89fb      	ldrh	r3, [r7, #14]
 8008d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d009      	beq.n	8008d2e <USBH_AllocPipe+0x34>
  {
	phost->Pipes[pipe] = 0x8000 | ep_addr;
 8008d1a:	89fb      	ldrh	r3, [r7, #14]
 8008d1c:	78fa      	ldrb	r2, [r7, #3]
 8008d1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d22:	4611      	mov	r1, r2
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	33de      	adds	r3, #222	; 0xde
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	4413      	add	r3, r2
 8008d2c:	6059      	str	r1, [r3, #4]
  }
  return pipe;
 8008d2e:	89fb      	ldrh	r3, [r7, #14]
 8008d30:	b2db      	uxtb	r3, r3
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b083      	sub	sp, #12
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	460b      	mov	r3, r1
 8008d44:	70fb      	strb	r3, [r7, #3]
   if(idx < 11)
 8008d46:	78fb      	ldrb	r3, [r7, #3]
 8008d48:	2b0a      	cmp	r3, #10
 8008d4a:	d80e      	bhi.n	8008d6a <USBH_FreePipe+0x30>
   {
	 phost->Pipes[idx] &= 0x7FFF;
 8008d4c:	78f8      	ldrb	r0, [r7, #3]
 8008d4e:	78fb      	ldrb	r3, [r7, #3]
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	33de      	adds	r3, #222	; 0xde
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4413      	add	r3, r2
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008d5e:	6879      	ldr	r1, [r7, #4]
 8008d60:	f100 03de 	add.w	r3, r0, #222	; 0xde
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	440b      	add	r3, r1
 8008d68:	605a      	str	r2, [r3, #4]
   }
   return USBH_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	73fb      	strb	r3, [r7, #15]
  
  for (idx = 0 ; idx < 11 ; idx++)
 8008d84:	2300      	movs	r3, #0
 8008d86:	73fb      	strb	r3, [r7, #15]
 8008d88:	e00f      	b.n	8008daa <USBH_GetFreePipe+0x32>
  {
	if ((phost->Pipes[idx] & 0x8000) == 0)
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	33de      	adds	r3, #222	; 0xde
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	4413      	add	r3, r2
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d102      	bne.n	8008da4 <USBH_GetFreePipe+0x2c>
	{
	   return idx;
 8008d9e:	7bfb      	ldrb	r3, [r7, #15]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	e007      	b.n	8008db4 <USBH_GetFreePipe+0x3c>
  for (idx = 0 ; idx < 11 ; idx++)
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	3301      	adds	r3, #1
 8008da8:	73fb      	strb	r3, [r7, #15]
 8008daa:	7bfb      	ldrb	r3, [r7, #15]
 8008dac:	2b0a      	cmp	r3, #10
 8008dae:	d9ec      	bls.n	8008d8a <USBH_GetFreePipe+0x12>
	} 
  }
  return 0xFFFF;
 8008db0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008dca:	79fb      	ldrb	r3, [r7, #7]
 8008dcc:	4a08      	ldr	r2, [pc, #32]	; (8008df0 <disk_status+0x30>)
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	79fa      	ldrb	r2, [r7, #7]
 8008dd8:	4905      	ldr	r1, [pc, #20]	; (8008df0 <disk_status+0x30>)
 8008dda:	440a      	add	r2, r1
 8008ddc:	7a12      	ldrb	r2, [r2, #8]
 8008dde:	4610      	mov	r0, r2
 8008de0:	4798      	blx	r3
 8008de2:	4603      	mov	r3, r0
 8008de4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3710      	adds	r7, #16
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	20000124 	.word	0x20000124

08008df4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008e02:	79fb      	ldrb	r3, [r7, #7]
 8008e04:	4a0d      	ldr	r2, [pc, #52]	; (8008e3c <disk_initialize+0x48>)
 8008e06:	5cd3      	ldrb	r3, [r2, r3]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d111      	bne.n	8008e30 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008e0c:	79fb      	ldrb	r3, [r7, #7]
 8008e0e:	4a0b      	ldr	r2, [pc, #44]	; (8008e3c <disk_initialize+0x48>)
 8008e10:	2101      	movs	r1, #1
 8008e12:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008e14:	79fb      	ldrb	r3, [r7, #7]
 8008e16:	4a09      	ldr	r2, [pc, #36]	; (8008e3c <disk_initialize+0x48>)
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	4413      	add	r3, r2
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	79fa      	ldrb	r2, [r7, #7]
 8008e22:	4906      	ldr	r1, [pc, #24]	; (8008e3c <disk_initialize+0x48>)
 8008e24:	440a      	add	r2, r1
 8008e26:	7a12      	ldrb	r2, [r2, #8]
 8008e28:	4610      	mov	r0, r2
 8008e2a:	4798      	blx	r3
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20000124 	.word	0x20000124

08008e40 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008e40:	b590      	push	{r4, r7, lr}
 8008e42:	b087      	sub	sp, #28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	607a      	str	r2, [r7, #4]
 8008e4a:	603b      	str	r3, [r7, #0]
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008e50:	7bfb      	ldrb	r3, [r7, #15]
 8008e52:	4a0a      	ldr	r2, [pc, #40]	; (8008e7c <disk_read+0x3c>)
 8008e54:	009b      	lsls	r3, r3, #2
 8008e56:	4413      	add	r3, r2
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	689c      	ldr	r4, [r3, #8]
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
 8008e5e:	4a07      	ldr	r2, [pc, #28]	; (8008e7c <disk_read+0x3c>)
 8008e60:	4413      	add	r3, r2
 8008e62:	7a18      	ldrb	r0, [r3, #8]
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	68b9      	ldr	r1, [r7, #8]
 8008e6a:	47a0      	blx	r4
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	371c      	adds	r7, #28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd90      	pop	{r4, r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	20000124 	.word	0x20000124

08008e80 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008e80:	b590      	push	{r4, r7, lr}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60b9      	str	r1, [r7, #8]
 8008e88:	607a      	str	r2, [r7, #4]
 8008e8a:	603b      	str	r3, [r7, #0]
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008e90:	7bfb      	ldrb	r3, [r7, #15]
 8008e92:	4a0a      	ldr	r2, [pc, #40]	; (8008ebc <disk_write+0x3c>)
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	68dc      	ldr	r4, [r3, #12]
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
 8008e9e:	4a07      	ldr	r2, [pc, #28]	; (8008ebc <disk_write+0x3c>)
 8008ea0:	4413      	add	r3, r2
 8008ea2:	7a18      	ldrb	r0, [r3, #8]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	68b9      	ldr	r1, [r7, #8]
 8008eaa:	47a0      	blx	r4
 8008eac:	4603      	mov	r3, r0
 8008eae:	75fb      	strb	r3, [r7, #23]
  return res;
 8008eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	371c      	adds	r7, #28
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd90      	pop	{r4, r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	20000124 	.word	0x20000124

08008ec0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	603a      	str	r2, [r7, #0]
 8008eca:	71fb      	strb	r3, [r7, #7]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008ed0:	79fb      	ldrb	r3, [r7, #7]
 8008ed2:	4a09      	ldr	r2, [pc, #36]	; (8008ef8 <disk_ioctl+0x38>)
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	4413      	add	r3, r2
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	691b      	ldr	r3, [r3, #16]
 8008edc:	79fa      	ldrb	r2, [r7, #7]
 8008ede:	4906      	ldr	r1, [pc, #24]	; (8008ef8 <disk_ioctl+0x38>)
 8008ee0:	440a      	add	r2, r1
 8008ee2:	7a10      	ldrb	r0, [r2, #8]
 8008ee4:	79b9      	ldrb	r1, [r7, #6]
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	4798      	blx	r3
 8008eea:	4603      	mov	r3, r0
 8008eec:	73fb      	strb	r3, [r7, #15]
  return res;
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	20000124 	.word	0x20000124

08008efc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008efc:	b480      	push	{r7}
 8008efe:	b085      	sub	sp, #20
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	3301      	adds	r3, #1
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008f0c:	89fb      	ldrh	r3, [r7, #14]
 8008f0e:	021b      	lsls	r3, r3, #8
 8008f10:	b21a      	sxth	r2, r3
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	b21b      	sxth	r3, r3
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	b21b      	sxth	r3, r3
 8008f1c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008f1e:	89fb      	ldrh	r3, [r7, #14]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b085      	sub	sp, #20
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	3303      	adds	r3, #3
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	021b      	lsls	r3, r3, #8
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	3202      	adds	r2, #2
 8008f44:	7812      	ldrb	r2, [r2, #0]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	021b      	lsls	r3, r3, #8
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	3201      	adds	r2, #1
 8008f52:	7812      	ldrb	r2, [r2, #0]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	021b      	lsls	r3, r3, #8
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	7812      	ldrb	r2, [r2, #0]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	60fb      	str	r3, [r7, #12]
	return rv;
 8008f64:	68fb      	ldr	r3, [r7, #12]
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3714      	adds	r7, #20
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008f72:	b480      	push	{r7}
 8008f74:	b083      	sub	sp, #12
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	1c5a      	adds	r2, r3, #1
 8008f82:	607a      	str	r2, [r7, #4]
 8008f84:	887a      	ldrh	r2, [r7, #2]
 8008f86:	b2d2      	uxtb	r2, r2
 8008f88:	701a      	strb	r2, [r3, #0]
 8008f8a:	887b      	ldrh	r3, [r7, #2]
 8008f8c:	0a1b      	lsrs	r3, r3, #8
 8008f8e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	1c5a      	adds	r2, r3, #1
 8008f94:	607a      	str	r2, [r7, #4]
 8008f96:	887a      	ldrh	r2, [r7, #2]
 8008f98:	b2d2      	uxtb	r2, r2
 8008f9a:	701a      	strb	r2, [r3, #0]
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	1c5a      	adds	r2, r3, #1
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	683a      	ldr	r2, [r7, #0]
 8008fba:	b2d2      	uxtb	r2, r2
 8008fbc:	701a      	strb	r2, [r3, #0]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	0a1b      	lsrs	r3, r3, #8
 8008fc2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	1c5a      	adds	r2, r3, #1
 8008fc8:	607a      	str	r2, [r7, #4]
 8008fca:	683a      	ldr	r2, [r7, #0]
 8008fcc:	b2d2      	uxtb	r2, r2
 8008fce:	701a      	strb	r2, [r3, #0]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	0a1b      	lsrs	r3, r3, #8
 8008fd4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	1c5a      	adds	r2, r3, #1
 8008fda:	607a      	str	r2, [r7, #4]
 8008fdc:	683a      	ldr	r2, [r7, #0]
 8008fde:	b2d2      	uxtb	r2, r2
 8008fe0:	701a      	strb	r2, [r3, #0]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	0a1b      	lsrs	r3, r3, #8
 8008fe6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	1c5a      	adds	r2, r3, #1
 8008fec:	607a      	str	r2, [r7, #4]
 8008fee:	683a      	ldr	r2, [r7, #0]
 8008ff0:	b2d2      	uxtb	r2, r2
 8008ff2:	701a      	strb	r2, [r3, #0]
}
 8008ff4:	bf00      	nop
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009000:	b480      	push	{r7}
 8009002:	b087      	sub	sp, #28
 8009004:	af00      	add	r7, sp, #0
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00d      	beq.n	8009036 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	1c5a      	adds	r2, r3, #1
 800901e:	617a      	str	r2, [r7, #20]
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	1c51      	adds	r1, r2, #1
 8009024:	6139      	str	r1, [r7, #16]
 8009026:	7812      	ldrb	r2, [r2, #0]
 8009028:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	3b01      	subs	r3, #1
 800902e:	607b      	str	r3, [r7, #4]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1f1      	bne.n	800901a <mem_cpy+0x1a>
	}
}
 8009036:	bf00      	nop
 8009038:	371c      	adds	r7, #28
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr

08009042 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009042:	b480      	push	{r7}
 8009044:	b087      	sub	sp, #28
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	617a      	str	r2, [r7, #20]
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	b2d2      	uxtb	r2, r2
 800905c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	3b01      	subs	r3, #1
 8009062:	607b      	str	r3, [r7, #4]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1f3      	bne.n	8009052 <mem_set+0x10>
}
 800906a:	bf00      	nop
 800906c:	371c      	adds	r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr

08009076 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009076:	b480      	push	{r7}
 8009078:	b089      	sub	sp, #36	; 0x24
 800907a:	af00      	add	r7, sp, #0
 800907c:	60f8      	str	r0, [r7, #12]
 800907e:	60b9      	str	r1, [r7, #8]
 8009080:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	61fb      	str	r3, [r7, #28]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800908a:	2300      	movs	r3, #0
 800908c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	1c5a      	adds	r2, r3, #1
 8009092:	61fa      	str	r2, [r7, #28]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	4619      	mov	r1, r3
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	61ba      	str	r2, [r7, #24]
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	1acb      	subs	r3, r1, r3
 80090a2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	607b      	str	r3, [r7, #4]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <mem_cmp+0x40>
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d0eb      	beq.n	800908e <mem_cmp+0x18>

	return r;
 80090b6:	697b      	ldr	r3, [r7, #20]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3724      	adds	r7, #36	; 0x24
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80090ce:	e002      	b.n	80090d6 <chk_chr+0x12>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	3301      	adds	r3, #1
 80090d4:	607b      	str	r3, [r7, #4]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d005      	beq.n	80090ea <chk_chr+0x26>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	461a      	mov	r2, r3
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d1f2      	bne.n	80090d0 <chk_chr+0xc>
	return *str;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	781b      	ldrb	r3, [r3, #0]
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	370c      	adds	r7, #12
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr
	...

080090fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009106:	2300      	movs	r3, #0
 8009108:	60bb      	str	r3, [r7, #8]
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	60fb      	str	r3, [r7, #12]
 800910e:	e029      	b.n	8009164 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009110:	4a27      	ldr	r2, [pc, #156]	; (80091b0 <chk_lock+0xb4>)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	011b      	lsls	r3, r3, #4
 8009116:	4413      	add	r3, r2
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d01d      	beq.n	800915a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800911e:	4a24      	ldr	r2, [pc, #144]	; (80091b0 <chk_lock+0xb4>)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	011b      	lsls	r3, r3, #4
 8009124:	4413      	add	r3, r2
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	429a      	cmp	r2, r3
 800912e:	d116      	bne.n	800915e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009130:	4a1f      	ldr	r2, [pc, #124]	; (80091b0 <chk_lock+0xb4>)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	011b      	lsls	r3, r3, #4
 8009136:	4413      	add	r3, r2
 8009138:	3304      	adds	r3, #4
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009140:	429a      	cmp	r2, r3
 8009142:	d10c      	bne.n	800915e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009144:	4a1a      	ldr	r2, [pc, #104]	; (80091b0 <chk_lock+0xb4>)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	011b      	lsls	r3, r3, #4
 800914a:	4413      	add	r3, r2
 800914c:	3308      	adds	r3, #8
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009154:	429a      	cmp	r2, r3
 8009156:	d102      	bne.n	800915e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009158:	e007      	b.n	800916a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800915a:	2301      	movs	r3, #1
 800915c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	3301      	adds	r3, #1
 8009162:	60fb      	str	r3, [r7, #12]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d9d2      	bls.n	8009110 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2b02      	cmp	r3, #2
 800916e:	d109      	bne.n	8009184 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d102      	bne.n	800917c <chk_lock+0x80>
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	2b02      	cmp	r3, #2
 800917a:	d101      	bne.n	8009180 <chk_lock+0x84>
 800917c:	2300      	movs	r3, #0
 800917e:	e010      	b.n	80091a2 <chk_lock+0xa6>
 8009180:	2312      	movs	r3, #18
 8009182:	e00e      	b.n	80091a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d108      	bne.n	800919c <chk_lock+0xa0>
 800918a:	4a09      	ldr	r2, [pc, #36]	; (80091b0 <chk_lock+0xb4>)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	011b      	lsls	r3, r3, #4
 8009190:	4413      	add	r3, r2
 8009192:	330c      	adds	r3, #12
 8009194:	881b      	ldrh	r3, [r3, #0]
 8009196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800919a:	d101      	bne.n	80091a0 <chk_lock+0xa4>
 800919c:	2310      	movs	r3, #16
 800919e:	e000      	b.n	80091a2 <chk_lock+0xa6>
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	20000104 	.word	0x20000104

080091b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80091ba:	2300      	movs	r3, #0
 80091bc:	607b      	str	r3, [r7, #4]
 80091be:	e002      	b.n	80091c6 <enq_lock+0x12>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	3301      	adds	r3, #1
 80091c4:	607b      	str	r3, [r7, #4]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d806      	bhi.n	80091da <enq_lock+0x26>
 80091cc:	4a09      	ldr	r2, [pc, #36]	; (80091f4 <enq_lock+0x40>)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	4413      	add	r3, r2
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1f2      	bne.n	80091c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2b02      	cmp	r3, #2
 80091de:	bf14      	ite	ne
 80091e0:	2301      	movne	r3, #1
 80091e2:	2300      	moveq	r3, #0
 80091e4:	b2db      	uxtb	r3, r3
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	370c      	adds	r7, #12
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	20000104 	.word	0x20000104

080091f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009202:	2300      	movs	r3, #0
 8009204:	60fb      	str	r3, [r7, #12]
 8009206:	e01f      	b.n	8009248 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009208:	4a41      	ldr	r2, [pc, #260]	; (8009310 <inc_lock+0x118>)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	011b      	lsls	r3, r3, #4
 800920e:	4413      	add	r3, r2
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	429a      	cmp	r2, r3
 8009218:	d113      	bne.n	8009242 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800921a:	4a3d      	ldr	r2, [pc, #244]	; (8009310 <inc_lock+0x118>)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	4413      	add	r3, r2
 8009222:	3304      	adds	r3, #4
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800922a:	429a      	cmp	r2, r3
 800922c:	d109      	bne.n	8009242 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800922e:	4a38      	ldr	r2, [pc, #224]	; (8009310 <inc_lock+0x118>)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	011b      	lsls	r3, r3, #4
 8009234:	4413      	add	r3, r2
 8009236:	3308      	adds	r3, #8
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800923e:	429a      	cmp	r2, r3
 8009240:	d006      	beq.n	8009250 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	3301      	adds	r3, #1
 8009246:	60fb      	str	r3, [r7, #12]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2b01      	cmp	r3, #1
 800924c:	d9dc      	bls.n	8009208 <inc_lock+0x10>
 800924e:	e000      	b.n	8009252 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009250:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2b02      	cmp	r3, #2
 8009256:	d132      	bne.n	80092be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009258:	2300      	movs	r3, #0
 800925a:	60fb      	str	r3, [r7, #12]
 800925c:	e002      	b.n	8009264 <inc_lock+0x6c>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	3301      	adds	r3, #1
 8009262:	60fb      	str	r3, [r7, #12]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2b01      	cmp	r3, #1
 8009268:	d806      	bhi.n	8009278 <inc_lock+0x80>
 800926a:	4a29      	ldr	r2, [pc, #164]	; (8009310 <inc_lock+0x118>)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	011b      	lsls	r3, r3, #4
 8009270:	4413      	add	r3, r2
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d1f2      	bne.n	800925e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2b02      	cmp	r3, #2
 800927c:	d101      	bne.n	8009282 <inc_lock+0x8a>
 800927e:	2300      	movs	r3, #0
 8009280:	e040      	b.n	8009304 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	4922      	ldr	r1, [pc, #136]	; (8009310 <inc_lock+0x118>)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	011b      	lsls	r3, r3, #4
 800928c:	440b      	add	r3, r1
 800928e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	689a      	ldr	r2, [r3, #8]
 8009294:	491e      	ldr	r1, [pc, #120]	; (8009310 <inc_lock+0x118>)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	011b      	lsls	r3, r3, #4
 800929a:	440b      	add	r3, r1
 800929c:	3304      	adds	r3, #4
 800929e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	695a      	ldr	r2, [r3, #20]
 80092a4:	491a      	ldr	r1, [pc, #104]	; (8009310 <inc_lock+0x118>)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	011b      	lsls	r3, r3, #4
 80092aa:	440b      	add	r3, r1
 80092ac:	3308      	adds	r3, #8
 80092ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80092b0:	4a17      	ldr	r2, [pc, #92]	; (8009310 <inc_lock+0x118>)
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	011b      	lsls	r3, r3, #4
 80092b6:	4413      	add	r3, r2
 80092b8:	330c      	adds	r3, #12
 80092ba:	2200      	movs	r2, #0
 80092bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d009      	beq.n	80092d8 <inc_lock+0xe0>
 80092c4:	4a12      	ldr	r2, [pc, #72]	; (8009310 <inc_lock+0x118>)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	011b      	lsls	r3, r3, #4
 80092ca:	4413      	add	r3, r2
 80092cc:	330c      	adds	r3, #12
 80092ce:	881b      	ldrh	r3, [r3, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d001      	beq.n	80092d8 <inc_lock+0xe0>
 80092d4:	2300      	movs	r3, #0
 80092d6:	e015      	b.n	8009304 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d108      	bne.n	80092f0 <inc_lock+0xf8>
 80092de:	4a0c      	ldr	r2, [pc, #48]	; (8009310 <inc_lock+0x118>)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	011b      	lsls	r3, r3, #4
 80092e4:	4413      	add	r3, r2
 80092e6:	330c      	adds	r3, #12
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	3301      	adds	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	e001      	b.n	80092f4 <inc_lock+0xfc>
 80092f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092f4:	4906      	ldr	r1, [pc, #24]	; (8009310 <inc_lock+0x118>)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	440b      	add	r3, r1
 80092fc:	330c      	adds	r3, #12
 80092fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	3301      	adds	r3, #1
}
 8009304:	4618      	mov	r0, r3
 8009306:	3714      	adds	r7, #20
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20000104 	.word	0x20000104

08009314 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	3b01      	subs	r3, #1
 8009320:	607b      	str	r3, [r7, #4]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d825      	bhi.n	8009374 <dec_lock+0x60>
		n = Files[i].ctr;
 8009328:	4a17      	ldr	r2, [pc, #92]	; (8009388 <dec_lock+0x74>)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	011b      	lsls	r3, r3, #4
 800932e:	4413      	add	r3, r2
 8009330:	330c      	adds	r3, #12
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009336:	89fb      	ldrh	r3, [r7, #14]
 8009338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800933c:	d101      	bne.n	8009342 <dec_lock+0x2e>
 800933e:	2300      	movs	r3, #0
 8009340:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009342:	89fb      	ldrh	r3, [r7, #14]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d002      	beq.n	800934e <dec_lock+0x3a>
 8009348:	89fb      	ldrh	r3, [r7, #14]
 800934a:	3b01      	subs	r3, #1
 800934c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800934e:	4a0e      	ldr	r2, [pc, #56]	; (8009388 <dec_lock+0x74>)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	4413      	add	r3, r2
 8009356:	330c      	adds	r3, #12
 8009358:	89fa      	ldrh	r2, [r7, #14]
 800935a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800935c:	89fb      	ldrh	r3, [r7, #14]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d105      	bne.n	800936e <dec_lock+0x5a>
 8009362:	4a09      	ldr	r2, [pc, #36]	; (8009388 <dec_lock+0x74>)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	011b      	lsls	r3, r3, #4
 8009368:	4413      	add	r3, r2
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800936e:	2300      	movs	r3, #0
 8009370:	737b      	strb	r3, [r7, #13]
 8009372:	e001      	b.n	8009378 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009374:	2302      	movs	r3, #2
 8009376:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009378:	7b7b      	ldrb	r3, [r7, #13]
}
 800937a:	4618      	mov	r0, r3
 800937c:	3714      	adds	r7, #20
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	20000104 	.word	0x20000104

0800938c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800938c:	b480      	push	{r7}
 800938e:	b085      	sub	sp, #20
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009394:	2300      	movs	r3, #0
 8009396:	60fb      	str	r3, [r7, #12]
 8009398:	e010      	b.n	80093bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800939a:	4a0d      	ldr	r2, [pc, #52]	; (80093d0 <clear_lock+0x44>)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	011b      	lsls	r3, r3, #4
 80093a0:	4413      	add	r3, r2
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d105      	bne.n	80093b6 <clear_lock+0x2a>
 80093aa:	4a09      	ldr	r2, [pc, #36]	; (80093d0 <clear_lock+0x44>)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	4413      	add	r3, r2
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	3301      	adds	r3, #1
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d9eb      	bls.n	800939a <clear_lock+0xe>
	}
}
 80093c2:	bf00      	nop
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	20000104 	.word	0x20000104

080093d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b086      	sub	sp, #24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80093dc:	2300      	movs	r3, #0
 80093de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	78db      	ldrb	r3, [r3, #3]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d034      	beq.n	8009452 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	7858      	ldrb	r0, [r3, #1]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80093f8:	2301      	movs	r3, #1
 80093fa:	697a      	ldr	r2, [r7, #20]
 80093fc:	f7ff fd40 	bl	8008e80 <disk_write>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d002      	beq.n	800940c <sync_window+0x38>
			res = FR_DISK_ERR;
 8009406:	2301      	movs	r3, #1
 8009408:	73fb      	strb	r3, [r7, #15]
 800940a:	e022      	b.n	8009452 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	1ad2      	subs	r2, r2, r3
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6a1b      	ldr	r3, [r3, #32]
 800941e:	429a      	cmp	r2, r3
 8009420:	d217      	bcs.n	8009452 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	789b      	ldrb	r3, [r3, #2]
 8009426:	613b      	str	r3, [r7, #16]
 8009428:	e010      	b.n	800944c <sync_window+0x78>
					wsect += fs->fsize;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	4413      	add	r3, r2
 8009432:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	7858      	ldrb	r0, [r3, #1]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800943e:	2301      	movs	r3, #1
 8009440:	697a      	ldr	r2, [r7, #20]
 8009442:	f7ff fd1d 	bl	8008e80 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	3b01      	subs	r3, #1
 800944a:	613b      	str	r3, [r7, #16]
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	2b01      	cmp	r3, #1
 8009450:	d8eb      	bhi.n	800942a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009452:	7bfb      	ldrb	r3, [r7, #15]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3718      	adds	r7, #24
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	429a      	cmp	r2, r3
 8009472:	d01b      	beq.n	80094ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff ffad 	bl	80093d4 <sync_window>
 800947a:	4603      	mov	r3, r0
 800947c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800947e:	7bfb      	ldrb	r3, [r7, #15]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d113      	bne.n	80094ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	7858      	ldrb	r0, [r3, #1]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800948e:	2301      	movs	r3, #1
 8009490:	683a      	ldr	r2, [r7, #0]
 8009492:	f7ff fcd5 	bl	8008e40 <disk_read>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d004      	beq.n	80094a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800949c:	f04f 33ff 	mov.w	r3, #4294967295
 80094a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	683a      	ldr	r2, [r7, #0]
 80094aa:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80094ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
	...

080094b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff ff87 	bl	80093d4 <sync_window>
 80094c6:	4603      	mov	r3, r0
 80094c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80094ca:	7bfb      	ldrb	r3, [r7, #15]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d159      	bne.n	8009584 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d149      	bne.n	800956c <sync_fs+0xb4>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	791b      	ldrb	r3, [r3, #4]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d145      	bne.n	800956c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	899b      	ldrh	r3, [r3, #12]
 80094ea:	461a      	mov	r2, r3
 80094ec:	2100      	movs	r1, #0
 80094ee:	f7ff fda8 	bl	8009042 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	3338      	adds	r3, #56	; 0x38
 80094f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80094fa:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80094fe:	4618      	mov	r0, r3
 8009500:	f7ff fd37 	bl	8008f72 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	3338      	adds	r3, #56	; 0x38
 8009508:	4921      	ldr	r1, [pc, #132]	; (8009590 <sync_fs+0xd8>)
 800950a:	4618      	mov	r0, r3
 800950c:	f7ff fd4c 	bl	8008fa8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3338      	adds	r3, #56	; 0x38
 8009514:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009518:	491e      	ldr	r1, [pc, #120]	; (8009594 <sync_fs+0xdc>)
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff fd44 	bl	8008fa8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	3338      	adds	r3, #56	; 0x38
 8009524:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	4619      	mov	r1, r3
 800952e:	4610      	mov	r0, r2
 8009530:	f7ff fd3a 	bl	8008fa8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	3338      	adds	r3, #56	; 0x38
 8009538:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	4619      	mov	r1, r3
 8009542:	4610      	mov	r0, r2
 8009544:	f7ff fd30 	bl	8008fa8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954c:	1c5a      	adds	r2, r3, #1
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	7858      	ldrb	r0, [r3, #1]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009560:	2301      	movs	r3, #1
 8009562:	f7ff fc8d 	bl	8008e80 <disk_write>
			fs->fsi_flag = 0;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	785b      	ldrb	r3, [r3, #1]
 8009570:	2200      	movs	r2, #0
 8009572:	2100      	movs	r1, #0
 8009574:	4618      	mov	r0, r3
 8009576:	f7ff fca3 	bl	8008ec0 <disk_ioctl>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d001      	beq.n	8009584 <sync_fs+0xcc>
 8009580:	2301      	movs	r3, #1
 8009582:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009584:	7bfb      	ldrb	r3, [r7, #15]
}
 8009586:	4618      	mov	r0, r3
 8009588:	3710      	adds	r7, #16
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	41615252 	.word	0x41615252
 8009594:	61417272 	.word	0x61417272

08009598 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009598:	b480      	push	{r7}
 800959a:	b083      	sub	sp, #12
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	3b02      	subs	r3, #2
 80095a6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	69db      	ldr	r3, [r3, #28]
 80095ac:	1e9a      	subs	r2, r3, #2
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d801      	bhi.n	80095b8 <clust2sect+0x20>
 80095b4:	2300      	movs	r3, #0
 80095b6:	e008      	b.n	80095ca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	895b      	ldrh	r3, [r3, #10]
 80095bc:	461a      	mov	r2, r3
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	fb03 f202 	mul.w	r2, r3, r2
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c8:	4413      	add	r3, r2
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b086      	sub	sp, #24
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
 80095de:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d904      	bls.n	80095f6 <get_fat+0x20>
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	69da      	ldr	r2, [r3, #28]
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d802      	bhi.n	80095fc <get_fat+0x26>
		val = 1;	/* Internal error */
 80095f6:	2301      	movs	r3, #1
 80095f8:	617b      	str	r3, [r7, #20]
 80095fa:	e0b7      	b.n	800976c <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80095fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009600:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	2b02      	cmp	r3, #2
 8009608:	d05a      	beq.n	80096c0 <get_fat+0xea>
 800960a:	2b03      	cmp	r3, #3
 800960c:	d07d      	beq.n	800970a <get_fat+0x134>
 800960e:	2b01      	cmp	r3, #1
 8009610:	f040 80a2 	bne.w	8009758 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	60fb      	str	r3, [r7, #12]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	085b      	lsrs	r3, r3, #1
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4413      	add	r3, r2
 8009620:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	899b      	ldrh	r3, [r3, #12]
 800962a:	4619      	mov	r1, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009632:	4413      	add	r3, r2
 8009634:	4619      	mov	r1, r3
 8009636:	6938      	ldr	r0, [r7, #16]
 8009638:	f7ff ff10 	bl	800945c <move_window>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	f040 808d 	bne.w	800975e <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	60fa      	str	r2, [r7, #12]
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	8992      	ldrh	r2, [r2, #12]
 800964e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009652:	fb02 f201 	mul.w	r2, r2, r1
 8009656:	1a9b      	subs	r3, r3, r2
 8009658:	693a      	ldr	r2, [r7, #16]
 800965a:	4413      	add	r3, r2
 800965c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009660:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	899b      	ldrh	r3, [r3, #12]
 800966a:	4619      	mov	r1, r3
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009672:	4413      	add	r3, r2
 8009674:	4619      	mov	r1, r3
 8009676:	6938      	ldr	r0, [r7, #16]
 8009678:	f7ff fef0 	bl	800945c <move_window>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d16f      	bne.n	8009762 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	899b      	ldrh	r3, [r3, #12]
 8009686:	461a      	mov	r2, r3
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	fbb3 f1f2 	udiv	r1, r3, r2
 800968e:	fb02 f201 	mul.w	r2, r2, r1
 8009692:	1a9b      	subs	r3, r3, r2
 8009694:	693a      	ldr	r2, [r7, #16]
 8009696:	4413      	add	r3, r2
 8009698:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800969c:	021b      	lsls	r3, r3, #8
 800969e:	461a      	mov	r2, r3
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	f003 0301 	and.w	r3, r3, #1
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d002      	beq.n	80096b6 <get_fat+0xe0>
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	091b      	lsrs	r3, r3, #4
 80096b4:	e002      	b.n	80096bc <get_fat+0xe6>
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096bc:	617b      	str	r3, [r7, #20]
			break;
 80096be:	e055      	b.n	800976c <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	899b      	ldrh	r3, [r3, #12]
 80096c8:	085b      	lsrs	r3, r3, #1
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	4619      	mov	r1, r3
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	fbb3 f3f1 	udiv	r3, r3, r1
 80096d4:	4413      	add	r3, r2
 80096d6:	4619      	mov	r1, r3
 80096d8:	6938      	ldr	r0, [r7, #16]
 80096da:	f7ff febf 	bl	800945c <move_window>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d140      	bne.n	8009766 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	005b      	lsls	r3, r3, #1
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	8992      	ldrh	r2, [r2, #12]
 80096f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80096f6:	fb02 f200 	mul.w	r2, r2, r0
 80096fa:	1a9b      	subs	r3, r3, r2
 80096fc:	440b      	add	r3, r1
 80096fe:	4618      	mov	r0, r3
 8009700:	f7ff fbfc 	bl	8008efc <ld_word>
 8009704:	4603      	mov	r3, r0
 8009706:	617b      	str	r3, [r7, #20]
			break;
 8009708:	e030      	b.n	800976c <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	899b      	ldrh	r3, [r3, #12]
 8009712:	089b      	lsrs	r3, r3, #2
 8009714:	b29b      	uxth	r3, r3
 8009716:	4619      	mov	r1, r3
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	fbb3 f3f1 	udiv	r3, r3, r1
 800971e:	4413      	add	r3, r2
 8009720:	4619      	mov	r1, r3
 8009722:	6938      	ldr	r0, [r7, #16]
 8009724:	f7ff fe9a 	bl	800945c <move_window>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d11d      	bne.n	800976a <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	8992      	ldrh	r2, [r2, #12]
 800973c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009740:	fb02 f200 	mul.w	r2, r2, r0
 8009744:	1a9b      	subs	r3, r3, r2
 8009746:	440b      	add	r3, r1
 8009748:	4618      	mov	r0, r3
 800974a:	f7ff fbef 	bl	8008f2c <ld_dword>
 800974e:	4603      	mov	r3, r0
 8009750:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009754:	617b      	str	r3, [r7, #20]
			break;
 8009756:	e009      	b.n	800976c <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009758:	2301      	movs	r3, #1
 800975a:	617b      	str	r3, [r7, #20]
 800975c:	e006      	b.n	800976c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800975e:	bf00      	nop
 8009760:	e004      	b.n	800976c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009762:	bf00      	nop
 8009764:	e002      	b.n	800976c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009766:	bf00      	nop
 8009768:	e000      	b.n	800976c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800976a:	bf00      	nop
		}
	}

	return val;
 800976c:	697b      	ldr	r3, [r7, #20]
}
 800976e:	4618      	mov	r0, r3
 8009770:	3718      	adds	r7, #24
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009776:	b590      	push	{r4, r7, lr}
 8009778:	b089      	sub	sp, #36	; 0x24
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009782:	2302      	movs	r3, #2
 8009784:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	2b01      	cmp	r3, #1
 800978a:	f240 8106 	bls.w	800999a <put_fat+0x224>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	69da      	ldr	r2, [r3, #28]
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	429a      	cmp	r2, r3
 8009796:	f240 8100 	bls.w	800999a <put_fat+0x224>
		switch (fs->fs_type) {
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	2b02      	cmp	r3, #2
 80097a0:	f000 8088 	beq.w	80098b4 <put_fat+0x13e>
 80097a4:	2b03      	cmp	r3, #3
 80097a6:	f000 80b0 	beq.w	800990a <put_fat+0x194>
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	f040 80f5 	bne.w	800999a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	61bb      	str	r3, [r7, #24]
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	085b      	lsrs	r3, r3, #1
 80097b8:	69ba      	ldr	r2, [r7, #24]
 80097ba:	4413      	add	r3, r2
 80097bc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	899b      	ldrh	r3, [r3, #12]
 80097c6:	4619      	mov	r1, r3
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80097ce:	4413      	add	r3, r2
 80097d0:	4619      	mov	r1, r3
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f7ff fe42 	bl	800945c <move_window>
 80097d8:	4603      	mov	r3, r0
 80097da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80097dc:	7ffb      	ldrb	r3, [r7, #31]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f040 80d4 	bne.w	800998c <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	61ba      	str	r2, [r7, #24]
 80097f0:	68fa      	ldr	r2, [r7, #12]
 80097f2:	8992      	ldrh	r2, [r2, #12]
 80097f4:	fbb3 f0f2 	udiv	r0, r3, r2
 80097f8:	fb02 f200 	mul.w	r2, r2, r0
 80097fc:	1a9b      	subs	r3, r3, r2
 80097fe:	440b      	add	r3, r1
 8009800:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	f003 0301 	and.w	r3, r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00d      	beq.n	8009828 <put_fat+0xb2>
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	b25b      	sxtb	r3, r3
 8009812:	f003 030f 	and.w	r3, r3, #15
 8009816:	b25a      	sxtb	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	b2db      	uxtb	r3, r3
 800981c:	011b      	lsls	r3, r3, #4
 800981e:	b25b      	sxtb	r3, r3
 8009820:	4313      	orrs	r3, r2
 8009822:	b25b      	sxtb	r3, r3
 8009824:	b2db      	uxtb	r3, r3
 8009826:	e001      	b.n	800982c <put_fat+0xb6>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	b2db      	uxtb	r3, r3
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2201      	movs	r2, #1
 8009834:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	899b      	ldrh	r3, [r3, #12]
 800983e:	4619      	mov	r1, r3
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	fbb3 f3f1 	udiv	r3, r3, r1
 8009846:	4413      	add	r3, r2
 8009848:	4619      	mov	r1, r3
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f7ff fe06 	bl	800945c <move_window>
 8009850:	4603      	mov	r3, r0
 8009852:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009854:	7ffb      	ldrb	r3, [r7, #31]
 8009856:	2b00      	cmp	r3, #0
 8009858:	f040 809a 	bne.w	8009990 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	899b      	ldrh	r3, [r3, #12]
 8009866:	461a      	mov	r2, r3
 8009868:	69bb      	ldr	r3, [r7, #24]
 800986a:	fbb3 f0f2 	udiv	r0, r3, r2
 800986e:	fb02 f200 	mul.w	r2, r2, r0
 8009872:	1a9b      	subs	r3, r3, r2
 8009874:	440b      	add	r3, r1
 8009876:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	2b00      	cmp	r3, #0
 8009880:	d003      	beq.n	800988a <put_fat+0x114>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	091b      	lsrs	r3, r3, #4
 8009886:	b2db      	uxtb	r3, r3
 8009888:	e00e      	b.n	80098a8 <put_fat+0x132>
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	b25b      	sxtb	r3, r3
 8009890:	f023 030f 	bic.w	r3, r3, #15
 8009894:	b25a      	sxtb	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	0a1b      	lsrs	r3, r3, #8
 800989a:	b25b      	sxtb	r3, r3
 800989c:	f003 030f 	and.w	r3, r3, #15
 80098a0:	b25b      	sxtb	r3, r3
 80098a2:	4313      	orrs	r3, r2
 80098a4:	b25b      	sxtb	r3, r3
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2201      	movs	r2, #1
 80098b0:	70da      	strb	r2, [r3, #3]
			break;
 80098b2:	e072      	b.n	800999a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	899b      	ldrh	r3, [r3, #12]
 80098bc:	085b      	lsrs	r3, r3, #1
 80098be:	b29b      	uxth	r3, r3
 80098c0:	4619      	mov	r1, r3
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80098c8:	4413      	add	r3, r2
 80098ca:	4619      	mov	r1, r3
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff fdc5 	bl	800945c <move_window>
 80098d2:	4603      	mov	r3, r0
 80098d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80098d6:	7ffb      	ldrb	r3, [r7, #31]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d15b      	bne.n	8009994 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	005b      	lsls	r3, r3, #1
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	8992      	ldrh	r2, [r2, #12]
 80098ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80098ee:	fb02 f200 	mul.w	r2, r2, r0
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	440b      	add	r3, r1
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	b292      	uxth	r2, r2
 80098fa:	4611      	mov	r1, r2
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff fb38 	bl	8008f72 <st_word>
			fs->wflag = 1;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2201      	movs	r2, #1
 8009906:	70da      	strb	r2, [r3, #3]
			break;
 8009908:	e047      	b.n	800999a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	899b      	ldrh	r3, [r3, #12]
 8009912:	089b      	lsrs	r3, r3, #2
 8009914:	b29b      	uxth	r3, r3
 8009916:	4619      	mov	r1, r3
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	fbb3 f3f1 	udiv	r3, r3, r1
 800991e:	4413      	add	r3, r2
 8009920:	4619      	mov	r1, r3
 8009922:	68f8      	ldr	r0, [r7, #12]
 8009924:	f7ff fd9a 	bl	800945c <move_window>
 8009928:	4603      	mov	r3, r0
 800992a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800992c:	7ffb      	ldrb	r3, [r7, #31]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d132      	bne.n	8009998 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	8992      	ldrh	r2, [r2, #12]
 8009946:	fbb3 f0f2 	udiv	r0, r3, r2
 800994a:	fb02 f200 	mul.w	r2, r2, r0
 800994e:	1a9b      	subs	r3, r3, r2
 8009950:	440b      	add	r3, r1
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff faea 	bl	8008f2c <ld_dword>
 8009958:	4603      	mov	r3, r0
 800995a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800995e:	4323      	orrs	r3, r4
 8009960:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	68fa      	ldr	r2, [r7, #12]
 800996e:	8992      	ldrh	r2, [r2, #12]
 8009970:	fbb3 f0f2 	udiv	r0, r3, r2
 8009974:	fb02 f200 	mul.w	r2, r2, r0
 8009978:	1a9b      	subs	r3, r3, r2
 800997a:	440b      	add	r3, r1
 800997c:	6879      	ldr	r1, [r7, #4]
 800997e:	4618      	mov	r0, r3
 8009980:	f7ff fb12 	bl	8008fa8 <st_dword>
			fs->wflag = 1;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	70da      	strb	r2, [r3, #3]
			break;
 800998a:	e006      	b.n	800999a <put_fat+0x224>
			if (res != FR_OK) break;
 800998c:	bf00      	nop
 800998e:	e004      	b.n	800999a <put_fat+0x224>
			if (res != FR_OK) break;
 8009990:	bf00      	nop
 8009992:	e002      	b.n	800999a <put_fat+0x224>
			if (res != FR_OK) break;
 8009994:	bf00      	nop
 8009996:	e000      	b.n	800999a <put_fat+0x224>
			if (res != FR_OK) break;
 8009998:	bf00      	nop
		}
	}
	return res;
 800999a:	7ffb      	ldrb	r3, [r7, #31]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3724      	adds	r7, #36	; 0x24
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd90      	pop	{r4, r7, pc}

080099a4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d904      	bls.n	80099ca <remove_chain+0x26>
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	69da      	ldr	r2, [r3, #28]
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d801      	bhi.n	80099ce <remove_chain+0x2a>
 80099ca:	2302      	movs	r3, #2
 80099cc:	e04b      	b.n	8009a66 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00c      	beq.n	80099ee <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80099d4:	f04f 32ff 	mov.w	r2, #4294967295
 80099d8:	6879      	ldr	r1, [r7, #4]
 80099da:	69b8      	ldr	r0, [r7, #24]
 80099dc:	f7ff fecb 	bl	8009776 <put_fat>
 80099e0:	4603      	mov	r3, r0
 80099e2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80099e4:	7ffb      	ldrb	r3, [r7, #31]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d001      	beq.n	80099ee <remove_chain+0x4a>
 80099ea:	7ffb      	ldrb	r3, [r7, #31]
 80099ec:	e03b      	b.n	8009a66 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80099ee:	68b9      	ldr	r1, [r7, #8]
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f7ff fdf0 	bl	80095d6 <get_fat>
 80099f6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d031      	beq.n	8009a62 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	d101      	bne.n	8009a08 <remove_chain+0x64>
 8009a04:	2302      	movs	r3, #2
 8009a06:	e02e      	b.n	8009a66 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a0e:	d101      	bne.n	8009a14 <remove_chain+0x70>
 8009a10:	2301      	movs	r3, #1
 8009a12:	e028      	b.n	8009a66 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009a14:	2200      	movs	r2, #0
 8009a16:	68b9      	ldr	r1, [r7, #8]
 8009a18:	69b8      	ldr	r0, [r7, #24]
 8009a1a:	f7ff feac 	bl	8009776 <put_fat>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009a22:	7ffb      	ldrb	r3, [r7, #31]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d001      	beq.n	8009a2c <remove_chain+0x88>
 8009a28:	7ffb      	ldrb	r3, [r7, #31]
 8009a2a:	e01c      	b.n	8009a66 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	699a      	ldr	r2, [r3, #24]
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	69db      	ldr	r3, [r3, #28]
 8009a34:	3b02      	subs	r3, #2
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d20b      	bcs.n	8009a52 <remove_chain+0xae>
			fs->free_clst++;
 8009a3a:	69bb      	ldr	r3, [r7, #24]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	1c5a      	adds	r2, r3, #1
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	791b      	ldrb	r3, [r3, #4]
 8009a48:	f043 0301 	orr.w	r3, r3, #1
 8009a4c:	b2da      	uxtb	r2, r3
 8009a4e:	69bb      	ldr	r3, [r7, #24]
 8009a50:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009a56:	69bb      	ldr	r3, [r7, #24]
 8009a58:	69da      	ldr	r2, [r3, #28]
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d8c6      	bhi.n	80099ee <remove_chain+0x4a>
 8009a60:	e000      	b.n	8009a64 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009a62:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009a64:	2300      	movs	r3, #0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3720      	adds	r7, #32
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b088      	sub	sp, #32
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
 8009a76:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d10d      	bne.n	8009aa0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d004      	beq.n	8009a9a <create_chain+0x2c>
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	69da      	ldr	r2, [r3, #28]
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d81b      	bhi.n	8009ad2 <create_chain+0x64>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	61bb      	str	r3, [r7, #24]
 8009a9e:	e018      	b.n	8009ad2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009aa0:	6839      	ldr	r1, [r7, #0]
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f7ff fd97 	bl	80095d6 <get_fat>
 8009aa8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d801      	bhi.n	8009ab4 <create_chain+0x46>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e070      	b.n	8009b96 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aba:	d101      	bne.n	8009ac0 <create_chain+0x52>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	e06a      	b.n	8009b96 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	69da      	ldr	r2, [r3, #28]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d901      	bls.n	8009ace <create_chain+0x60>
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	e063      	b.n	8009b96 <create_chain+0x128>
		scl = clst;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	69da      	ldr	r2, [r3, #28]
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d807      	bhi.n	8009af6 <create_chain+0x88>
				ncl = 2;
 8009ae6:	2302      	movs	r3, #2
 8009ae8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009aea:	69fa      	ldr	r2, [r7, #28]
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d901      	bls.n	8009af6 <create_chain+0x88>
 8009af2:	2300      	movs	r3, #0
 8009af4:	e04f      	b.n	8009b96 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009af6:	69f9      	ldr	r1, [r7, #28]
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff fd6c 	bl	80095d6 <get_fat>
 8009afe:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00e      	beq.n	8009b24 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d003      	beq.n	8009b14 <create_chain+0xa6>
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b12:	d101      	bne.n	8009b18 <create_chain+0xaa>
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	e03e      	b.n	8009b96 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009b18:	69fa      	ldr	r2, [r7, #28]
 8009b1a:	69bb      	ldr	r3, [r7, #24]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d1da      	bne.n	8009ad6 <create_chain+0x68>
 8009b20:	2300      	movs	r3, #0
 8009b22:	e038      	b.n	8009b96 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009b24:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009b26:	f04f 32ff 	mov.w	r2, #4294967295
 8009b2a:	69f9      	ldr	r1, [r7, #28]
 8009b2c:	6938      	ldr	r0, [r7, #16]
 8009b2e:	f7ff fe22 	bl	8009776 <put_fat>
 8009b32:	4603      	mov	r3, r0
 8009b34:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009b36:	7dfb      	ldrb	r3, [r7, #23]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d109      	bne.n	8009b50 <create_chain+0xe2>
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d006      	beq.n	8009b50 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009b42:	69fa      	ldr	r2, [r7, #28]
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	6938      	ldr	r0, [r7, #16]
 8009b48:	f7ff fe15 	bl	8009776 <put_fat>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009b50:	7dfb      	ldrb	r3, [r7, #23]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d116      	bne.n	8009b84 <create_chain+0x116>
		fs->last_clst = ncl;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	69fa      	ldr	r2, [r7, #28]
 8009b5a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	699a      	ldr	r2, [r3, #24]
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	69db      	ldr	r3, [r3, #28]
 8009b64:	3b02      	subs	r3, #2
 8009b66:	429a      	cmp	r2, r3
 8009b68:	d804      	bhi.n	8009b74 <create_chain+0x106>
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	1e5a      	subs	r2, r3, #1
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	791b      	ldrb	r3, [r3, #4]
 8009b78:	f043 0301 	orr.w	r3, r3, #1
 8009b7c:	b2da      	uxtb	r2, r3
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	711a      	strb	r2, [r3, #4]
 8009b82:	e007      	b.n	8009b94 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009b84:	7dfb      	ldrb	r3, [r7, #23]
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d102      	bne.n	8009b90 <create_chain+0x122>
 8009b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b8e:	e000      	b.n	8009b92 <create_chain+0x124>
 8009b90:	2301      	movs	r3, #1
 8009b92:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009b94:	69fb      	ldr	r3, [r7, #28]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3720      	adds	r7, #32
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009b9e:	b480      	push	{r7}
 8009ba0:	b087      	sub	sp, #28
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
 8009ba6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	899b      	ldrh	r3, [r3, #12]
 8009bba:	461a      	mov	r2, r3
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	8952      	ldrh	r2, [r2, #10]
 8009bc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009bca:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	1d1a      	adds	r2, r3, #4
 8009bd0:	613a      	str	r2, [r7, #16]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d101      	bne.n	8009be0 <clmt_clust+0x42>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	e010      	b.n	8009c02 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8009be0:	697a      	ldr	r2, [r7, #20]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d307      	bcc.n	8009bf8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8009be8:	697a      	ldr	r2, [r7, #20]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	1ad3      	subs	r3, r2, r3
 8009bee:	617b      	str	r3, [r7, #20]
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009bf6:	e7e9      	b.n	8009bcc <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8009bf8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	4413      	add	r3, r2
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	371c      	adds	r7, #28
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr

08009c0e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009c0e:	b580      	push	{r7, lr}
 8009c10:	b086      	sub	sp, #24
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
 8009c16:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009c24:	d204      	bcs.n	8009c30 <dir_sdi+0x22>
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	f003 031f 	and.w	r3, r3, #31
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009c30:	2302      	movs	r3, #2
 8009c32:	e071      	b.n	8009d18 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	683a      	ldr	r2, [r7, #0]
 8009c38:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d106      	bne.n	8009c54 <dir_sdi+0x46>
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d902      	bls.n	8009c54 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c52:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10c      	bne.n	8009c74 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	095b      	lsrs	r3, r3, #5
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	8912      	ldrh	r2, [r2, #8]
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d301      	bcc.n	8009c6a <dir_sdi+0x5c>
 8009c66:	2302      	movs	r3, #2
 8009c68:	e056      	b.n	8009d18 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	61da      	str	r2, [r3, #28]
 8009c72:	e02d      	b.n	8009cd0 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	895b      	ldrh	r3, [r3, #10]
 8009c78:	461a      	mov	r2, r3
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	899b      	ldrh	r3, [r3, #12]
 8009c7e:	fb03 f302 	mul.w	r3, r3, r2
 8009c82:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009c84:	e019      	b.n	8009cba <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6979      	ldr	r1, [r7, #20]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7ff fca3 	bl	80095d6 <get_fat>
 8009c90:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c98:	d101      	bne.n	8009c9e <dir_sdi+0x90>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e03c      	b.n	8009d18 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d904      	bls.n	8009cae <dir_sdi+0xa0>
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	69da      	ldr	r2, [r3, #28]
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d801      	bhi.n	8009cb2 <dir_sdi+0xa4>
 8009cae:	2302      	movs	r3, #2
 8009cb0:	e032      	b.n	8009d18 <dir_sdi+0x10a>
			ofs -= csz;
 8009cb2:	683a      	ldr	r2, [r7, #0]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d2e1      	bcs.n	8009c86 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8009cc2:	6979      	ldr	r1, [r7, #20]
 8009cc4:	6938      	ldr	r0, [r7, #16]
 8009cc6:	f7ff fc67 	bl	8009598 <clust2sect>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	697a      	ldr	r2, [r7, #20]
 8009cd4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	69db      	ldr	r3, [r3, #28]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d101      	bne.n	8009ce2 <dir_sdi+0xd4>
 8009cde:	2302      	movs	r3, #2
 8009ce0:	e01a      	b.n	8009d18 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	69da      	ldr	r2, [r3, #28]
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	899b      	ldrh	r3, [r3, #12]
 8009cea:	4619      	mov	r1, r3
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8009cf2:	441a      	add	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	899b      	ldrh	r3, [r3, #12]
 8009d02:	461a      	mov	r2, r3
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	fbb3 f0f2 	udiv	r0, r3, r2
 8009d0a:	fb02 f200 	mul.w	r2, r2, r0
 8009d0e:	1a9b      	subs	r3, r3, r2
 8009d10:	18ca      	adds	r2, r1, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009d16:	2300      	movs	r3, #0
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3718      	adds	r7, #24
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b086      	sub	sp, #24
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	695b      	ldr	r3, [r3, #20]
 8009d34:	3320      	adds	r3, #32
 8009d36:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	69db      	ldr	r3, [r3, #28]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d003      	beq.n	8009d48 <dir_next+0x28>
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009d46:	d301      	bcc.n	8009d4c <dir_next+0x2c>
 8009d48:	2304      	movs	r3, #4
 8009d4a:	e0bb      	b.n	8009ec4 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	899b      	ldrh	r3, [r3, #12]
 8009d50:	461a      	mov	r2, r3
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d58:	fb02 f201 	mul.w	r2, r2, r1
 8009d5c:	1a9b      	subs	r3, r3, r2
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f040 809d 	bne.w	8009e9e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	69db      	ldr	r3, [r3, #28]
 8009d68:	1c5a      	adds	r2, r3, #1
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	699b      	ldr	r3, [r3, #24]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d10b      	bne.n	8009d8e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	095b      	lsrs	r3, r3, #5
 8009d7a:	68fa      	ldr	r2, [r7, #12]
 8009d7c:	8912      	ldrh	r2, [r2, #8]
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	f0c0 808d 	bcc.w	8009e9e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	61da      	str	r2, [r3, #28]
 8009d8a:	2304      	movs	r3, #4
 8009d8c:	e09a      	b.n	8009ec4 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	899b      	ldrh	r3, [r3, #12]
 8009d92:	461a      	mov	r2, r3
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	8952      	ldrh	r2, [r2, #10]
 8009d9e:	3a01      	subs	r2, #1
 8009da0:	4013      	ands	r3, r2
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d17b      	bne.n	8009e9e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	699b      	ldr	r3, [r3, #24]
 8009dac:	4619      	mov	r1, r3
 8009dae:	4610      	mov	r0, r2
 8009db0:	f7ff fc11 	bl	80095d6 <get_fat>
 8009db4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d801      	bhi.n	8009dc0 <dir_next+0xa0>
 8009dbc:	2302      	movs	r3, #2
 8009dbe:	e081      	b.n	8009ec4 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc6:	d101      	bne.n	8009dcc <dir_next+0xac>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e07b      	b.n	8009ec4 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	69da      	ldr	r2, [r3, #28]
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d859      	bhi.n	8009e8a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d104      	bne.n	8009de6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	61da      	str	r2, [r3, #28]
 8009de2:	2304      	movs	r3, #4
 8009de4:	e06e      	b.n	8009ec4 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	699b      	ldr	r3, [r3, #24]
 8009dec:	4619      	mov	r1, r3
 8009dee:	4610      	mov	r0, r2
 8009df0:	f7ff fe3d 	bl	8009a6e <create_chain>
 8009df4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d101      	bne.n	8009e00 <dir_next+0xe0>
 8009dfc:	2307      	movs	r3, #7
 8009dfe:	e061      	b.n	8009ec4 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d101      	bne.n	8009e0a <dir_next+0xea>
 8009e06:	2302      	movs	r3, #2
 8009e08:	e05c      	b.n	8009ec4 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e10:	d101      	bne.n	8009e16 <dir_next+0xf6>
 8009e12:	2301      	movs	r3, #1
 8009e14:	e056      	b.n	8009ec4 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009e16:	68f8      	ldr	r0, [r7, #12]
 8009e18:	f7ff fadc 	bl	80093d4 <sync_window>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d001      	beq.n	8009e26 <dir_next+0x106>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e04e      	b.n	8009ec4 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	899b      	ldrh	r3, [r3, #12]
 8009e30:	461a      	mov	r2, r3
 8009e32:	2100      	movs	r1, #0
 8009e34:	f7ff f905 	bl	8009042 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009e38:	2300      	movs	r3, #0
 8009e3a:	613b      	str	r3, [r7, #16]
 8009e3c:	6979      	ldr	r1, [r7, #20]
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f7ff fbaa 	bl	8009598 <clust2sect>
 8009e44:	4602      	mov	r2, r0
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	635a      	str	r2, [r3, #52]	; 0x34
 8009e4a:	e012      	b.n	8009e72 <dir_next+0x152>
						fs->wflag = 1;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f7ff fabe 	bl	80093d4 <sync_window>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d001      	beq.n	8009e62 <dir_next+0x142>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e030      	b.n	8009ec4 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	3301      	adds	r3, #1
 8009e66:	613b      	str	r3, [r7, #16]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e6c:	1c5a      	adds	r2, r3, #1
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	635a      	str	r2, [r3, #52]	; 0x34
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	895b      	ldrh	r3, [r3, #10]
 8009e76:	461a      	mov	r2, r3
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d8e6      	bhi.n	8009e4c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	1ad2      	subs	r2, r2, r3
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	697a      	ldr	r2, [r7, #20]
 8009e8e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009e90:	6979      	ldr	r1, [r7, #20]
 8009e92:	68f8      	ldr	r0, [r7, #12]
 8009e94:	f7ff fb80 	bl	8009598 <clust2sect>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	68ba      	ldr	r2, [r7, #8]
 8009ea2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	899b      	ldrh	r3, [r3, #12]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	fbb3 f0f2 	udiv	r0, r3, r2
 8009eb6:	fb02 f200 	mul.w	r2, r2, r0
 8009eba:	1a9b      	subs	r3, r3, r2
 8009ebc:	18ca      	adds	r2, r1, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3718      	adds	r7, #24
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009edc:	2100      	movs	r1, #0
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f7ff fe95 	bl	8009c0e <dir_sdi>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ee8:	7dfb      	ldrb	r3, [r7, #23]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d12b      	bne.n	8009f46 <dir_alloc+0x7a>
		n = 0;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	69db      	ldr	r3, [r3, #28]
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f7ff faaf 	bl	800945c <move_window>
 8009efe:	4603      	mov	r3, r0
 8009f00:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009f02:	7dfb      	ldrb	r3, [r7, #23]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d11d      	bne.n	8009f44 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a1b      	ldr	r3, [r3, #32]
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	2be5      	cmp	r3, #229	; 0xe5
 8009f10:	d004      	beq.n	8009f1c <dir_alloc+0x50>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a1b      	ldr	r3, [r3, #32]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d107      	bne.n	8009f2c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	613b      	str	r3, [r7, #16]
 8009f22:	693a      	ldr	r2, [r7, #16]
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d102      	bne.n	8009f30 <dir_alloc+0x64>
 8009f2a:	e00c      	b.n	8009f46 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009f30:	2101      	movs	r1, #1
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7ff fef4 	bl	8009d20 <dir_next>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009f3c:	7dfb      	ldrb	r3, [r7, #23]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0d7      	beq.n	8009ef2 <dir_alloc+0x26>
 8009f42:	e000      	b.n	8009f46 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009f44:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
 8009f48:	2b04      	cmp	r3, #4
 8009f4a:	d101      	bne.n	8009f50 <dir_alloc+0x84>
 8009f4c:	2307      	movs	r3, #7
 8009f4e:	75fb      	strb	r3, [r7, #23]
	return res;
 8009f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3718      	adds	r7, #24
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b084      	sub	sp, #16
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
 8009f62:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	331a      	adds	r3, #26
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7fe ffc7 	bl	8008efc <ld_word>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	2b03      	cmp	r3, #3
 8009f78:	d109      	bne.n	8009f8e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	3314      	adds	r3, #20
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f7fe ffbc 	bl	8008efc <ld_word>
 8009f84:	4603      	mov	r3, r0
 8009f86:	041b      	lsls	r3, r3, #16
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	331a      	adds	r3, #26
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	b292      	uxth	r2, r2
 8009fac:	4611      	mov	r1, r2
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fe ffdf 	bl	8008f72 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	2b03      	cmp	r3, #3
 8009fba:	d109      	bne.n	8009fd0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	f103 0214 	add.w	r2, r3, #20
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	0c1b      	lsrs	r3, r3, #16
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	4619      	mov	r1, r3
 8009fca:	4610      	mov	r0, r2
 8009fcc:	f7fe ffd1 	bl	8008f72 <st_word>
	}
}
 8009fd0:	bf00      	nop
 8009fd2:	3710      	adds	r7, #16
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009fd8:	b590      	push	{r4, r7, lr}
 8009fda:	b087      	sub	sp, #28
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	331a      	adds	r3, #26
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7fe ff88 	bl	8008efc <ld_word>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d001      	beq.n	8009ff6 <cmp_lfn+0x1e>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	e059      	b.n	800a0aa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009ffe:	1e5a      	subs	r2, r3, #1
 800a000:	4613      	mov	r3, r2
 800a002:	005b      	lsls	r3, r3, #1
 800a004:	4413      	add	r3, r2
 800a006:	009b      	lsls	r3, r3, #2
 800a008:	4413      	add	r3, r2
 800a00a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a00c:	2301      	movs	r3, #1
 800a00e:	81fb      	strh	r3, [r7, #14]
 800a010:	2300      	movs	r3, #0
 800a012:	613b      	str	r3, [r7, #16]
 800a014:	e033      	b.n	800a07e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a016:	4a27      	ldr	r2, [pc, #156]	; (800a0b4 <cmp_lfn+0xdc>)
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	4413      	add	r3, r2
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	461a      	mov	r2, r3
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	4413      	add	r3, r2
 800a024:	4618      	mov	r0, r3
 800a026:	f7fe ff69 	bl	8008efc <ld_word>
 800a02a:	4603      	mov	r3, r0
 800a02c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a02e:	89fb      	ldrh	r3, [r7, #14]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d01a      	beq.n	800a06a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	2bfe      	cmp	r3, #254	; 0xfe
 800a038:	d812      	bhi.n	800a060 <cmp_lfn+0x88>
 800a03a:	89bb      	ldrh	r3, [r7, #12]
 800a03c:	4618      	mov	r0, r3
 800a03e:	f002 fa03 	bl	800c448 <ff_wtoupper>
 800a042:	4603      	mov	r3, r0
 800a044:	461c      	mov	r4, r3
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	1c5a      	adds	r2, r3, #1
 800a04a:	617a      	str	r2, [r7, #20]
 800a04c:	005b      	lsls	r3, r3, #1
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	4413      	add	r3, r2
 800a052:	881b      	ldrh	r3, [r3, #0]
 800a054:	4618      	mov	r0, r3
 800a056:	f002 f9f7 	bl	800c448 <ff_wtoupper>
 800a05a:	4603      	mov	r3, r0
 800a05c:	429c      	cmp	r4, r3
 800a05e:	d001      	beq.n	800a064 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800a060:	2300      	movs	r3, #0
 800a062:	e022      	b.n	800a0aa <cmp_lfn+0xd2>
			}
			wc = uc;
 800a064:	89bb      	ldrh	r3, [r7, #12]
 800a066:	81fb      	strh	r3, [r7, #14]
 800a068:	e006      	b.n	800a078 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a06a:	89bb      	ldrh	r3, [r7, #12]
 800a06c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a070:	4293      	cmp	r3, r2
 800a072:	d001      	beq.n	800a078 <cmp_lfn+0xa0>
 800a074:	2300      	movs	r3, #0
 800a076:	e018      	b.n	800a0aa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	3301      	adds	r3, #1
 800a07c:	613b      	str	r3, [r7, #16]
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	2b0c      	cmp	r3, #12
 800a082:	d9c8      	bls.n	800a016 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00b      	beq.n	800a0a8 <cmp_lfn+0xd0>
 800a090:	89fb      	ldrh	r3, [r7, #14]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d008      	beq.n	800a0a8 <cmp_lfn+0xd0>
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	005b      	lsls	r3, r3, #1
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	4413      	add	r3, r2
 800a09e:	881b      	ldrh	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d001      	beq.n	800a0a8 <cmp_lfn+0xd0>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	e000      	b.n	800a0aa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800a0a8:	2301      	movs	r3, #1
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	371c      	adds	r7, #28
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd90      	pop	{r4, r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	0800e9c0 	.word	0x0800e9c0

0800a0b8 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	331a      	adds	r3, #26
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fe ff18 	bl	8008efc <ld_word>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d001      	beq.n	800a0d6 <pick_lfn+0x1e>
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	e04d      	b.n	800a172 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0de:	1e5a      	subs	r2, r3, #1
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	005b      	lsls	r3, r3, #1
 800a0e4:	4413      	add	r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	4413      	add	r3, r2
 800a0ea:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	81fb      	strh	r3, [r7, #14]
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	613b      	str	r3, [r7, #16]
 800a0f4:	e028      	b.n	800a148 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a0f6:	4a21      	ldr	r2, [pc, #132]	; (800a17c <pick_lfn+0xc4>)
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	461a      	mov	r2, r3
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	4413      	add	r3, r2
 800a104:	4618      	mov	r0, r3
 800a106:	f7fe fef9 	bl	8008efc <ld_word>
 800a10a:	4603      	mov	r3, r0
 800a10c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a10e:	89fb      	ldrh	r3, [r7, #14]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00f      	beq.n	800a134 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	2bfe      	cmp	r3, #254	; 0xfe
 800a118:	d901      	bls.n	800a11e <pick_lfn+0x66>
 800a11a:	2300      	movs	r3, #0
 800a11c:	e029      	b.n	800a172 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	1c5a      	adds	r2, r3, #1
 800a122:	617a      	str	r2, [r7, #20]
 800a124:	005b      	lsls	r3, r3, #1
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	4413      	add	r3, r2
 800a12a:	89ba      	ldrh	r2, [r7, #12]
 800a12c:	81fa      	strh	r2, [r7, #14]
 800a12e:	89fa      	ldrh	r2, [r7, #14]
 800a130:	801a      	strh	r2, [r3, #0]
 800a132:	e006      	b.n	800a142 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a134:	89bb      	ldrh	r3, [r7, #12]
 800a136:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d001      	beq.n	800a142 <pick_lfn+0x8a>
 800a13e:	2300      	movs	r3, #0
 800a140:	e017      	b.n	800a172 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	3301      	adds	r3, #1
 800a146:	613b      	str	r3, [r7, #16]
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	2b0c      	cmp	r3, #12
 800a14c:	d9d3      	bls.n	800a0f6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00a      	beq.n	800a170 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	2bfe      	cmp	r3, #254	; 0xfe
 800a15e:	d901      	bls.n	800a164 <pick_lfn+0xac>
 800a160:	2300      	movs	r3, #0
 800a162:	e006      	b.n	800a172 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800a164:	697b      	ldr	r3, [r7, #20]
 800a166:	005b      	lsls	r3, r3, #1
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	4413      	add	r3, r2
 800a16c:	2200      	movs	r2, #0
 800a16e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800a170:	2301      	movs	r3, #1
}
 800a172:	4618      	mov	r0, r3
 800a174:	3718      	adds	r7, #24
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	0800e9c0 	.word	0x0800e9c0

0800a180 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b088      	sub	sp, #32
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	4611      	mov	r1, r2
 800a18c:	461a      	mov	r2, r3
 800a18e:	460b      	mov	r3, r1
 800a190:	71fb      	strb	r3, [r7, #7]
 800a192:	4613      	mov	r3, r2
 800a194:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	330d      	adds	r3, #13
 800a19a:	79ba      	ldrb	r2, [r7, #6]
 800a19c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	330b      	adds	r3, #11
 800a1a2:	220f      	movs	r2, #15
 800a1a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	330c      	adds	r3, #12
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	331a      	adds	r3, #26
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7fe fedc 	bl	8008f72 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800a1ba:	79fb      	ldrb	r3, [r7, #7]
 800a1bc:	1e5a      	subs	r2, r3, #1
 800a1be:	4613      	mov	r3, r2
 800a1c0:	005b      	lsls	r3, r3, #1
 800a1c2:	4413      	add	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	4413      	add	r3, r2
 800a1c8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	82fb      	strh	r3, [r7, #22]
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800a1d2:	8afb      	ldrh	r3, [r7, #22]
 800a1d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d007      	beq.n	800a1ec <put_lfn+0x6c>
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	1c5a      	adds	r2, r3, #1
 800a1e0:	61fa      	str	r2, [r7, #28]
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	881b      	ldrh	r3, [r3, #0]
 800a1ea:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800a1ec:	4a17      	ldr	r2, [pc, #92]	; (800a24c <put_lfn+0xcc>)
 800a1ee:	69bb      	ldr	r3, [r7, #24]
 800a1f0:	4413      	add	r3, r2
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	8afa      	ldrh	r2, [r7, #22]
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	4618      	mov	r0, r3
 800a200:	f7fe feb7 	bl	8008f72 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800a204:	8afb      	ldrh	r3, [r7, #22]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d102      	bne.n	800a210 <put_lfn+0x90>
 800a20a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a20e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	3301      	adds	r3, #1
 800a214:	61bb      	str	r3, [r7, #24]
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	2b0c      	cmp	r3, #12
 800a21a:	d9da      	bls.n	800a1d2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800a21c:	8afb      	ldrh	r3, [r7, #22]
 800a21e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a222:	4293      	cmp	r3, r2
 800a224:	d006      	beq.n	800a234 <put_lfn+0xb4>
 800a226:	69fb      	ldr	r3, [r7, #28]
 800a228:	005b      	lsls	r3, r3, #1
 800a22a:	68fa      	ldr	r2, [r7, #12]
 800a22c:	4413      	add	r3, r2
 800a22e:	881b      	ldrh	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d103      	bne.n	800a23c <put_lfn+0xbc>
 800a234:	79fb      	ldrb	r3, [r7, #7]
 800a236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	79fa      	ldrb	r2, [r7, #7]
 800a240:	701a      	strb	r2, [r3, #0]
}
 800a242:	bf00      	nop
 800a244:	3720      	adds	r7, #32
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	0800e9c0 	.word	0x0800e9c0

0800a250 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b08c      	sub	sp, #48	; 0x30
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	607a      	str	r2, [r7, #4]
 800a25c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a25e:	220b      	movs	r2, #11
 800a260:	68b9      	ldr	r1, [r7, #8]
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f7fe fecc 	bl	8009000 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2b05      	cmp	r3, #5
 800a26c:	d92b      	bls.n	800a2c6 <gen_numname+0x76>
		sr = seq;
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a272:	e022      	b.n	800a2ba <gen_numname+0x6a>
			wc = *lfn++;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	1c9a      	adds	r2, r3, #2
 800a278:	607a      	str	r2, [r7, #4]
 800a27a:	881b      	ldrh	r3, [r3, #0]
 800a27c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800a27e:	2300      	movs	r3, #0
 800a280:	62bb      	str	r3, [r7, #40]	; 0x28
 800a282:	e017      	b.n	800a2b4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	005a      	lsls	r2, r3, #1
 800a288:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a28a:	f003 0301 	and.w	r3, r3, #1
 800a28e:	4413      	add	r3, r2
 800a290:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a292:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a294:	085b      	lsrs	r3, r3, #1
 800a296:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d005      	beq.n	800a2ae <gen_numname+0x5e>
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800a2a8:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800a2ac:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	2b0f      	cmp	r3, #15
 800a2b8:	d9e4      	bls.n	800a284 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	881b      	ldrh	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d1d8      	bne.n	800a274 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a2c6:	2307      	movs	r3, #7
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	f003 030f 	and.w	r3, r3, #15
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	3330      	adds	r3, #48	; 0x30
 800a2d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800a2da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a2de:	2b39      	cmp	r3, #57	; 0x39
 800a2e0:	d904      	bls.n	800a2ec <gen_numname+0x9c>
 800a2e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a2e6:	3307      	adds	r3, #7
 800a2e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800a2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ee:	1e5a      	subs	r2, r3, #1
 800a2f0:	62ba      	str	r2, [r7, #40]	; 0x28
 800a2f2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a2f6:	4413      	add	r3, r2
 800a2f8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800a2fc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	091b      	lsrs	r3, r3, #4
 800a304:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d1de      	bne.n	800a2ca <gen_numname+0x7a>
	ns[i] = '~';
 800a30c:	f107 0214 	add.w	r2, r7, #20
 800a310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a312:	4413      	add	r3, r2
 800a314:	227e      	movs	r2, #126	; 0x7e
 800a316:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a318:	2300      	movs	r3, #0
 800a31a:	627b      	str	r3, [r7, #36]	; 0x24
 800a31c:	e002      	b.n	800a324 <gen_numname+0xd4>
 800a31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a320:	3301      	adds	r3, #1
 800a322:	627b      	str	r3, [r7, #36]	; 0x24
 800a324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a328:	429a      	cmp	r2, r3
 800a32a:	d205      	bcs.n	800a338 <gen_numname+0xe8>
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a330:	4413      	add	r3, r2
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	2b20      	cmp	r3, #32
 800a336:	d1f2      	bne.n	800a31e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33a:	1c5a      	adds	r2, r3, #1
 800a33c:	627a      	str	r2, [r7, #36]	; 0x24
 800a33e:	68fa      	ldr	r2, [r7, #12]
 800a340:	441a      	add	r2, r3
 800a342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a344:	2b07      	cmp	r3, #7
 800a346:	d808      	bhi.n	800a35a <gen_numname+0x10a>
 800a348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34a:	1c59      	adds	r1, r3, #1
 800a34c:	62b9      	str	r1, [r7, #40]	; 0x28
 800a34e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800a352:	440b      	add	r3, r1
 800a354:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800a358:	e000      	b.n	800a35c <gen_numname+0x10c>
 800a35a:	2320      	movs	r3, #32
 800a35c:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
 800a35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a360:	2b07      	cmp	r3, #7
 800a362:	d9e9      	bls.n	800a338 <gen_numname+0xe8>
}
 800a364:	bf00      	nop
 800a366:	3730      	adds	r7, #48	; 0x30
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b085      	sub	sp, #20
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a378:	230b      	movs	r3, #11
 800a37a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a37c:	7bfb      	ldrb	r3, [r7, #15]
 800a37e:	b2da      	uxtb	r2, r3
 800a380:	0852      	lsrs	r2, r2, #1
 800a382:	01db      	lsls	r3, r3, #7
 800a384:	4313      	orrs	r3, r2
 800a386:	b2da      	uxtb	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	1c59      	adds	r1, r3, #1
 800a38c:	6079      	str	r1, [r7, #4]
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	4413      	add	r3, r2
 800a392:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	3b01      	subs	r3, #1
 800a398:	60bb      	str	r3, [r7, #8]
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d1ed      	bne.n	800a37c <sum_sfn+0x10>
	return sum;
 800a3a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3714      	adds	r7, #20
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr

0800a3ae <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b086      	sub	sp, #24
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800a3b8:	2304      	movs	r3, #4
 800a3ba:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800a3c2:	23ff      	movs	r3, #255	; 0xff
 800a3c4:	757b      	strb	r3, [r7, #21]
 800a3c6:	23ff      	movs	r3, #255	; 0xff
 800a3c8:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800a3ca:	e081      	b.n	800a4d0 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	69db      	ldr	r3, [r3, #28]
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	6938      	ldr	r0, [r7, #16]
 800a3d4:	f7ff f842 	bl	800945c <move_window>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a3dc:	7dfb      	ldrb	r3, [r7, #23]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d17c      	bne.n	800a4dc <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800a3ea:	7dbb      	ldrb	r3, [r7, #22]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d102      	bne.n	800a3f6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800a3f0:	2304      	movs	r3, #4
 800a3f2:	75fb      	strb	r3, [r7, #23]
 800a3f4:	e077      	b.n	800a4e6 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6a1b      	ldr	r3, [r3, #32]
 800a3fa:	330b      	adds	r3, #11
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a402:	73fb      	strb	r3, [r7, #15]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	7bfa      	ldrb	r2, [r7, #15]
 800a408:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800a40a:	7dbb      	ldrb	r3, [r7, #22]
 800a40c:	2be5      	cmp	r3, #229	; 0xe5
 800a40e:	d00e      	beq.n	800a42e <dir_read+0x80>
 800a410:	7dbb      	ldrb	r3, [r7, #22]
 800a412:	2b2e      	cmp	r3, #46	; 0x2e
 800a414:	d00b      	beq.n	800a42e <dir_read+0x80>
 800a416:	7bfb      	ldrb	r3, [r7, #15]
 800a418:	f023 0320 	bic.w	r3, r3, #32
 800a41c:	2b08      	cmp	r3, #8
 800a41e:	bf0c      	ite	eq
 800a420:	2301      	moveq	r3, #1
 800a422:	2300      	movne	r3, #0
 800a424:	b2db      	uxtb	r3, r3
 800a426:	461a      	mov	r2, r3
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d002      	beq.n	800a434 <dir_read+0x86>
				ord = 0xFF;
 800a42e:	23ff      	movs	r3, #255	; 0xff
 800a430:	757b      	strb	r3, [r7, #21]
 800a432:	e044      	b.n	800a4be <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800a434:	7bfb      	ldrb	r3, [r7, #15]
 800a436:	2b0f      	cmp	r3, #15
 800a438:	d12f      	bne.n	800a49a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800a43a:	7dbb      	ldrb	r3, [r7, #22]
 800a43c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00d      	beq.n	800a460 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6a1b      	ldr	r3, [r3, #32]
 800a448:	7b5b      	ldrb	r3, [r3, #13]
 800a44a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800a44c:	7dbb      	ldrb	r3, [r7, #22]
 800a44e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a452:	75bb      	strb	r3, [r7, #22]
 800a454:	7dbb      	ldrb	r3, [r7, #22]
 800a456:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	695a      	ldr	r2, [r3, #20]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a460:	7dba      	ldrb	r2, [r7, #22]
 800a462:	7d7b      	ldrb	r3, [r7, #21]
 800a464:	429a      	cmp	r2, r3
 800a466:	d115      	bne.n	800a494 <dir_read+0xe6>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6a1b      	ldr	r3, [r3, #32]
 800a46c:	330d      	adds	r3, #13
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	7d3a      	ldrb	r2, [r7, #20]
 800a472:	429a      	cmp	r2, r3
 800a474:	d10e      	bne.n	800a494 <dir_read+0xe6>
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	691a      	ldr	r2, [r3, #16]
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a1b      	ldr	r3, [r3, #32]
 800a47e:	4619      	mov	r1, r3
 800a480:	4610      	mov	r0, r2
 800a482:	f7ff fe19 	bl	800a0b8 <pick_lfn>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d003      	beq.n	800a494 <dir_read+0xe6>
 800a48c:	7d7b      	ldrb	r3, [r7, #21]
 800a48e:	3b01      	subs	r3, #1
 800a490:	b2db      	uxtb	r3, r3
 800a492:	e000      	b.n	800a496 <dir_read+0xe8>
 800a494:	23ff      	movs	r3, #255	; 0xff
 800a496:	757b      	strb	r3, [r7, #21]
 800a498:	e011      	b.n	800a4be <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800a49a:	7d7b      	ldrb	r3, [r7, #21]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d109      	bne.n	800a4b4 <dir_read+0x106>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a1b      	ldr	r3, [r3, #32]
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7ff ff61 	bl	800a36c <sum_sfn>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	7d3b      	ldrb	r3, [r7, #20]
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d015      	beq.n	800a4e0 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ba:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800a4bc:	e010      	b.n	800a4e0 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800a4be:	2100      	movs	r1, #0
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7ff fc2d 	bl	8009d20 <dir_next>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a4ca:	7dfb      	ldrb	r3, [r7, #23]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d109      	bne.n	800a4e4 <dir_read+0x136>
	while (dp->sect) {
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	69db      	ldr	r3, [r3, #28]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	f47f af79 	bne.w	800a3cc <dir_read+0x1e>
 800a4da:	e004      	b.n	800a4e6 <dir_read+0x138>
		if (res != FR_OK) break;
 800a4dc:	bf00      	nop
 800a4de:	e002      	b.n	800a4e6 <dir_read+0x138>
					break;
 800a4e0:	bf00      	nop
 800a4e2:	e000      	b.n	800a4e6 <dir_read+0x138>
		if (res != FR_OK) break;
 800a4e4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800a4e6:	7dfb      	ldrb	r3, [r7, #23]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d002      	beq.n	800a4f2 <dir_read+0x144>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	61da      	str	r2, [r3, #28]
	return res;
 800a4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3718      	adds	r7, #24
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b086      	sub	sp, #24
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a50a:	2100      	movs	r1, #0
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f7ff fb7e 	bl	8009c0e <dir_sdi>
 800a512:	4603      	mov	r3, r0
 800a514:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a516:	7dfb      	ldrb	r3, [r7, #23]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d001      	beq.n	800a520 <dir_find+0x24>
 800a51c:	7dfb      	ldrb	r3, [r7, #23]
 800a51e:	e0a9      	b.n	800a674 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a520:	23ff      	movs	r3, #255	; 0xff
 800a522:	753b      	strb	r3, [r7, #20]
 800a524:	7d3b      	ldrb	r3, [r7, #20]
 800a526:	757b      	strb	r3, [r7, #21]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f04f 32ff 	mov.w	r2, #4294967295
 800a52e:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	69db      	ldr	r3, [r3, #28]
 800a534:	4619      	mov	r1, r3
 800a536:	6938      	ldr	r0, [r7, #16]
 800a538:	f7fe ff90 	bl	800945c <move_window>
 800a53c:	4603      	mov	r3, r0
 800a53e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a540:	7dfb      	ldrb	r3, [r7, #23]
 800a542:	2b00      	cmp	r3, #0
 800a544:	f040 8090 	bne.w	800a668 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6a1b      	ldr	r3, [r3, #32]
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a550:	7dbb      	ldrb	r3, [r7, #22]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d102      	bne.n	800a55c <dir_find+0x60>
 800a556:	2304      	movs	r3, #4
 800a558:	75fb      	strb	r3, [r7, #23]
 800a55a:	e08a      	b.n	800a672 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a1b      	ldr	r3, [r3, #32]
 800a560:	330b      	adds	r3, #11
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a568:	73fb      	strb	r3, [r7, #15]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	7bfa      	ldrb	r2, [r7, #15]
 800a56e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800a570:	7dbb      	ldrb	r3, [r7, #22]
 800a572:	2be5      	cmp	r3, #229	; 0xe5
 800a574:	d007      	beq.n	800a586 <dir_find+0x8a>
 800a576:	7bfb      	ldrb	r3, [r7, #15]
 800a578:	f003 0308 	and.w	r3, r3, #8
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d009      	beq.n	800a594 <dir_find+0x98>
 800a580:	7bfb      	ldrb	r3, [r7, #15]
 800a582:	2b0f      	cmp	r3, #15
 800a584:	d006      	beq.n	800a594 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a586:	23ff      	movs	r3, #255	; 0xff
 800a588:	757b      	strb	r3, [r7, #21]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f04f 32ff 	mov.w	r2, #4294967295
 800a590:	631a      	str	r2, [r3, #48]	; 0x30
 800a592:	e05e      	b.n	800a652 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800a594:	7bfb      	ldrb	r3, [r7, #15]
 800a596:	2b0f      	cmp	r3, #15
 800a598:	d136      	bne.n	800a608 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a5a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d154      	bne.n	800a652 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800a5a8:	7dbb      	ldrb	r3, [r7, #22]
 800a5aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d00d      	beq.n	800a5ce <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6a1b      	ldr	r3, [r3, #32]
 800a5b6:	7b5b      	ldrb	r3, [r3, #13]
 800a5b8:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800a5ba:	7dbb      	ldrb	r3, [r7, #22]
 800a5bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5c0:	75bb      	strb	r3, [r7, #22]
 800a5c2:	7dbb      	ldrb	r3, [r7, #22]
 800a5c4:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	695a      	ldr	r2, [r3, #20]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a5ce:	7dba      	ldrb	r2, [r7, #22]
 800a5d0:	7d7b      	ldrb	r3, [r7, #21]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d115      	bne.n	800a602 <dir_find+0x106>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6a1b      	ldr	r3, [r3, #32]
 800a5da:	330d      	adds	r3, #13
 800a5dc:	781b      	ldrb	r3, [r3, #0]
 800a5de:	7d3a      	ldrb	r2, [r7, #20]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d10e      	bne.n	800a602 <dir_find+0x106>
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	691a      	ldr	r2, [r3, #16]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6a1b      	ldr	r3, [r3, #32]
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	f7ff fcf2 	bl	8009fd8 <cmp_lfn>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d003      	beq.n	800a602 <dir_find+0x106>
 800a5fa:	7d7b      	ldrb	r3, [r7, #21]
 800a5fc:	3b01      	subs	r3, #1
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	e000      	b.n	800a604 <dir_find+0x108>
 800a602:	23ff      	movs	r3, #255	; 0xff
 800a604:	757b      	strb	r3, [r7, #21]
 800a606:	e024      	b.n	800a652 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a608:	7d7b      	ldrb	r3, [r7, #21]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d109      	bne.n	800a622 <dir_find+0x126>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	4618      	mov	r0, r3
 800a614:	f7ff feaa 	bl	800a36c <sum_sfn>
 800a618:	4603      	mov	r3, r0
 800a61a:	461a      	mov	r2, r3
 800a61c:	7d3b      	ldrb	r3, [r7, #20]
 800a61e:	4293      	cmp	r3, r2
 800a620:	d024      	beq.n	800a66c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a628:	f003 0301 	and.w	r3, r3, #1
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d10a      	bne.n	800a646 <dir_find+0x14a>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6a18      	ldr	r0, [r3, #32]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	3324      	adds	r3, #36	; 0x24
 800a638:	220b      	movs	r2, #11
 800a63a:	4619      	mov	r1, r3
 800a63c:	f7fe fd1b 	bl	8009076 <mem_cmp>
 800a640:	4603      	mov	r3, r0
 800a642:	2b00      	cmp	r3, #0
 800a644:	d014      	beq.n	800a670 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a646:	23ff      	movs	r3, #255	; 0xff
 800a648:	757b      	strb	r3, [r7, #21]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f04f 32ff 	mov.w	r2, #4294967295
 800a650:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a652:	2100      	movs	r1, #0
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f7ff fb63 	bl	8009d20 <dir_next>
 800a65a:	4603      	mov	r3, r0
 800a65c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a65e:	7dfb      	ldrb	r3, [r7, #23]
 800a660:	2b00      	cmp	r3, #0
 800a662:	f43f af65 	beq.w	800a530 <dir_find+0x34>
 800a666:	e004      	b.n	800a672 <dir_find+0x176>
		if (res != FR_OK) break;
 800a668:	bf00      	nop
 800a66a:	e002      	b.n	800a672 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a66c:	bf00      	nop
 800a66e:	e000      	b.n	800a672 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a670:	bf00      	nop

	return res;
 800a672:	7dfb      	ldrb	r3, [r7, #23]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3718      	adds	r7, #24
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b08c      	sub	sp, #48	; 0x30
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a690:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a694:	2b00      	cmp	r3, #0
 800a696:	d001      	beq.n	800a69c <dir_register+0x20>
 800a698:	2306      	movs	r3, #6
 800a69a:	e0e0      	b.n	800a85e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800a69c:	2300      	movs	r3, #0
 800a69e:	627b      	str	r3, [r7, #36]	; 0x24
 800a6a0:	e002      	b.n	800a6a8 <dir_register+0x2c>
 800a6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	627b      	str	r3, [r7, #36]	; 0x24
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	691a      	ldr	r2, [r3, #16]
 800a6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ae:	005b      	lsls	r3, r3, #1
 800a6b0:	4413      	add	r3, r2
 800a6b2:	881b      	ldrh	r3, [r3, #0]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d1f4      	bne.n	800a6a2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800a6be:	f107 030c 	add.w	r3, r7, #12
 800a6c2:	220c      	movs	r2, #12
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f7fe fc9b 	bl	8009000 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800a6ca:	7dfb      	ldrb	r3, [r7, #23]
 800a6cc:	f003 0301 	and.w	r3, r3, #1
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d032      	beq.n	800a73a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2240      	movs	r2, #64	; 0x40
 800a6d8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800a6dc:	2301      	movs	r3, #1
 800a6de:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6e0:	e016      	b.n	800a710 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	691a      	ldr	r2, [r3, #16]
 800a6ec:	f107 010c 	add.w	r1, r7, #12
 800a6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6f2:	f7ff fdad 	bl	800a250 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f7ff ff00 	bl	800a4fc <dir_find>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800a702:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a706:	2b00      	cmp	r3, #0
 800a708:	d106      	bne.n	800a718 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800a70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70c:	3301      	adds	r3, #1
 800a70e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a712:	2b63      	cmp	r3, #99	; 0x63
 800a714:	d9e5      	bls.n	800a6e2 <dir_register+0x66>
 800a716:	e000      	b.n	800a71a <dir_register+0x9e>
			if (res != FR_OK) break;
 800a718:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800a71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71c:	2b64      	cmp	r3, #100	; 0x64
 800a71e:	d101      	bne.n	800a724 <dir_register+0xa8>
 800a720:	2307      	movs	r3, #7
 800a722:	e09c      	b.n	800a85e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800a724:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a728:	2b04      	cmp	r3, #4
 800a72a:	d002      	beq.n	800a732 <dir_register+0xb6>
 800a72c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a730:	e095      	b.n	800a85e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800a732:	7dfa      	ldrb	r2, [r7, #23]
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a73a:	7dfb      	ldrb	r3, [r7, #23]
 800a73c:	f003 0302 	and.w	r3, r3, #2
 800a740:	2b00      	cmp	r3, #0
 800a742:	d007      	beq.n	800a754 <dir_register+0xd8>
 800a744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a746:	330c      	adds	r3, #12
 800a748:	4a47      	ldr	r2, [pc, #284]	; (800a868 <dir_register+0x1ec>)
 800a74a:	fba2 2303 	umull	r2, r3, r2, r3
 800a74e:	089b      	lsrs	r3, r3, #2
 800a750:	3301      	adds	r3, #1
 800a752:	e000      	b.n	800a756 <dir_register+0xda>
 800a754:	2301      	movs	r3, #1
 800a756:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800a758:	6a39      	ldr	r1, [r7, #32]
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f7ff fbb6 	bl	8009ecc <dir_alloc>
 800a760:	4603      	mov	r3, r0
 800a762:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800a766:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d148      	bne.n	800a800 <dir_register+0x184>
 800a76e:	6a3b      	ldr	r3, [r7, #32]
 800a770:	3b01      	subs	r3, #1
 800a772:	623b      	str	r3, [r7, #32]
 800a774:	6a3b      	ldr	r3, [r7, #32]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d042      	beq.n	800a800 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	695a      	ldr	r2, [r3, #20]
 800a77e:	6a3b      	ldr	r3, [r7, #32]
 800a780:	015b      	lsls	r3, r3, #5
 800a782:	1ad3      	subs	r3, r2, r3
 800a784:	4619      	mov	r1, r3
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f7ff fa41 	bl	8009c0e <dir_sdi>
 800a78c:	4603      	mov	r3, r0
 800a78e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800a792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a796:	2b00      	cmp	r3, #0
 800a798:	d132      	bne.n	800a800 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	3324      	adds	r3, #36	; 0x24
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7ff fde4 	bl	800a36c <sum_sfn>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	69db      	ldr	r3, [r3, #28]
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	69f8      	ldr	r0, [r7, #28]
 800a7b0:	f7fe fe54 	bl	800945c <move_window>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800a7ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d11d      	bne.n	800a7fe <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	6918      	ldr	r0, [r3, #16]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6a19      	ldr	r1, [r3, #32]
 800a7ca:	6a3b      	ldr	r3, [r7, #32]
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	7efb      	ldrb	r3, [r7, #27]
 800a7d0:	f7ff fcd6 	bl	800a180 <put_lfn>
				fs->wflag = 1;
 800a7d4:	69fb      	ldr	r3, [r7, #28]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800a7da:	2100      	movs	r1, #0
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f7ff fa9f 	bl	8009d20 <dir_next>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800a7e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d107      	bne.n	800a800 <dir_register+0x184>
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	623b      	str	r3, [r7, #32]
 800a7f6:	6a3b      	ldr	r3, [r7, #32]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d1d5      	bne.n	800a7a8 <dir_register+0x12c>
 800a7fc:	e000      	b.n	800a800 <dir_register+0x184>
				if (res != FR_OK) break;
 800a7fe:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a800:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a804:	2b00      	cmp	r3, #0
 800a806:	d128      	bne.n	800a85a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	69db      	ldr	r3, [r3, #28]
 800a80c:	4619      	mov	r1, r3
 800a80e:	69f8      	ldr	r0, [r7, #28]
 800a810:	f7fe fe24 	bl	800945c <move_window>
 800a814:	4603      	mov	r3, r0
 800a816:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800a81a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d11b      	bne.n	800a85a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a1b      	ldr	r3, [r3, #32]
 800a826:	2220      	movs	r2, #32
 800a828:	2100      	movs	r1, #0
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe fc09 	bl	8009042 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6a18      	ldr	r0, [r3, #32]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	3324      	adds	r3, #36	; 0x24
 800a838:	220b      	movs	r2, #11
 800a83a:	4619      	mov	r1, r3
 800a83c:	f7fe fbe0 	bl	8009000 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a1b      	ldr	r3, [r3, #32]
 800a844:	330c      	adds	r3, #12
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800a84c:	f002 0218 	and.w	r2, r2, #24
 800a850:	b2d2      	uxtb	r2, r2
 800a852:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	2201      	movs	r2, #1
 800a858:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a85a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a85e:	4618      	mov	r0, r3
 800a860:	3730      	adds	r7, #48	; 0x30
 800a862:	46bd      	mov	sp, r7
 800a864:	bd80      	pop	{r7, pc}
 800a866:	bf00      	nop
 800a868:	4ec4ec4f 	.word	0x4ec4ec4f

0800a86c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b086      	sub	sp, #24
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	695b      	ldr	r3, [r3, #20]
 800a87e:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a888:	d007      	beq.n	800a89a <dir_remove+0x2e>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a88e:	4619      	mov	r1, r3
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f7ff f9bc 	bl	8009c0e <dir_sdi>
 800a896:	4603      	mov	r3, r0
 800a898:	e000      	b.n	800a89c <dir_remove+0x30>
 800a89a:	2300      	movs	r3, #0
 800a89c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a89e:	7dfb      	ldrb	r3, [r7, #23]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d128      	bne.n	800a8f6 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	69db      	ldr	r3, [r3, #28]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	6938      	ldr	r0, [r7, #16]
 800a8ac:	f7fe fdd6 	bl	800945c <move_window>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a8b4:	7dfb      	ldrb	r3, [r7, #23]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d115      	bne.n	800a8e6 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6a1b      	ldr	r3, [r3, #32]
 800a8be:	22e5      	movs	r2, #229	; 0xe5
 800a8c0:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	695a      	ldr	r2, [r3, #20]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d20b      	bcs.n	800a8ea <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f7ff fa23 	bl	8009d20 <dir_next>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d0df      	beq.n	800a8a4 <dir_remove+0x38>
 800a8e4:	e002      	b.n	800a8ec <dir_remove+0x80>
			if (res != FR_OK) break;
 800a8e6:	bf00      	nop
 800a8e8:	e000      	b.n	800a8ec <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800a8ea:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800a8ec:	7dfb      	ldrb	r3, [r7, #23]
 800a8ee:	2b04      	cmp	r3, #4
 800a8f0:	d101      	bne.n	800a8f6 <dir_remove+0x8a>
 800a8f2:	2302      	movs	r3, #2
 800a8f4:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800a8f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3718      	adds	r7, #24
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b08a      	sub	sp, #40	; 0x28
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	613b      	str	r3, [r7, #16]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	60fb      	str	r3, [r7, #12]
 800a918:	2300      	movs	r3, #0
 800a91a:	617b      	str	r3, [r7, #20]
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	1c5a      	adds	r2, r3, #1
 800a924:	61ba      	str	r2, [r7, #24]
 800a926:	693a      	ldr	r2, [r7, #16]
 800a928:	4413      	add	r3, r2
 800a92a:	781b      	ldrb	r3, [r3, #0]
 800a92c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a92e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a930:	2b1f      	cmp	r3, #31
 800a932:	d940      	bls.n	800a9b6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a934:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a936:	2b2f      	cmp	r3, #47	; 0x2f
 800a938:	d006      	beq.n	800a948 <create_name+0x48>
 800a93a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a93c:	2b5c      	cmp	r3, #92	; 0x5c
 800a93e:	d110      	bne.n	800a962 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a940:	e002      	b.n	800a948 <create_name+0x48>
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	3301      	adds	r3, #1
 800a946:	61bb      	str	r3, [r7, #24]
 800a948:	693a      	ldr	r2, [r7, #16]
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	4413      	add	r3, r2
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	2b2f      	cmp	r3, #47	; 0x2f
 800a952:	d0f6      	beq.n	800a942 <create_name+0x42>
 800a954:	693a      	ldr	r2, [r7, #16]
 800a956:	69bb      	ldr	r3, [r7, #24]
 800a958:	4413      	add	r3, r2
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	2b5c      	cmp	r3, #92	; 0x5c
 800a95e:	d0f0      	beq.n	800a942 <create_name+0x42>
			break;
 800a960:	e02a      	b.n	800a9b8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	2bfe      	cmp	r3, #254	; 0xfe
 800a966:	d901      	bls.n	800a96c <create_name+0x6c>
 800a968:	2306      	movs	r3, #6
 800a96a:	e177      	b.n	800ac5c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a96c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a972:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a974:	2101      	movs	r1, #1
 800a976:	4618      	mov	r0, r3
 800a978:	f001 fd2a 	bl	800c3d0 <ff_convert>
 800a97c:	4603      	mov	r3, r0
 800a97e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a980:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <create_name+0x8a>
 800a986:	2306      	movs	r3, #6
 800a988:	e168      	b.n	800ac5c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a98a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a98c:	2b7f      	cmp	r3, #127	; 0x7f
 800a98e:	d809      	bhi.n	800a9a4 <create_name+0xa4>
 800a990:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a992:	4619      	mov	r1, r3
 800a994:	48b3      	ldr	r0, [pc, #716]	; (800ac64 <create_name+0x364>)
 800a996:	f7fe fb95 	bl	80090c4 <chk_chr>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d001      	beq.n	800a9a4 <create_name+0xa4>
 800a9a0:	2306      	movs	r3, #6
 800a9a2:	e15b      	b.n	800ac5c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	1c5a      	adds	r2, r3, #1
 800a9a8:	617a      	str	r2, [r7, #20]
 800a9aa:	005b      	lsls	r3, r3, #1
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a9b2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a9b4:	e7b4      	b.n	800a920 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a9b6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a9b8:	693a      	ldr	r2, [r7, #16]
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	441a      	add	r2, r3
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a9c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a9c4:	2b1f      	cmp	r3, #31
 800a9c6:	d801      	bhi.n	800a9cc <create_name+0xcc>
 800a9c8:	2304      	movs	r3, #4
 800a9ca:	e000      	b.n	800a9ce <create_name+0xce>
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a9d2:	e011      	b.n	800a9f8 <create_name+0xf8>
		w = lfn[di - 1];
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a9da:	3b01      	subs	r3, #1
 800a9dc:	005b      	lsls	r3, r3, #1
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	881b      	ldrh	r3, [r3, #0]
 800a9e4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800a9e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a9e8:	2b20      	cmp	r3, #32
 800a9ea:	d002      	beq.n	800a9f2 <create_name+0xf2>
 800a9ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a9ee:	2b2e      	cmp	r3, #46	; 0x2e
 800a9f0:	d106      	bne.n	800aa00 <create_name+0x100>
		di--;
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	3b01      	subs	r3, #1
 800a9f6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d1ea      	bne.n	800a9d4 <create_name+0xd4>
 800a9fe:	e000      	b.n	800aa02 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800aa00:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	005b      	lsls	r3, r3, #1
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	4413      	add	r3, r2
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d101      	bne.n	800aa18 <create_name+0x118>
 800aa14:	2306      	movs	r3, #6
 800aa16:	e121      	b.n	800ac5c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	3324      	adds	r3, #36	; 0x24
 800aa1c:	220b      	movs	r2, #11
 800aa1e:	2120      	movs	r1, #32
 800aa20:	4618      	mov	r0, r3
 800aa22:	f7fe fb0e 	bl	8009042 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800aa26:	2300      	movs	r3, #0
 800aa28:	61bb      	str	r3, [r7, #24]
 800aa2a:	e002      	b.n	800aa32 <create_name+0x132>
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	3301      	adds	r3, #1
 800aa30:	61bb      	str	r3, [r7, #24]
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	4413      	add	r3, r2
 800aa3a:	881b      	ldrh	r3, [r3, #0]
 800aa3c:	2b20      	cmp	r3, #32
 800aa3e:	d0f5      	beq.n	800aa2c <create_name+0x12c>
 800aa40:	69bb      	ldr	r3, [r7, #24]
 800aa42:	005b      	lsls	r3, r3, #1
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	4413      	add	r3, r2
 800aa48:	881b      	ldrh	r3, [r3, #0]
 800aa4a:	2b2e      	cmp	r3, #46	; 0x2e
 800aa4c:	d0ee      	beq.n	800aa2c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800aa4e:	69bb      	ldr	r3, [r7, #24]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d009      	beq.n	800aa68 <create_name+0x168>
 800aa54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aa58:	f043 0303 	orr.w	r3, r3, #3
 800aa5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800aa60:	e002      	b.n	800aa68 <create_name+0x168>
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	3b01      	subs	r3, #1
 800aa66:	617b      	str	r3, [r7, #20]
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d009      	beq.n	800aa82 <create_name+0x182>
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800aa74:	3b01      	subs	r3, #1
 800aa76:	005b      	lsls	r3, r3, #1
 800aa78:	68fa      	ldr	r2, [r7, #12]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	881b      	ldrh	r3, [r3, #0]
 800aa7e:	2b2e      	cmp	r3, #46	; 0x2e
 800aa80:	d1ef      	bne.n	800aa62 <create_name+0x162>

	i = b = 0; ni = 8;
 800aa82:	2300      	movs	r3, #0
 800aa84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800aa88:	2300      	movs	r3, #0
 800aa8a:	623b      	str	r3, [r7, #32]
 800aa8c:	2308      	movs	r3, #8
 800aa8e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800aa90:	69bb      	ldr	r3, [r7, #24]
 800aa92:	1c5a      	adds	r2, r3, #1
 800aa94:	61ba      	str	r2, [r7, #24]
 800aa96:	005b      	lsls	r3, r3, #1
 800aa98:	68fa      	ldr	r2, [r7, #12]
 800aa9a:	4413      	add	r3, r2
 800aa9c:	881b      	ldrh	r3, [r3, #0]
 800aa9e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800aaa0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	f000 8090 	beq.w	800abc8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800aaa8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aaaa:	2b20      	cmp	r3, #32
 800aaac:	d006      	beq.n	800aabc <create_name+0x1bc>
 800aaae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aab0:	2b2e      	cmp	r3, #46	; 0x2e
 800aab2:	d10a      	bne.n	800aaca <create_name+0x1ca>
 800aab4:	69ba      	ldr	r2, [r7, #24]
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d006      	beq.n	800aaca <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800aabc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aac0:	f043 0303 	orr.w	r3, r3, #3
 800aac4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800aac8:	e07d      	b.n	800abc6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800aaca:	6a3a      	ldr	r2, [r7, #32]
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d203      	bcs.n	800aada <create_name+0x1da>
 800aad2:	69ba      	ldr	r2, [r7, #24]
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d123      	bne.n	800ab22 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	2b0b      	cmp	r3, #11
 800aade:	d106      	bne.n	800aaee <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800aae0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aae4:	f043 0303 	orr.w	r3, r3, #3
 800aae8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800aaec:	e06f      	b.n	800abce <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800aaee:	69ba      	ldr	r2, [r7, #24]
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d005      	beq.n	800ab02 <create_name+0x202>
 800aaf6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aafa:	f043 0303 	orr.w	r3, r3, #3
 800aafe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 800ab02:	69ba      	ldr	r2, [r7, #24]
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d860      	bhi.n	800abcc <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	61bb      	str	r3, [r7, #24]
 800ab0e:	2308      	movs	r3, #8
 800ab10:	623b      	str	r3, [r7, #32]
 800ab12:	230b      	movs	r3, #11
 800ab14:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ab16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ab20:	e051      	b.n	800abc6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ab22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab24:	2b7f      	cmp	r3, #127	; 0x7f
 800ab26:	d914      	bls.n	800ab52 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800ab28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab2a:	2100      	movs	r1, #0
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f001 fc4f 	bl	800c3d0 <ff_convert>
 800ab32:	4603      	mov	r3, r0
 800ab34:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800ab36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d004      	beq.n	800ab46 <create_name+0x246>
 800ab3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab3e:	3b80      	subs	r3, #128	; 0x80
 800ab40:	4a49      	ldr	r2, [pc, #292]	; (800ac68 <create_name+0x368>)
 800ab42:	5cd3      	ldrb	r3, [r2, r3]
 800ab44:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800ab46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ab4a:	f043 0302 	orr.w	r3, r3, #2
 800ab4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800ab52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d007      	beq.n	800ab68 <create_name+0x268>
 800ab58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	4843      	ldr	r0, [pc, #268]	; (800ac6c <create_name+0x36c>)
 800ab5e:	f7fe fab1 	bl	80090c4 <chk_chr>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d008      	beq.n	800ab7a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800ab68:	235f      	movs	r3, #95	; 0x5f
 800ab6a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ab6c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ab70:	f043 0303 	orr.w	r3, r3, #3
 800ab74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ab78:	e01b      	b.n	800abb2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800ab7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab7c:	2b40      	cmp	r3, #64	; 0x40
 800ab7e:	d909      	bls.n	800ab94 <create_name+0x294>
 800ab80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab82:	2b5a      	cmp	r3, #90	; 0x5a
 800ab84:	d806      	bhi.n	800ab94 <create_name+0x294>
					b |= 2;
 800ab86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab8a:	f043 0302 	orr.w	r3, r3, #2
 800ab8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ab92:	e00e      	b.n	800abb2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800ab94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab96:	2b60      	cmp	r3, #96	; 0x60
 800ab98:	d90b      	bls.n	800abb2 <create_name+0x2b2>
 800ab9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab9c:	2b7a      	cmp	r3, #122	; 0x7a
 800ab9e:	d808      	bhi.n	800abb2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800aba0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aba4:	f043 0301 	orr.w	r3, r3, #1
 800aba8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800abac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abae:	3b20      	subs	r3, #32
 800abb0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800abb2:	6a3b      	ldr	r3, [r7, #32]
 800abb4:	1c5a      	adds	r2, r3, #1
 800abb6:	623a      	str	r2, [r7, #32]
 800abb8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800abba:	b2d1      	uxtb	r1, r2
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	4413      	add	r3, r2
 800abc0:	460a      	mov	r2, r1
 800abc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800abc6:	e763      	b.n	800aa90 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800abc8:	bf00      	nop
 800abca:	e000      	b.n	800abce <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800abcc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800abd4:	2be5      	cmp	r3, #229	; 0xe5
 800abd6:	d103      	bne.n	800abe0 <create_name+0x2e0>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2205      	movs	r2, #5
 800abdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800abe0:	69fb      	ldr	r3, [r7, #28]
 800abe2:	2b08      	cmp	r3, #8
 800abe4:	d104      	bne.n	800abf0 <create_name+0x2f0>
 800abe6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abea:	009b      	lsls	r3, r3, #2
 800abec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800abf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abf4:	f003 030c 	and.w	r3, r3, #12
 800abf8:	2b0c      	cmp	r3, #12
 800abfa:	d005      	beq.n	800ac08 <create_name+0x308>
 800abfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac00:	f003 0303 	and.w	r3, r3, #3
 800ac04:	2b03      	cmp	r3, #3
 800ac06:	d105      	bne.n	800ac14 <create_name+0x314>
 800ac08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac0c:	f043 0302 	orr.w	r3, r3, #2
 800ac10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800ac14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac18:	f003 0302 	and.w	r3, r3, #2
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d117      	bne.n	800ac50 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800ac20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac24:	f003 0303 	and.w	r3, r3, #3
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d105      	bne.n	800ac38 <create_name+0x338>
 800ac2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac30:	f043 0310 	orr.w	r3, r3, #16
 800ac34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800ac38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac3c:	f003 030c 	and.w	r3, r3, #12
 800ac40:	2b04      	cmp	r3, #4
 800ac42:	d105      	bne.n	800ac50 <create_name+0x350>
 800ac44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac48:	f043 0308 	orr.w	r3, r3, #8
 800ac4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ac56:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800ac5a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3728      	adds	r7, #40	; 0x28
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	0800e864 	.word	0x0800e864
 800ac68:	0800e940 	.word	0x0800e940
 800ac6c:	0800e870 	.word	0x0800e870

0800ac70 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b086      	sub	sp, #24
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ac84:	e002      	b.n	800ac8c <follow_path+0x1c>
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	603b      	str	r3, [r7, #0]
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	2b2f      	cmp	r3, #47	; 0x2f
 800ac92:	d0f8      	beq.n	800ac86 <follow_path+0x16>
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	2b5c      	cmp	r3, #92	; 0x5c
 800ac9a:	d0f4      	beq.n	800ac86 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	2b1f      	cmp	r3, #31
 800aca8:	d80a      	bhi.n	800acc0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2280      	movs	r2, #128	; 0x80
 800acae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800acb2:	2100      	movs	r1, #0
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f7fe ffaa 	bl	8009c0e <dir_sdi>
 800acba:	4603      	mov	r3, r0
 800acbc:	75fb      	strb	r3, [r7, #23]
 800acbe:	e048      	b.n	800ad52 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800acc0:	463b      	mov	r3, r7
 800acc2:	4619      	mov	r1, r3
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f7ff fe1b 	bl	800a900 <create_name>
 800acca:	4603      	mov	r3, r0
 800accc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800acce:	7dfb      	ldrb	r3, [r7, #23]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d139      	bne.n	800ad48 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f7ff fc11 	bl	800a4fc <dir_find>
 800acda:	4603      	mov	r3, r0
 800acdc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ace4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ace6:	7dfb      	ldrb	r3, [r7, #23]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d00a      	beq.n	800ad02 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800acec:	7dfb      	ldrb	r3, [r7, #23]
 800acee:	2b04      	cmp	r3, #4
 800acf0:	d12c      	bne.n	800ad4c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800acf2:	7afb      	ldrb	r3, [r7, #11]
 800acf4:	f003 0304 	and.w	r3, r3, #4
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d127      	bne.n	800ad4c <follow_path+0xdc>
 800acfc:	2305      	movs	r3, #5
 800acfe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ad00:	e024      	b.n	800ad4c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ad02:	7afb      	ldrb	r3, [r7, #11]
 800ad04:	f003 0304 	and.w	r3, r3, #4
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d121      	bne.n	800ad50 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	799b      	ldrb	r3, [r3, #6]
 800ad10:	f003 0310 	and.w	r3, r3, #16
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d102      	bne.n	800ad1e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ad18:	2305      	movs	r3, #5
 800ad1a:	75fb      	strb	r3, [r7, #23]
 800ad1c:	e019      	b.n	800ad52 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	695b      	ldr	r3, [r3, #20]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	8992      	ldrh	r2, [r2, #12]
 800ad2c:	fbb3 f0f2 	udiv	r0, r3, r2
 800ad30:	fb02 f200 	mul.w	r2, r2, r0
 800ad34:	1a9b      	subs	r3, r3, r2
 800ad36:	440b      	add	r3, r1
 800ad38:	4619      	mov	r1, r3
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	f7ff f90d 	bl	8009f5a <ld_clust>
 800ad40:	4602      	mov	r2, r0
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ad46:	e7bb      	b.n	800acc0 <follow_path+0x50>
			if (res != FR_OK) break;
 800ad48:	bf00      	nop
 800ad4a:	e002      	b.n	800ad52 <follow_path+0xe2>
				break;
 800ad4c:	bf00      	nop
 800ad4e:	e000      	b.n	800ad52 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ad50:	bf00      	nop
			}
		}
	}

	return res;
 800ad52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3718      	adds	r7, #24
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b087      	sub	sp, #28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ad64:	f04f 33ff 	mov.w	r3, #4294967295
 800ad68:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d031      	beq.n	800add6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	617b      	str	r3, [r7, #20]
 800ad78:	e002      	b.n	800ad80 <get_ldnumber+0x24>
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	617b      	str	r3, [r7, #20]
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	2b1f      	cmp	r3, #31
 800ad86:	d903      	bls.n	800ad90 <get_ldnumber+0x34>
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	2b3a      	cmp	r3, #58	; 0x3a
 800ad8e:	d1f4      	bne.n	800ad7a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	2b3a      	cmp	r3, #58	; 0x3a
 800ad96:	d11c      	bne.n	800add2 <get_ldnumber+0x76>
			tp = *path;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	60fa      	str	r2, [r7, #12]
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	3b30      	subs	r3, #48	; 0x30
 800ada8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	2b09      	cmp	r3, #9
 800adae:	d80e      	bhi.n	800adce <get_ldnumber+0x72>
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d10a      	bne.n	800adce <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d107      	bne.n	800adce <get_ldnumber+0x72>
					vol = (int)i;
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	3301      	adds	r3, #1
 800adc6:	617b      	str	r3, [r7, #20]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	697a      	ldr	r2, [r7, #20]
 800adcc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	e002      	b.n	800add8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800add2:	2300      	movs	r3, #0
 800add4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800add6:	693b      	ldr	r3, [r7, #16]
}
 800add8:	4618      	mov	r0, r3
 800adda:	371c      	adds	r7, #28
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b082      	sub	sp, #8
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	70da      	strb	r2, [r3, #3]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f04f 32ff 	mov.w	r2, #4294967295
 800adfa:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800adfc:	6839      	ldr	r1, [r7, #0]
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f7fe fb2c 	bl	800945c <move_window>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <check_fs+0x2a>
 800ae0a:	2304      	movs	r3, #4
 800ae0c:	e038      	b.n	800ae80 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	3338      	adds	r3, #56	; 0x38
 800ae12:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7fe f870 	bl	8008efc <ld_word>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d001      	beq.n	800ae2c <check_fs+0x48>
 800ae28:	2303      	movs	r3, #3
 800ae2a:	e029      	b.n	800ae80 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae32:	2be9      	cmp	r3, #233	; 0xe9
 800ae34:	d009      	beq.n	800ae4a <check_fs+0x66>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae3c:	2beb      	cmp	r3, #235	; 0xeb
 800ae3e:	d11e      	bne.n	800ae7e <check_fs+0x9a>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ae46:	2b90      	cmp	r3, #144	; 0x90
 800ae48:	d119      	bne.n	800ae7e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	3338      	adds	r3, #56	; 0x38
 800ae4e:	3336      	adds	r3, #54	; 0x36
 800ae50:	4618      	mov	r0, r3
 800ae52:	f7fe f86b 	bl	8008f2c <ld_dword>
 800ae56:	4603      	mov	r3, r0
 800ae58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ae5c:	4a0a      	ldr	r2, [pc, #40]	; (800ae88 <check_fs+0xa4>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d101      	bne.n	800ae66 <check_fs+0x82>
 800ae62:	2300      	movs	r3, #0
 800ae64:	e00c      	b.n	800ae80 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	3338      	adds	r3, #56	; 0x38
 800ae6a:	3352      	adds	r3, #82	; 0x52
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe f85d 	bl	8008f2c <ld_dword>
 800ae72:	4602      	mov	r2, r0
 800ae74:	4b05      	ldr	r3, [pc, #20]	; (800ae8c <check_fs+0xa8>)
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d101      	bne.n	800ae7e <check_fs+0x9a>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	e000      	b.n	800ae80 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ae7e:	2302      	movs	r3, #2
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}
 800ae88:	00544146 	.word	0x00544146
 800ae8c:	33544146 	.word	0x33544146

0800ae90 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b096      	sub	sp, #88	; 0x58
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	2200      	movs	r2, #0
 800aea2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800aea4:	68f8      	ldr	r0, [r7, #12]
 800aea6:	f7ff ff59 	bl	800ad5c <get_ldnumber>
 800aeaa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800aeac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	da01      	bge.n	800aeb6 <find_volume+0x26>
 800aeb2:	230b      	movs	r3, #11
 800aeb4:	e265      	b.n	800b382 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800aeb6:	4ab0      	ldr	r2, [pc, #704]	; (800b178 <find_volume+0x2e8>)
 800aeb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aeba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aebe:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800aec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d101      	bne.n	800aeca <find_volume+0x3a>
 800aec6:	230c      	movs	r3, #12
 800aec8:	e25b      	b.n	800b382 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aece:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800aed0:	79fb      	ldrb	r3, [r7, #7]
 800aed2:	f023 0301 	bic.w	r3, r3, #1
 800aed6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800aed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d01a      	beq.n	800af16 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800aee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aee2:	785b      	ldrb	r3, [r3, #1]
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7fd ff6b 	bl	8008dc0 <disk_status>
 800aeea:	4603      	mov	r3, r0
 800aeec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800aef0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aef4:	f003 0301 	and.w	r3, r3, #1
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10c      	bne.n	800af16 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800aefc:	79fb      	ldrb	r3, [r7, #7]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d007      	beq.n	800af12 <find_volume+0x82>
 800af02:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800af06:	f003 0304 	and.w	r3, r3, #4
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d001      	beq.n	800af12 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800af0e:	230a      	movs	r3, #10
 800af10:	e237      	b.n	800b382 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800af12:	2300      	movs	r3, #0
 800af14:	e235      	b.n	800b382 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800af16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af18:	2200      	movs	r2, #0
 800af1a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800af1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af22:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800af24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af26:	785b      	ldrb	r3, [r3, #1]
 800af28:	4618      	mov	r0, r3
 800af2a:	f7fd ff63 	bl	8008df4 <disk_initialize>
 800af2e:	4603      	mov	r3, r0
 800af30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800af34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800af38:	f003 0301 	and.w	r3, r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d001      	beq.n	800af44 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800af40:	2303      	movs	r3, #3
 800af42:	e21e      	b.n	800b382 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800af44:	79fb      	ldrb	r3, [r7, #7]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d007      	beq.n	800af5a <find_volume+0xca>
 800af4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800af4e:	f003 0304 	and.w	r3, r3, #4
 800af52:	2b00      	cmp	r3, #0
 800af54:	d001      	beq.n	800af5a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800af56:	230a      	movs	r3, #10
 800af58:	e213      	b.n	800b382 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800af5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af5c:	7858      	ldrb	r0, [r3, #1]
 800af5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af60:	330c      	adds	r3, #12
 800af62:	461a      	mov	r2, r3
 800af64:	2102      	movs	r1, #2
 800af66:	f7fd ffab 	bl	8008ec0 <disk_ioctl>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <find_volume+0xe4>
 800af70:	2301      	movs	r3, #1
 800af72:	e206      	b.n	800b382 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800af74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af76:	899b      	ldrh	r3, [r3, #12]
 800af78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af7c:	d80d      	bhi.n	800af9a <find_volume+0x10a>
 800af7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af80:	899b      	ldrh	r3, [r3, #12]
 800af82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af86:	d308      	bcc.n	800af9a <find_volume+0x10a>
 800af88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af8a:	899b      	ldrh	r3, [r3, #12]
 800af8c:	461a      	mov	r2, r3
 800af8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af90:	899b      	ldrh	r3, [r3, #12]
 800af92:	3b01      	subs	r3, #1
 800af94:	4013      	ands	r3, r2
 800af96:	2b00      	cmp	r3, #0
 800af98:	d001      	beq.n	800af9e <find_volume+0x10e>
 800af9a:	2301      	movs	r3, #1
 800af9c:	e1f1      	b.n	800b382 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800af9e:	2300      	movs	r3, #0
 800afa0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800afa2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800afa4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800afa6:	f7ff ff1d 	bl	800ade4 <check_fs>
 800afaa:	4603      	mov	r3, r0
 800afac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800afb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800afb4:	2b02      	cmp	r3, #2
 800afb6:	d14b      	bne.n	800b050 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800afb8:	2300      	movs	r3, #0
 800afba:	643b      	str	r3, [r7, #64]	; 0x40
 800afbc:	e01f      	b.n	800affe <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800afbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800afc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afc6:	011b      	lsls	r3, r3, #4
 800afc8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800afcc:	4413      	add	r3, r2
 800afce:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800afd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd2:	3304      	adds	r3, #4
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d006      	beq.n	800afe8 <find_volume+0x158>
 800afda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afdc:	3308      	adds	r3, #8
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fd ffa4 	bl	8008f2c <ld_dword>
 800afe4:	4602      	mov	r2, r0
 800afe6:	e000      	b.n	800afea <find_volume+0x15a>
 800afe8:	2200      	movs	r2, #0
 800afea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800aff2:	440b      	add	r3, r1
 800aff4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800aff8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800affa:	3301      	adds	r3, #1
 800affc:	643b      	str	r3, [r7, #64]	; 0x40
 800affe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b000:	2b03      	cmp	r3, #3
 800b002:	d9dc      	bls.n	800afbe <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b004:	2300      	movs	r3, #0
 800b006:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b008:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d002      	beq.n	800b014 <find_volume+0x184>
 800b00e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b010:	3b01      	subs	r3, #1
 800b012:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b01c:	4413      	add	r3, r2
 800b01e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b022:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b024:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b026:	2b00      	cmp	r3, #0
 800b028:	d005      	beq.n	800b036 <find_volume+0x1a6>
 800b02a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b02c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b02e:	f7ff fed9 	bl	800ade4 <check_fs>
 800b032:	4603      	mov	r3, r0
 800b034:	e000      	b.n	800b038 <find_volume+0x1a8>
 800b036:	2303      	movs	r3, #3
 800b038:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b03c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b040:	2b01      	cmp	r3, #1
 800b042:	d905      	bls.n	800b050 <find_volume+0x1c0>
 800b044:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b046:	3301      	adds	r3, #1
 800b048:	643b      	str	r3, [r7, #64]	; 0x40
 800b04a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b04c:	2b03      	cmp	r3, #3
 800b04e:	d9e1      	bls.n	800b014 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b050:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b054:	2b04      	cmp	r3, #4
 800b056:	d101      	bne.n	800b05c <find_volume+0x1cc>
 800b058:	2301      	movs	r3, #1
 800b05a:	e192      	b.n	800b382 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b05c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b060:	2b01      	cmp	r3, #1
 800b062:	d901      	bls.n	800b068 <find_volume+0x1d8>
 800b064:	230d      	movs	r3, #13
 800b066:	e18c      	b.n	800b382 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06a:	3338      	adds	r3, #56	; 0x38
 800b06c:	330b      	adds	r3, #11
 800b06e:	4618      	mov	r0, r3
 800b070:	f7fd ff44 	bl	8008efc <ld_word>
 800b074:	4603      	mov	r3, r0
 800b076:	461a      	mov	r2, r3
 800b078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b07a:	899b      	ldrh	r3, [r3, #12]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d001      	beq.n	800b084 <find_volume+0x1f4>
 800b080:	230d      	movs	r3, #13
 800b082:	e17e      	b.n	800b382 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b086:	3338      	adds	r3, #56	; 0x38
 800b088:	3316      	adds	r3, #22
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fd ff36 	bl	8008efc <ld_word>
 800b090:	4603      	mov	r3, r0
 800b092:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b096:	2b00      	cmp	r3, #0
 800b098:	d106      	bne.n	800b0a8 <find_volume+0x218>
 800b09a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b09c:	3338      	adds	r3, #56	; 0x38
 800b09e:	3324      	adds	r3, #36	; 0x24
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f7fd ff43 	bl	8008f2c <ld_dword>
 800b0a6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b0ac:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800b0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ba:	789b      	ldrb	r3, [r3, #2]
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d005      	beq.n	800b0cc <find_volume+0x23c>
 800b0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0c2:	789b      	ldrb	r3, [r3, #2]
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d001      	beq.n	800b0cc <find_volume+0x23c>
 800b0c8:	230d      	movs	r3, #13
 800b0ca:	e15a      	b.n	800b382 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b0cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ce:	789b      	ldrb	r3, [r3, #2]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0d4:	fb02 f303 	mul.w	r3, r2, r3
 800b0d8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e8:	895b      	ldrh	r3, [r3, #10]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d008      	beq.n	800b100 <find_volume+0x270>
 800b0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f0:	895b      	ldrh	r3, [r3, #10]
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f6:	895b      	ldrh	r3, [r3, #10]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d001      	beq.n	800b104 <find_volume+0x274>
 800b100:	230d      	movs	r3, #13
 800b102:	e13e      	b.n	800b382 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b106:	3338      	adds	r3, #56	; 0x38
 800b108:	3311      	adds	r3, #17
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fd fef6 	bl	8008efc <ld_word>
 800b110:	4603      	mov	r3, r0
 800b112:	461a      	mov	r2, r3
 800b114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b116:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b11a:	891b      	ldrh	r3, [r3, #8]
 800b11c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b11e:	8992      	ldrh	r2, [r2, #12]
 800b120:	0952      	lsrs	r2, r2, #5
 800b122:	b292      	uxth	r2, r2
 800b124:	fbb3 f1f2 	udiv	r1, r3, r2
 800b128:	fb02 f201 	mul.w	r2, r2, r1
 800b12c:	1a9b      	subs	r3, r3, r2
 800b12e:	b29b      	uxth	r3, r3
 800b130:	2b00      	cmp	r3, #0
 800b132:	d001      	beq.n	800b138 <find_volume+0x2a8>
 800b134:	230d      	movs	r3, #13
 800b136:	e124      	b.n	800b382 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b13a:	3338      	adds	r3, #56	; 0x38
 800b13c:	3313      	adds	r3, #19
 800b13e:	4618      	mov	r0, r3
 800b140:	f7fd fedc 	bl	8008efc <ld_word>
 800b144:	4603      	mov	r3, r0
 800b146:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d106      	bne.n	800b15c <find_volume+0x2cc>
 800b14e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b150:	3338      	adds	r3, #56	; 0x38
 800b152:	3320      	adds	r3, #32
 800b154:	4618      	mov	r0, r3
 800b156:	f7fd fee9 	bl	8008f2c <ld_dword>
 800b15a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15e:	3338      	adds	r3, #56	; 0x38
 800b160:	330e      	adds	r3, #14
 800b162:	4618      	mov	r0, r3
 800b164:	f7fd feca 	bl	8008efc <ld_word>
 800b168:	4603      	mov	r3, r0
 800b16a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b16c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d104      	bne.n	800b17c <find_volume+0x2ec>
 800b172:	230d      	movs	r3, #13
 800b174:	e105      	b.n	800b382 <find_volume+0x4f2>
 800b176:	bf00      	nop
 800b178:	200000fc 	.word	0x200000fc

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b17c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b17e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b180:	4413      	add	r3, r2
 800b182:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b184:	8911      	ldrh	r1, [r2, #8]
 800b186:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b188:	8992      	ldrh	r2, [r2, #12]
 800b18a:	0952      	lsrs	r2, r2, #5
 800b18c:	b292      	uxth	r2, r2
 800b18e:	fbb1 f2f2 	udiv	r2, r1, r2
 800b192:	b292      	uxth	r2, r2
 800b194:	4413      	add	r3, r2
 800b196:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b198:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d201      	bcs.n	800b1a4 <find_volume+0x314>
 800b1a0:	230d      	movs	r3, #13
 800b1a2:	e0ee      	b.n	800b382 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b1a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a8:	1ad3      	subs	r3, r2, r3
 800b1aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b1ac:	8952      	ldrh	r2, [r2, #10]
 800b1ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1b2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d101      	bne.n	800b1be <find_volume+0x32e>
 800b1ba:	230d      	movs	r3, #13
 800b1bc:	e0e1      	b.n	800b382 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d802      	bhi.n	800b1d4 <find_volume+0x344>
 800b1ce:	2302      	movs	r3, #2
 800b1d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d6:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d802      	bhi.n	800b1e4 <find_volume+0x354>
 800b1de:	2301      	movs	r3, #1
 800b1e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e6:	1c9a      	adds	r2, r3, #2
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ea:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800b1ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b1f0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b1f2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b1f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b1f6:	441a      	add	r2, r3
 800b1f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1fa:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800b1fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b200:	441a      	add	r2, r3
 800b202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b204:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800b206:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b20a:	2b03      	cmp	r3, #3
 800b20c:	d11e      	bne.n	800b24c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b210:	3338      	adds	r3, #56	; 0x38
 800b212:	332a      	adds	r3, #42	; 0x2a
 800b214:	4618      	mov	r0, r3
 800b216:	f7fd fe71 	bl	8008efc <ld_word>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d001      	beq.n	800b224 <find_volume+0x394>
 800b220:	230d      	movs	r3, #13
 800b222:	e0ae      	b.n	800b382 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b226:	891b      	ldrh	r3, [r3, #8]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d001      	beq.n	800b230 <find_volume+0x3a0>
 800b22c:	230d      	movs	r3, #13
 800b22e:	e0a8      	b.n	800b382 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b232:	3338      	adds	r3, #56	; 0x38
 800b234:	332c      	adds	r3, #44	; 0x2c
 800b236:	4618      	mov	r0, r3
 800b238:	f7fd fe78 	bl	8008f2c <ld_dword>
 800b23c:	4602      	mov	r2, r0
 800b23e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b240:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b244:	69db      	ldr	r3, [r3, #28]
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	647b      	str	r3, [r7, #68]	; 0x44
 800b24a:	e01f      	b.n	800b28c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24e:	891b      	ldrh	r3, [r3, #8]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d101      	bne.n	800b258 <find_volume+0x3c8>
 800b254:	230d      	movs	r3, #13
 800b256:	e094      	b.n	800b382 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b25c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b25e:	441a      	add	r2, r3
 800b260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b262:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b264:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d103      	bne.n	800b274 <find_volume+0x3e4>
 800b26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26e:	69db      	ldr	r3, [r3, #28]
 800b270:	005b      	lsls	r3, r3, #1
 800b272:	e00a      	b.n	800b28a <find_volume+0x3fa>
 800b274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b276:	69da      	ldr	r2, [r3, #28]
 800b278:	4613      	mov	r3, r2
 800b27a:	005b      	lsls	r3, r3, #1
 800b27c:	4413      	add	r3, r2
 800b27e:	085a      	lsrs	r2, r3, #1
 800b280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b282:	69db      	ldr	r3, [r3, #28]
 800b284:	f003 0301 	and.w	r3, r3, #1
 800b288:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b28a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28e:	6a1a      	ldr	r2, [r3, #32]
 800b290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b292:	899b      	ldrh	r3, [r3, #12]
 800b294:	4619      	mov	r1, r3
 800b296:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b298:	440b      	add	r3, r1
 800b29a:	3b01      	subs	r3, #1
 800b29c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b29e:	8989      	ldrh	r1, [r1, #12]
 800b2a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d201      	bcs.n	800b2ac <find_volume+0x41c>
 800b2a8:	230d      	movs	r3, #13
 800b2aa:	e06a      	b.n	800b382 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b2ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b2:	619a      	str	r2, [r3, #24]
 800b2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2b6:	699a      	ldr	r2, [r3, #24]
 800b2b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ba:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800b2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2be:	2280      	movs	r2, #128	; 0x80
 800b2c0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b2c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b2c6:	2b03      	cmp	r3, #3
 800b2c8:	d149      	bne.n	800b35e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2cc:	3338      	adds	r3, #56	; 0x38
 800b2ce:	3330      	adds	r3, #48	; 0x30
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f7fd fe13 	bl	8008efc <ld_word>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d140      	bne.n	800b35e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b2dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2de:	3301      	adds	r3, #1
 800b2e0:	4619      	mov	r1, r3
 800b2e2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b2e4:	f7fe f8ba 	bl	800945c <move_window>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d137      	bne.n	800b35e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800b2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f6:	3338      	adds	r3, #56	; 0x38
 800b2f8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fd fdfd 	bl	8008efc <ld_word>
 800b302:	4603      	mov	r3, r0
 800b304:	461a      	mov	r2, r3
 800b306:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b30a:	429a      	cmp	r2, r3
 800b30c:	d127      	bne.n	800b35e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b30e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b310:	3338      	adds	r3, #56	; 0x38
 800b312:	4618      	mov	r0, r3
 800b314:	f7fd fe0a 	bl	8008f2c <ld_dword>
 800b318:	4602      	mov	r2, r0
 800b31a:	4b1c      	ldr	r3, [pc, #112]	; (800b38c <find_volume+0x4fc>)
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d11e      	bne.n	800b35e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b322:	3338      	adds	r3, #56	; 0x38
 800b324:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b328:	4618      	mov	r0, r3
 800b32a:	f7fd fdff 	bl	8008f2c <ld_dword>
 800b32e:	4602      	mov	r2, r0
 800b330:	4b17      	ldr	r3, [pc, #92]	; (800b390 <find_volume+0x500>)
 800b332:	429a      	cmp	r2, r3
 800b334:	d113      	bne.n	800b35e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b338:	3338      	adds	r3, #56	; 0x38
 800b33a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b33e:	4618      	mov	r0, r3
 800b340:	f7fd fdf4 	bl	8008f2c <ld_dword>
 800b344:	4602      	mov	r2, r0
 800b346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b348:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34c:	3338      	adds	r3, #56	; 0x38
 800b34e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b352:	4618      	mov	r0, r3
 800b354:	f7fd fdea 	bl	8008f2c <ld_dword>
 800b358:	4602      	mov	r2, r0
 800b35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b35c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b360:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b364:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b366:	4b0b      	ldr	r3, [pc, #44]	; (800b394 <find_volume+0x504>)
 800b368:	881b      	ldrh	r3, [r3, #0]
 800b36a:	3301      	adds	r3, #1
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	4b09      	ldr	r3, [pc, #36]	; (800b394 <find_volume+0x504>)
 800b370:	801a      	strh	r2, [r3, #0]
 800b372:	4b08      	ldr	r3, [pc, #32]	; (800b394 <find_volume+0x504>)
 800b374:	881a      	ldrh	r2, [r3, #0]
 800b376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b378:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b37a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b37c:	f7fe f806 	bl	800938c <clear_lock>
#endif
	return FR_OK;
 800b380:	2300      	movs	r3, #0
}
 800b382:	4618      	mov	r0, r3
 800b384:	3758      	adds	r7, #88	; 0x58
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	41615252 	.word	0x41615252
 800b390:	61417272 	.word	0x61417272
 800b394:	20000100 	.word	0x20000100

0800b398 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b084      	sub	sp, #16
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	6039      	str	r1, [r7, #0]
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d01a      	beq.n	800b3de <validate+0x46>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d016      	beq.n	800b3de <validate+0x46>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d011      	beq.n	800b3de <validate+0x46>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	88da      	ldrh	r2, [r3, #6]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	889b      	ldrh	r3, [r3, #4]
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d10a      	bne.n	800b3de <validate+0x46>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	785b      	ldrb	r3, [r3, #1]
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7fd fcf6 	bl	8008dc0 <disk_status>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	f003 0301 	and.w	r3, r3, #1
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d005      	beq.n	800b3ea <validate+0x52>
		*fs = 0;
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	601a      	str	r2, [r3, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 800b3e4:	2309      	movs	r3, #9
 800b3e6:	73fb      	strb	r3, [r7, #15]
 800b3e8:	e005      	b.n	800b3f6 <validate+0x5e>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	601a      	str	r2, [r3, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800b3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b088      	sub	sp, #32
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	4613      	mov	r3, r2
 800b40c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b412:	f107 0310 	add.w	r3, r7, #16
 800b416:	4618      	mov	r0, r3
 800b418:	f7ff fca0 	bl	800ad5c <get_ldnumber>
 800b41c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	2b00      	cmp	r3, #0
 800b422:	da01      	bge.n	800b428 <f_mount+0x28>
 800b424:	230b      	movs	r3, #11
 800b426:	e02b      	b.n	800b480 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b428:	4a17      	ldr	r2, [pc, #92]	; (800b488 <f_mount+0x88>)
 800b42a:	69fb      	ldr	r3, [r7, #28]
 800b42c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b430:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d005      	beq.n	800b444 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b438:	69b8      	ldr	r0, [r7, #24]
 800b43a:	f7fd ffa7 	bl	800938c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	2200      	movs	r2, #0
 800b442:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	490d      	ldr	r1, [pc, #52]	; (800b488 <f_mount+0x88>)
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d002      	beq.n	800b466 <f_mount+0x66>
 800b460:	79fb      	ldrb	r3, [r7, #7]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d001      	beq.n	800b46a <f_mount+0x6a>
 800b466:	2300      	movs	r3, #0
 800b468:	e00a      	b.n	800b480 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b46a:	f107 010c 	add.w	r1, r7, #12
 800b46e:	f107 0308 	add.w	r3, r7, #8
 800b472:	2200      	movs	r2, #0
 800b474:	4618      	mov	r0, r3
 800b476:	f7ff fd0b 	bl	800ae90 <find_volume>
 800b47a:	4603      	mov	r3, r0
 800b47c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b47e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b480:	4618      	mov	r0, r3
 800b482:	3720      	adds	r7, #32
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}
 800b488:	200000fc 	.word	0x200000fc

0800b48c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b09a      	sub	sp, #104	; 0x68
 800b490:	af00      	add	r7, sp, #0
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	4613      	mov	r3, r2
 800b498:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <f_open+0x18>
 800b4a0:	2309      	movs	r3, #9
 800b4a2:	e1cb      	b.n	800b83c <f_open+0x3b0>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b4a4:	79fb      	ldrb	r3, [r7, #7]
 800b4a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b4aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b4ac:	79fa      	ldrb	r2, [r7, #7]
 800b4ae:	f107 0110 	add.w	r1, r7, #16
 800b4b2:	f107 0308 	add.w	r3, r7, #8
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f7ff fcea 	bl	800ae90 <find_volume>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800b4c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f040 81af 	bne.w	800b82a <f_open+0x39e>
		dj.obj.fs = fs;
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800b4d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b4d4:	f001 f842 	bl	800c55c <ff_memalloc>
 800b4d8:	65b8      	str	r0, [r7, #88]	; 0x58
 800b4da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d101      	bne.n	800b4e4 <f_open+0x58>
 800b4e0:	2311      	movs	r3, #17
 800b4e2:	e1ab      	b.n	800b83c <f_open+0x3b0>
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b4e8:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	f107 0314 	add.w	r3, r7, #20
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7ff fbbc 	bl	800ac70 <follow_path>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b4fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b502:	2b00      	cmp	r3, #0
 800b504:	d11a      	bne.n	800b53c <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b506:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b50a:	b25b      	sxtb	r3, r3
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	da03      	bge.n	800b518 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800b510:	2306      	movs	r3, #6
 800b512:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800b516:	e011      	b.n	800b53c <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b518:	79fb      	ldrb	r3, [r7, #7]
 800b51a:	f023 0301 	bic.w	r3, r3, #1
 800b51e:	2b00      	cmp	r3, #0
 800b520:	bf14      	ite	ne
 800b522:	2301      	movne	r3, #1
 800b524:	2300      	moveq	r3, #0
 800b526:	b2db      	uxtb	r3, r3
 800b528:	461a      	mov	r2, r3
 800b52a:	f107 0314 	add.w	r3, r7, #20
 800b52e:	4611      	mov	r1, r2
 800b530:	4618      	mov	r0, r3
 800b532:	f7fd fde3 	bl	80090fc <chk_lock>
 800b536:	4603      	mov	r3, r0
 800b538:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b53c:	79fb      	ldrb	r3, [r7, #7]
 800b53e:	f003 031c 	and.w	r3, r3, #28
 800b542:	2b00      	cmp	r3, #0
 800b544:	d07f      	beq.n	800b646 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 800b546:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d017      	beq.n	800b57e <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b54e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b552:	2b04      	cmp	r3, #4
 800b554:	d10e      	bne.n	800b574 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b556:	f7fd fe2d 	bl	80091b4 <enq_lock>
 800b55a:	4603      	mov	r3, r0
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d006      	beq.n	800b56e <f_open+0xe2>
 800b560:	f107 0314 	add.w	r3, r7, #20
 800b564:	4618      	mov	r0, r3
 800b566:	f7ff f889 	bl	800a67c <dir_register>
 800b56a:	4603      	mov	r3, r0
 800b56c:	e000      	b.n	800b570 <f_open+0xe4>
 800b56e:	2312      	movs	r3, #18
 800b570:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b574:	79fb      	ldrb	r3, [r7, #7]
 800b576:	f043 0308 	orr.w	r3, r3, #8
 800b57a:	71fb      	strb	r3, [r7, #7]
 800b57c:	e010      	b.n	800b5a0 <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b57e:	7ebb      	ldrb	r3, [r7, #26]
 800b580:	f003 0311 	and.w	r3, r3, #17
 800b584:	2b00      	cmp	r3, #0
 800b586:	d003      	beq.n	800b590 <f_open+0x104>
					res = FR_DENIED;
 800b588:	2307      	movs	r3, #7
 800b58a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800b58e:	e007      	b.n	800b5a0 <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b590:	79fb      	ldrb	r3, [r7, #7]
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	d002      	beq.n	800b5a0 <f_open+0x114>
 800b59a:	2308      	movs	r3, #8
 800b59c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b5a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d168      	bne.n	800b67a <f_open+0x1ee>
 800b5a8:	79fb      	ldrb	r3, [r7, #7]
 800b5aa:	f003 0308 	and.w	r3, r3, #8
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d063      	beq.n	800b67a <f_open+0x1ee>
				dw = GET_FATTIME();
 800b5b2:	f001 fb4b 	bl	800cc4c <get_fattime>
 800b5b6:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b5b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5ba:	330e      	adds	r3, #14
 800b5bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f7fd fcf2 	bl	8008fa8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b5c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5c6:	3316      	adds	r3, #22
 800b5c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fd fcec 	bl	8008fa8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b5d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5d2:	330b      	adds	r3, #11
 800b5d4:	2220      	movs	r2, #32
 800b5d6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b5dc:	4611      	mov	r1, r2
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f7fe fcbb 	bl	8009f5a <ld_clust>
 800b5e4:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f7fe fcd3 	bl	8009f98 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b5f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5f4:	331c      	adds	r3, #28
 800b5f6:	2100      	movs	r1, #0
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7fd fcd5 	bl	8008fa8 <st_dword>
					fs->wflag = 1;
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	2201      	movs	r2, #1
 800b602:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b606:	2b00      	cmp	r3, #0
 800b608:	d037      	beq.n	800b67a <f_open+0x1ee>
						dw = fs->winsect;
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b60e:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800b610:	f107 0314 	add.w	r3, r7, #20
 800b614:	2200      	movs	r2, #0
 800b616:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b618:	4618      	mov	r0, r3
 800b61a:	f7fe f9c3 	bl	80099a4 <remove_chain>
 800b61e:	4603      	mov	r3, r0
 800b620:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800b624:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d126      	bne.n	800b67a <f_open+0x1ee>
							res = move_window(fs, dw);
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b630:	4618      	mov	r0, r3
 800b632:	f7fd ff13 	bl	800945c <move_window>
 800b636:	4603      	mov	r3, r0
 800b638:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b640:	3a01      	subs	r2, #1
 800b642:	615a      	str	r2, [r3, #20]
 800b644:	e019      	b.n	800b67a <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b646:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d115      	bne.n	800b67a <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b64e:	7ebb      	ldrb	r3, [r7, #26]
 800b650:	f003 0310 	and.w	r3, r3, #16
 800b654:	2b00      	cmp	r3, #0
 800b656:	d003      	beq.n	800b660 <f_open+0x1d4>
					res = FR_NO_FILE;
 800b658:	2304      	movs	r3, #4
 800b65a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800b65e:	e00c      	b.n	800b67a <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b660:	79fb      	ldrb	r3, [r7, #7]
 800b662:	f003 0302 	and.w	r3, r3, #2
 800b666:	2b00      	cmp	r3, #0
 800b668:	d007      	beq.n	800b67a <f_open+0x1ee>
 800b66a:	7ebb      	ldrb	r3, [r7, #26]
 800b66c:	f003 0301 	and.w	r3, r3, #1
 800b670:	2b00      	cmp	r3, #0
 800b672:	d002      	beq.n	800b67a <f_open+0x1ee>
						res = FR_DENIED;
 800b674:	2307      	movs	r3, #7
 800b676:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800b67a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d128      	bne.n	800b6d4 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b682:	79fb      	ldrb	r3, [r7, #7]
 800b684:	f003 0308 	and.w	r3, r3, #8
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d003      	beq.n	800b694 <f_open+0x208>
				mode |= FA_MODIFIED;
 800b68c:	79fb      	ldrb	r3, [r7, #7]
 800b68e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b692:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b69c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b6a2:	79fb      	ldrb	r3, [r7, #7]
 800b6a4:	f023 0301 	bic.w	r3, r3, #1
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	bf14      	ite	ne
 800b6ac:	2301      	movne	r3, #1
 800b6ae:	2300      	moveq	r3, #0
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	f107 0314 	add.w	r3, r7, #20
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7fd fd9c 	bl	80091f8 <inc_lock>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	691b      	ldr	r3, [r3, #16]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d102      	bne.n	800b6d4 <f_open+0x248>
 800b6ce:	2302      	movs	r3, #2
 800b6d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b6d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f040 80a3 	bne.w	800b824 <f_open+0x398>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b6e2:	4611      	mov	r1, r2
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7fe fc38 	bl	8009f5a <ld_clust>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b6f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6f2:	331c      	adds	r3, #28
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7fd fc19 	bl	8008f2c <ld_dword>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2200      	movs	r2, #0
 800b704:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b706:	693a      	ldr	r2, [r7, #16]
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	88da      	ldrh	r2, [r3, #6]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	79fa      	ldrb	r2, [r7, #7]
 800b718:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	2200      	movs	r2, #0
 800b71e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2200      	movs	r2, #0
 800b724:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2200      	movs	r2, #0
 800b72a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	3330      	adds	r3, #48	; 0x30
 800b730:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b734:	2100      	movs	r1, #0
 800b736:	4618      	mov	r0, r3
 800b738:	f7fd fc83 	bl	8009042 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b73c:	79fb      	ldrb	r3, [r7, #7]
 800b73e:	f003 0320 	and.w	r3, r3, #32
 800b742:	2b00      	cmp	r3, #0
 800b744:	d06e      	beq.n	800b824 <f_open+0x398>
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d06a      	beq.n	800b824 <f_open+0x398>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	68da      	ldr	r2, [r3, #12]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	895b      	ldrh	r3, [r3, #10]
 800b75a:	461a      	mov	r2, r3
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	899b      	ldrh	r3, [r3, #12]
 800b760:	fb03 f302 	mul.w	r3, r3, r2
 800b764:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b772:	e016      	b.n	800b7a2 <f_open+0x316>
					clst = get_fat(&fp->obj, clst);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b778:	4618      	mov	r0, r3
 800b77a:	f7fd ff2c 	bl	80095d6 <get_fat>
 800b77e:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800b780:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b782:	2b01      	cmp	r3, #1
 800b784:	d802      	bhi.n	800b78c <f_open+0x300>
 800b786:	2302      	movs	r3, #2
 800b788:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b78c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b78e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b792:	d102      	bne.n	800b79a <f_open+0x30e>
 800b794:	2301      	movs	r3, #1
 800b796:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b79a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b79c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b79e:	1ad3      	subs	r3, r2, r3
 800b7a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d103      	bne.n	800b7b2 <f_open+0x326>
 800b7aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b7ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d8e0      	bhi.n	800b774 <f_open+0x2e8>
				}
				fp->clust = clst;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b7b6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b7b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d131      	bne.n	800b824 <f_open+0x398>
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	899b      	ldrh	r3, [r3, #12]
 800b7c4:	461a      	mov	r2, r3
 800b7c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7c8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b7cc:	fb02 f201 	mul.w	r2, r2, r1
 800b7d0:	1a9b      	subs	r3, r3, r2
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d026      	beq.n	800b824 <f_open+0x398>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7fd fedc 	bl	8009598 <clust2sect>
 800b7e0:	64b8      	str	r0, [r7, #72]	; 0x48
 800b7e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d103      	bne.n	800b7f0 <f_open+0x364>
						res = FR_INT_ERR;
 800b7e8:	2302      	movs	r3, #2
 800b7ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800b7ee:	e019      	b.n	800b824 <f_open+0x398>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	899b      	ldrh	r3, [r3, #12]
 800b7f4:	461a      	mov	r2, r3
 800b7f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7f8:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7fe:	441a      	add	r2, r3
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	7858      	ldrb	r0, [r3, #1]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	6a1a      	ldr	r2, [r3, #32]
 800b812:	2301      	movs	r3, #1
 800b814:	f7fd fb14 	bl	8008e40 <disk_read>
 800b818:	4603      	mov	r3, r0
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d002      	beq.n	800b824 <f_open+0x398>
 800b81e:	2301      	movs	r3, #1
 800b820:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800b824:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b826:	f000 fea5 	bl	800c574 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b82a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d002      	beq.n	800b838 <f_open+0x3ac>
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2200      	movs	r2, #0
 800b836:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b838:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3768      	adds	r7, #104	; 0x68
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08e      	sub	sp, #56	; 0x38
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]
 800b850:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	2200      	movs	r2, #0
 800b85a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f107 0214 	add.w	r2, r7, #20
 800b862:	4611      	mov	r1, r2
 800b864:	4618      	mov	r0, r3
 800b866:	f7ff fd97 	bl	800b398 <validate>
 800b86a:	4603      	mov	r3, r0
 800b86c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b870:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b874:	2b00      	cmp	r3, #0
 800b876:	d107      	bne.n	800b888 <f_read+0x44>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	7d5b      	ldrb	r3, [r3, #21]
 800b87c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800b880:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <f_read+0x4a>
 800b888:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b88c:	e135      	b.n	800bafa <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	7d1b      	ldrb	r3, [r3, #20]
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <f_read+0x5a>
 800b89a:	2307      	movs	r3, #7
 800b89c:	e12d      	b.n	800bafa <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	68da      	ldr	r2, [r3, #12]
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	699b      	ldr	r3, [r3, #24]
 800b8a6:	1ad3      	subs	r3, r2, r3
 800b8a8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	6a3b      	ldr	r3, [r7, #32]
 800b8ae:	429a      	cmp	r2, r3
 800b8b0:	f240 811e 	bls.w	800baf0 <f_read+0x2ac>
 800b8b4:	6a3b      	ldr	r3, [r7, #32]
 800b8b6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800b8b8:	e11a      	b.n	800baf0 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	699b      	ldr	r3, [r3, #24]
 800b8be:	697a      	ldr	r2, [r7, #20]
 800b8c0:	8992      	ldrh	r2, [r2, #12]
 800b8c2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8c6:	fb02 f201 	mul.w	r2, r2, r1
 800b8ca:	1a9b      	subs	r3, r3, r2
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	f040 80d5 	bne.w	800ba7c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	699b      	ldr	r3, [r3, #24]
 800b8d6:	697a      	ldr	r2, [r7, #20]
 800b8d8:	8992      	ldrh	r2, [r2, #12]
 800b8da:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8de:	697a      	ldr	r2, [r7, #20]
 800b8e0:	8952      	ldrh	r2, [r2, #10]
 800b8e2:	3a01      	subs	r2, #1
 800b8e4:	4013      	ands	r3, r2
 800b8e6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d12f      	bne.n	800b94e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	699b      	ldr	r3, [r3, #24]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d103      	bne.n	800b8fe <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	633b      	str	r3, [r7, #48]	; 0x30
 800b8fc:	e013      	b.n	800b926 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b902:	2b00      	cmp	r3, #0
 800b904:	d007      	beq.n	800b916 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	699b      	ldr	r3, [r3, #24]
 800b90a:	4619      	mov	r1, r3
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f7fe f946 	bl	8009b9e <clmt_clust>
 800b912:	6338      	str	r0, [r7, #48]	; 0x30
 800b914:	e007      	b.n	800b926 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800b916:	68fa      	ldr	r2, [r7, #12]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	69db      	ldr	r3, [r3, #28]
 800b91c:	4619      	mov	r1, r3
 800b91e:	4610      	mov	r0, r2
 800b920:	f7fd fe59 	bl	80095d6 <get_fat>
 800b924:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800b926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d804      	bhi.n	800b936 <f_read+0xf2>
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2202      	movs	r2, #2
 800b930:	755a      	strb	r2, [r3, #21]
 800b932:	2302      	movs	r3, #2
 800b934:	e0e1      	b.n	800bafa <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b93c:	d104      	bne.n	800b948 <f_read+0x104>
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2201      	movs	r2, #1
 800b942:	755a      	strb	r2, [r3, #21]
 800b944:	2301      	movs	r3, #1
 800b946:	e0d8      	b.n	800bafa <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b94c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b94e:	697a      	ldr	r2, [r7, #20]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	69db      	ldr	r3, [r3, #28]
 800b954:	4619      	mov	r1, r3
 800b956:	4610      	mov	r0, r2
 800b958:	f7fd fe1e 	bl	8009598 <clust2sect>
 800b95c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d104      	bne.n	800b96e <f_read+0x12a>
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2202      	movs	r2, #2
 800b968:	755a      	strb	r2, [r3, #21]
 800b96a:	2302      	movs	r3, #2
 800b96c:	e0c5      	b.n	800bafa <f_read+0x2b6>
			sect += csect;
 800b96e:	69ba      	ldr	r2, [r7, #24]
 800b970:	69fb      	ldr	r3, [r7, #28]
 800b972:	4413      	add	r3, r2
 800b974:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	899b      	ldrh	r3, [r3, #12]
 800b97a:	461a      	mov	r2, r3
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b982:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800b984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b986:	2b00      	cmp	r3, #0
 800b988:	d041      	beq.n	800ba0e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b98a:	69fa      	ldr	r2, [r7, #28]
 800b98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98e:	4413      	add	r3, r2
 800b990:	697a      	ldr	r2, [r7, #20]
 800b992:	8952      	ldrh	r2, [r2, #10]
 800b994:	4293      	cmp	r3, r2
 800b996:	d905      	bls.n	800b9a4 <f_read+0x160>
					cc = fs->csize - csect;
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	895b      	ldrh	r3, [r3, #10]
 800b99c:	461a      	mov	r2, r3
 800b99e:	69fb      	ldr	r3, [r7, #28]
 800b9a0:	1ad3      	subs	r3, r2, r3
 800b9a2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b9a4:	697b      	ldr	r3, [r7, #20]
 800b9a6:	7858      	ldrb	r0, [r3, #1]
 800b9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9aa:	69ba      	ldr	r2, [r7, #24]
 800b9ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b9ae:	f7fd fa47 	bl	8008e40 <disk_read>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d004      	beq.n	800b9c2 <f_read+0x17e>
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2201      	movs	r2, #1
 800b9bc:	755a      	strb	r2, [r3, #21]
 800b9be:	2301      	movs	r3, #1
 800b9c0:	e09b      	b.n	800bafa <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	7d1b      	ldrb	r3, [r3, #20]
 800b9c6:	b25b      	sxtb	r3, r3
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	da18      	bge.n	800b9fe <f_read+0x1ba>
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	6a1a      	ldr	r2, [r3, #32]
 800b9d0:	69bb      	ldr	r3, [r7, #24]
 800b9d2:	1ad2      	subs	r2, r2, r3
 800b9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d211      	bcs.n	800b9fe <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	6a1a      	ldr	r2, [r3, #32]
 800b9de:	69bb      	ldr	r3, [r7, #24]
 800b9e0:	1ad3      	subs	r3, r2, r3
 800b9e2:	697a      	ldr	r2, [r7, #20]
 800b9e4:	8992      	ldrh	r2, [r2, #12]
 800b9e6:	fb02 f303 	mul.w	r3, r2, r3
 800b9ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9ec:	18d0      	adds	r0, r2, r3
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	899b      	ldrh	r3, [r3, #12]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	f7fd fb01 	bl	8009000 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	899b      	ldrh	r3, [r3, #12]
 800ba02:	461a      	mov	r2, r3
 800ba04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba06:	fb03 f302 	mul.w	r3, r3, r2
 800ba0a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ba0c:	e05c      	b.n	800bac8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6a1a      	ldr	r2, [r3, #32]
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d02e      	beq.n	800ba76 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	7d1b      	ldrb	r3, [r3, #20]
 800ba1c:	b25b      	sxtb	r3, r3
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	da18      	bge.n	800ba54 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	7858      	ldrb	r0, [r3, #1]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	6a1a      	ldr	r2, [r3, #32]
 800ba30:	2301      	movs	r3, #1
 800ba32:	f7fd fa25 	bl	8008e80 <disk_write>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d004      	beq.n	800ba46 <f_read+0x202>
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	755a      	strb	r2, [r3, #21]
 800ba42:	2301      	movs	r3, #1
 800ba44:	e059      	b.n	800bafa <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	7d1b      	ldrb	r3, [r3, #20]
 800ba4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba4e:	b2da      	uxtb	r2, r3
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	7858      	ldrb	r0, [r3, #1]
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ba5e:	2301      	movs	r3, #1
 800ba60:	69ba      	ldr	r2, [r7, #24]
 800ba62:	f7fd f9ed 	bl	8008e40 <disk_read>
 800ba66:	4603      	mov	r3, r0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d004      	beq.n	800ba76 <f_read+0x232>
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	755a      	strb	r2, [r3, #21]
 800ba72:	2301      	movs	r3, #1
 800ba74:	e041      	b.n	800bafa <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	69ba      	ldr	r2, [r7, #24]
 800ba7a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	899b      	ldrh	r3, [r3, #12]
 800ba80:	4618      	mov	r0, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	699b      	ldr	r3, [r3, #24]
 800ba86:	697a      	ldr	r2, [r7, #20]
 800ba88:	8992      	ldrh	r2, [r2, #12]
 800ba8a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba8e:	fb02 f201 	mul.w	r2, r2, r1
 800ba92:	1a9b      	subs	r3, r3, r2
 800ba94:	1ac3      	subs	r3, r0, r3
 800ba96:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ba98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d901      	bls.n	800baa4 <f_read+0x260>
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	699b      	ldr	r3, [r3, #24]
 800baae:	697a      	ldr	r2, [r7, #20]
 800bab0:	8992      	ldrh	r2, [r2, #12]
 800bab2:	fbb3 f0f2 	udiv	r0, r3, r2
 800bab6:	fb02 f200 	mul.w	r2, r2, r0
 800baba:	1a9b      	subs	r3, r3, r2
 800babc:	440b      	add	r3, r1
 800babe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bac0:	4619      	mov	r1, r3
 800bac2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bac4:	f7fd fa9c 	bl	8009000 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800bac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800baca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bacc:	4413      	add	r3, r2
 800bace:	627b      	str	r3, [r7, #36]	; 0x24
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	699a      	ldr	r2, [r3, #24]
 800bad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad6:	441a      	add	r2, r3
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	619a      	str	r2, [r3, #24]
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bae2:	441a      	add	r2, r3
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	601a      	str	r2, [r3, #0]
 800bae8:	687a      	ldr	r2, [r7, #4]
 800baea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baec:	1ad3      	subs	r3, r2, r3
 800baee:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f47f aee1 	bne.w	800b8ba <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800baf8:	2300      	movs	r3, #0
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	3738      	adds	r7, #56	; 0x38
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}

0800bb02 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800bb02:	b580      	push	{r7, lr}
 800bb04:	b086      	sub	sp, #24
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	f107 0208 	add.w	r2, r7, #8
 800bb10:	4611      	mov	r1, r2
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7ff fc40 	bl	800b398 <validate>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bb1c:	7dfb      	ldrb	r3, [r7, #23]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d168      	bne.n	800bbf4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	7d1b      	ldrb	r3, [r3, #20]
 800bb26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d062      	beq.n	800bbf4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	7d1b      	ldrb	r3, [r3, #20]
 800bb32:	b25b      	sxtb	r3, r3
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	da15      	bge.n	800bb64 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	7858      	ldrb	r0, [r3, #1]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6a1a      	ldr	r2, [r3, #32]
 800bb46:	2301      	movs	r3, #1
 800bb48:	f7fd f99a 	bl	8008e80 <disk_write>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d001      	beq.n	800bb56 <f_sync+0x54>
 800bb52:	2301      	movs	r3, #1
 800bb54:	e04f      	b.n	800bbf6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	7d1b      	ldrb	r3, [r3, #20]
 800bb5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb5e:	b2da      	uxtb	r2, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800bb64:	f001 f872 	bl	800cc4c <get_fattime>
 800bb68:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800bb6a:	68ba      	ldr	r2, [r7, #8]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb70:	4619      	mov	r1, r3
 800bb72:	4610      	mov	r0, r2
 800bb74:	f7fd fc72 	bl	800945c <move_window>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bb7c:	7dfb      	ldrb	r3, [r7, #23]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d138      	bne.n	800bbf4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb86:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	330b      	adds	r3, #11
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	320b      	adds	r2, #11
 800bb90:	7812      	ldrb	r2, [r2, #0]
 800bb92:	f042 0220 	orr.w	r2, r2, #32
 800bb96:	b2d2      	uxtb	r2, r2
 800bb98:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6818      	ldr	r0, [r3, #0]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	689b      	ldr	r3, [r3, #8]
 800bba2:	461a      	mov	r2, r3
 800bba4:	68f9      	ldr	r1, [r7, #12]
 800bba6:	f7fe f9f7 	bl	8009f98 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f103 021c 	add.w	r2, r3, #28
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	68db      	ldr	r3, [r3, #12]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	4610      	mov	r0, r2
 800bbb8:	f7fd f9f6 	bl	8008fa8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	3316      	adds	r3, #22
 800bbc0:	6939      	ldr	r1, [r7, #16]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7fd f9f0 	bl	8008fa8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	3312      	adds	r3, #18
 800bbcc:	2100      	movs	r1, #0
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fd f9cf 	bl	8008f72 <st_word>
					fs->wflag = 1;
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f7fd fc6b 	bl	80094b8 <sync_fs>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	7d1b      	ldrb	r3, [r3, #20]
 800bbea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbee:	b2da      	uxtb	r2, r3
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800bbf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3718      	adds	r7, #24
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b084      	sub	sp, #16
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f7ff ff7b 	bl	800bb02 <f_sync>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800bc10:	7bfb      	ldrb	r3, [r7, #15]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d118      	bne.n	800bc48 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	f107 0208 	add.w	r2, r7, #8
 800bc1c:	4611      	mov	r1, r2
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7ff fbba 	bl	800b398 <validate>
 800bc24:	4603      	mov	r3, r0
 800bc26:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bc28:	7bfb      	ldrb	r3, [r7, #15]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d10c      	bne.n	800bc48 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	691b      	ldr	r3, [r3, #16]
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fd fb6e 	bl	8009314 <dec_lock>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800bc3c:	7bfb      	ldrb	r3, [r7, #15]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d102      	bne.n	800bc48 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800bc48:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}

0800bc52 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800bc52:	b580      	push	{r7, lr}
 800bc54:	b090      	sub	sp, #64	; 0x40
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
 800bc5a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f107 0208 	add.w	r2, r7, #8
 800bc62:	4611      	mov	r1, r2
 800bc64:	4618      	mov	r0, r3
 800bc66:	f7ff fb97 	bl	800b398 <validate>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800bc70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d103      	bne.n	800bc80 <f_lseek+0x2e>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	7d5b      	ldrb	r3, [r3, #21]
 800bc7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800bc80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d002      	beq.n	800bc8e <f_lseek+0x3c>
 800bc88:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc8c:	e201      	b.n	800c092 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f000 80d9 	beq.w	800be4a <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc9e:	d15a      	bne.n	800bd56 <f_lseek+0x104>
			tbl = fp->cltbl;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bca4:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800bca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bca8:	1d1a      	adds	r2, r3, #4
 800bcaa:	627a      	str	r2, [r7, #36]	; 0x24
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	623b      	str	r3, [r7, #32]
 800bcb0:	2302      	movs	r3, #2
 800bcb2:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800bcba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d03a      	beq.n	800bd36 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800bcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc2:	61fb      	str	r3, [r7, #28]
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bcc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcca:	3302      	adds	r3, #2
 800bccc:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800bcce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd0:	61bb      	str	r3, [r7, #24]
 800bcd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcd4:	3301      	adds	r3, #1
 800bcd6:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f7fd fc7a 	bl	80095d6 <get_fat>
 800bce2:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800bce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d804      	bhi.n	800bcf4 <f_lseek+0xa2>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2202      	movs	r2, #2
 800bcee:	755a      	strb	r2, [r3, #21]
 800bcf0:	2302      	movs	r3, #2
 800bcf2:	e1ce      	b.n	800c092 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcfa:	d104      	bne.n	800bd06 <f_lseek+0xb4>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	755a      	strb	r2, [r3, #21]
 800bd02:	2301      	movs	r3, #1
 800bd04:	e1c5      	b.n	800c092 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800bd06:	69bb      	ldr	r3, [r7, #24]
 800bd08:	1c5a      	adds	r2, r3, #1
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d0de      	beq.n	800bcce <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800bd10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd12:	6a3b      	ldr	r3, [r7, #32]
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d809      	bhi.n	800bd2c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800bd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd1a:	1d1a      	adds	r2, r3, #4
 800bd1c:	627a      	str	r2, [r7, #36]	; 0x24
 800bd1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd20:	601a      	str	r2, [r3, #0]
 800bd22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd24:	1d1a      	adds	r2, r3, #4
 800bd26:	627a      	str	r2, [r7, #36]	; 0x24
 800bd28:	69fa      	ldr	r2, [r7, #28]
 800bd2a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	69da      	ldr	r2, [r3, #28]
 800bd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d8c4      	bhi.n	800bcc0 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd3c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800bd3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd40:	6a3b      	ldr	r3, [r7, #32]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d803      	bhi.n	800bd4e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800bd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd48:	2200      	movs	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]
 800bd4c:	e19f      	b.n	800c08e <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800bd4e:	2311      	movs	r3, #17
 800bd50:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800bd54:	e19b      	b.n	800c08e <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	68da      	ldr	r2, [r3, #12]
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d202      	bcs.n	800bd66 <f_lseek+0x114>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	68db      	ldr	r3, [r3, #12]
 800bd64:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	683a      	ldr	r2, [r7, #0]
 800bd6a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f000 818d 	beq.w	800c08e <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	3b01      	subs	r3, #1
 800bd78:	4619      	mov	r1, r3
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f7fd ff0f 	bl	8009b9e <clmt_clust>
 800bd80:	4602      	mov	r2, r0
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	69db      	ldr	r3, [r3, #28]
 800bd8c:	4619      	mov	r1, r3
 800bd8e:	4610      	mov	r0, r2
 800bd90:	f7fd fc02 	bl	8009598 <clust2sect>
 800bd94:	6178      	str	r0, [r7, #20]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d104      	bne.n	800bda6 <f_lseek+0x154>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2202      	movs	r2, #2
 800bda0:	755a      	strb	r2, [r3, #21]
 800bda2:	2302      	movs	r3, #2
 800bda4:	e175      	b.n	800c092 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	3b01      	subs	r3, #1
 800bdaa:	68ba      	ldr	r2, [r7, #8]
 800bdac:	8992      	ldrh	r2, [r2, #12]
 800bdae:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdb2:	68ba      	ldr	r2, [r7, #8]
 800bdb4:	8952      	ldrh	r2, [r2, #10]
 800bdb6:	3a01      	subs	r2, #1
 800bdb8:	4013      	ands	r3, r2
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	617b      	str	r3, [r7, #20]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	699b      	ldr	r3, [r3, #24]
 800bdc4:	68ba      	ldr	r2, [r7, #8]
 800bdc6:	8992      	ldrh	r2, [r2, #12]
 800bdc8:	fbb3 f1f2 	udiv	r1, r3, r2
 800bdcc:	fb02 f201 	mul.w	r2, r2, r1
 800bdd0:	1a9b      	subs	r3, r3, r2
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f000 815b 	beq.w	800c08e <f_lseek+0x43c>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6a1a      	ldr	r2, [r3, #32]
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	429a      	cmp	r2, r3
 800bde0:	f000 8155 	beq.w	800c08e <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	7d1b      	ldrb	r3, [r3, #20]
 800bde8:	b25b      	sxtb	r3, r3
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	da18      	bge.n	800be20 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	7858      	ldrb	r0, [r3, #1]
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a1a      	ldr	r2, [r3, #32]
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	f7fd f83f 	bl	8008e80 <disk_write>
 800be02:	4603      	mov	r3, r0
 800be04:	2b00      	cmp	r3, #0
 800be06:	d004      	beq.n	800be12 <f_lseek+0x1c0>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2201      	movs	r2, #1
 800be0c:	755a      	strb	r2, [r3, #21]
 800be0e:	2301      	movs	r3, #1
 800be10:	e13f      	b.n	800c092 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	7d1b      	ldrb	r3, [r3, #20]
 800be16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be1a:	b2da      	uxtb	r2, r3
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	7858      	ldrb	r0, [r3, #1]
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800be2a:	2301      	movs	r3, #1
 800be2c:	697a      	ldr	r2, [r7, #20]
 800be2e:	f7fd f807 	bl	8008e40 <disk_read>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d004      	beq.n	800be42 <f_lseek+0x1f0>
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2201      	movs	r2, #1
 800be3c:	755a      	strb	r2, [r3, #21]
 800be3e:	2301      	movs	r3, #1
 800be40:	e127      	b.n	800c092 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	697a      	ldr	r2, [r7, #20]
 800be46:	621a      	str	r2, [r3, #32]
 800be48:	e121      	b.n	800c08e <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	68da      	ldr	r2, [r3, #12]
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	429a      	cmp	r2, r3
 800be52:	d208      	bcs.n	800be66 <f_lseek+0x214>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	7d1b      	ldrb	r3, [r3, #20]
 800be58:	f003 0302 	and.w	r3, r3, #2
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d102      	bne.n	800be66 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	68db      	ldr	r3, [r3, #12]
 800be64:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	699b      	ldr	r3, [r3, #24]
 800be6a:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 800be6c:	2300      	movs	r3, #0
 800be6e:	637b      	str	r3, [r7, #52]	; 0x34
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be74:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	f000 80b5 	beq.w	800bfe8 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	895b      	ldrh	r3, [r3, #10]
 800be82:	461a      	mov	r2, r3
 800be84:	68bb      	ldr	r3, [r7, #8]
 800be86:	899b      	ldrh	r3, [r3, #12]
 800be88:	fb03 f302 	mul.w	r3, r3, r2
 800be8c:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d01b      	beq.n	800becc <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	1e5a      	subs	r2, r3, #1
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	fbb2 f2f3 	udiv	r2, r2, r3
 800be9e:	693b      	ldr	r3, [r7, #16]
 800bea0:	1e59      	subs	r1, r3, #1
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d30f      	bcc.n	800becc <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	1e5a      	subs	r2, r3, #1
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	425b      	negs	r3, r3
 800beb4:	401a      	ands	r2, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	699b      	ldr	r3, [r3, #24]
 800bebe:	683a      	ldr	r2, [r7, #0]
 800bec0:	1ad3      	subs	r3, r2, r3
 800bec2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	69db      	ldr	r3, [r3, #28]
 800bec8:	63bb      	str	r3, [r7, #56]	; 0x38
 800beca:	e022      	b.n	800bf12 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800bed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d119      	bne.n	800bf0c <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2100      	movs	r1, #0
 800bedc:	4618      	mov	r0, r3
 800bede:	f7fd fdc6 	bl	8009a6e <create_chain>
 800bee2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bee6:	2b01      	cmp	r3, #1
 800bee8:	d104      	bne.n	800bef4 <f_lseek+0x2a2>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2202      	movs	r2, #2
 800beee:	755a      	strb	r2, [r3, #21]
 800bef0:	2302      	movs	r3, #2
 800bef2:	e0ce      	b.n	800c092 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800befa:	d104      	bne.n	800bf06 <f_lseek+0x2b4>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	755a      	strb	r2, [r3, #21]
 800bf02:	2301      	movs	r3, #1
 800bf04:	e0c5      	b.n	800c092 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf0a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf10:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800bf12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d067      	beq.n	800bfe8 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800bf18:	e03a      	b.n	800bf90 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800bf1a:	683a      	ldr	r2, [r7, #0]
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	1ad3      	subs	r3, r2, r3
 800bf20:	603b      	str	r3, [r7, #0]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	699a      	ldr	r2, [r3, #24]
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	441a      	add	r2, r3
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	7d1b      	ldrb	r3, [r3, #20]
 800bf32:	f003 0302 	and.w	r3, r3, #2
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d00b      	beq.n	800bf52 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f7fd fd95 	bl	8009a6e <create_chain>
 800bf44:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800bf46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d108      	bne.n	800bf5e <f_lseek+0x30c>
							ofs = 0; break;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	603b      	str	r3, [r7, #0]
 800bf50:	e022      	b.n	800bf98 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bf56:	4618      	mov	r0, r3
 800bf58:	f7fd fb3d 	bl	80095d6 <get_fat>
 800bf5c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bf5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf64:	d104      	bne.n	800bf70 <f_lseek+0x31e>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2201      	movs	r2, #1
 800bf6a:	755a      	strb	r2, [r3, #21]
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	e090      	b.n	800c092 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800bf70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d904      	bls.n	800bf80 <f_lseek+0x32e>
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	69da      	ldr	r2, [r3, #28]
 800bf7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d804      	bhi.n	800bf8a <f_lseek+0x338>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2202      	movs	r2, #2
 800bf84:	755a      	strb	r2, [r3, #21]
 800bf86:	2302      	movs	r3, #2
 800bf88:	e083      	b.n	800c092 <f_lseek+0x440>
					fp->clust = clst;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf8e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800bf90:	683a      	ldr	r2, [r7, #0]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d8c0      	bhi.n	800bf1a <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	699a      	ldr	r2, [r3, #24]
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	441a      	add	r2, r3
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	899b      	ldrh	r3, [r3, #12]
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	fbb3 f1f2 	udiv	r1, r3, r2
 800bfb0:	fb02 f201 	mul.w	r2, r2, r1
 800bfb4:	1a9b      	subs	r3, r3, r2
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d016      	beq.n	800bfe8 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7fd faea 	bl	8009598 <clust2sect>
 800bfc4:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800bfc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d104      	bne.n	800bfd6 <f_lseek+0x384>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2202      	movs	r2, #2
 800bfd0:	755a      	strb	r2, [r3, #21]
 800bfd2:	2302      	movs	r3, #2
 800bfd4:	e05d      	b.n	800c092 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	899b      	ldrh	r3, [r3, #12]
 800bfda:	461a      	mov	r2, r3
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfe2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bfe4:	4413      	add	r3, r2
 800bfe6:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	699a      	ldr	r2, [r3, #24]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d90a      	bls.n	800c00a <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	699a      	ldr	r2, [r3, #24]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	7d1b      	ldrb	r3, [r3, #20]
 800c000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c004:	b2da      	uxtb	r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	699b      	ldr	r3, [r3, #24]
 800c00e:	68ba      	ldr	r2, [r7, #8]
 800c010:	8992      	ldrh	r2, [r2, #12]
 800c012:	fbb3 f1f2 	udiv	r1, r3, r2
 800c016:	fb02 f201 	mul.w	r2, r2, r1
 800c01a:	1a9b      	subs	r3, r3, r2
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d036      	beq.n	800c08e <f_lseek+0x43c>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6a1a      	ldr	r2, [r3, #32]
 800c024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c026:	429a      	cmp	r2, r3
 800c028:	d031      	beq.n	800c08e <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	7d1b      	ldrb	r3, [r3, #20]
 800c02e:	b25b      	sxtb	r3, r3
 800c030:	2b00      	cmp	r3, #0
 800c032:	da18      	bge.n	800c066 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	7858      	ldrb	r0, [r3, #1]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6a1a      	ldr	r2, [r3, #32]
 800c042:	2301      	movs	r3, #1
 800c044:	f7fc ff1c 	bl	8008e80 <disk_write>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d004      	beq.n	800c058 <f_lseek+0x406>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2201      	movs	r2, #1
 800c052:	755a      	strb	r2, [r3, #21]
 800c054:	2301      	movs	r3, #1
 800c056:	e01c      	b.n	800c092 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	7d1b      	ldrb	r3, [r3, #20]
 800c05c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c060:	b2da      	uxtb	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	7858      	ldrb	r0, [r3, #1]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c070:	2301      	movs	r3, #1
 800c072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c074:	f7fc fee4 	bl	8008e40 <disk_read>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d004      	beq.n	800c088 <f_lseek+0x436>
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2201      	movs	r2, #1
 800c082:	755a      	strb	r2, [r3, #21]
 800c084:	2301      	movs	r3, #1
 800c086:	e004      	b.n	800c092 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c08c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800c08e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800c092:	4618      	mov	r0, r3
 800c094:	3740      	adds	r7, #64	; 0x40
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}

0800c09a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800c09a:	b580      	push	{r7, lr}
 800c09c:	b086      	sub	sp, #24
 800c09e:	af00      	add	r7, sp, #0
 800c0a0:	6078      	str	r0, [r7, #4]
 800c0a2:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d101      	bne.n	800c0ae <f_opendir+0x14>
 800c0aa:	2309      	movs	r3, #9
 800c0ac:	e074      	b.n	800c198 <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800c0b2:	f107 0108 	add.w	r1, r7, #8
 800c0b6:	463b      	mov	r3, r7
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7fe fee8 	bl	800ae90 <find_volume>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c0c4:	7dfb      	ldrb	r3, [r7, #23]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d15f      	bne.n	800c18a <f_opendir+0xf0>
		obj->fs = fs;
 800c0ca:	68ba      	ldr	r2, [r7, #8]
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800c0d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c0d4:	f000 fa42 	bl	800c55c <ff_memalloc>
 800c0d8:	60f8      	str	r0, [r7, #12]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <f_opendir+0x4a>
 800c0e0:	2311      	movs	r3, #17
 800c0e2:	e059      	b.n	800c198 <f_opendir+0xfe>
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	68fa      	ldr	r2, [r7, #12]
 800c0e8:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7fe fdbe 	bl	800ac70 <follow_path>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800c0f8:	7dfb      	ldrb	r3, [r7, #23]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d13d      	bne.n	800c17a <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c104:	b25b      	sxtb	r3, r3
 800c106:	2b00      	cmp	r3, #0
 800c108:	db12      	blt.n	800c130 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	799b      	ldrb	r3, [r3, #6]
 800c10e:	f003 0310 	and.w	r3, r3, #16
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00a      	beq.n	800c12c <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800c116:	68ba      	ldr	r2, [r7, #8]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6a1b      	ldr	r3, [r3, #32]
 800c11c:	4619      	mov	r1, r3
 800c11e:	4610      	mov	r0, r2
 800c120:	f7fd ff1b 	bl	8009f5a <ld_clust>
 800c124:	4602      	mov	r2, r0
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	609a      	str	r2, [r3, #8]
 800c12a:	e001      	b.n	800c130 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800c12c:	2305      	movs	r3, #5
 800c12e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800c130:	7dfb      	ldrb	r3, [r7, #23]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d121      	bne.n	800c17a <f_opendir+0xe0>
				obj->id = fs->id;
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	88da      	ldrh	r2, [r3, #6]
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800c13e:	2100      	movs	r1, #0
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f7fd fd64 	bl	8009c0e <dir_sdi>
 800c146:	4603      	mov	r3, r0
 800c148:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800c14a:	7dfb      	ldrb	r3, [r7, #23]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d114      	bne.n	800c17a <f_opendir+0xe0>
					if (obj->sclust) {
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d00d      	beq.n	800c174 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800c158:	2100      	movs	r1, #0
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f7fd f84c 	bl	80091f8 <inc_lock>
 800c160:	4602      	mov	r2, r0
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	691b      	ldr	r3, [r3, #16]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d105      	bne.n	800c17a <f_opendir+0xe0>
 800c16e:	2312      	movs	r3, #18
 800c170:	75fb      	strb	r3, [r7, #23]
 800c172:	e002      	b.n	800c17a <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	2200      	movs	r2, #0
 800c178:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800c17a:	68f8      	ldr	r0, [r7, #12]
 800c17c:	f000 f9fa 	bl	800c574 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800c180:	7dfb      	ldrb	r3, [r7, #23]
 800c182:	2b04      	cmp	r3, #4
 800c184:	d101      	bne.n	800c18a <f_opendir+0xf0>
 800c186:	2305      	movs	r3, #5
 800c188:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800c18a:	7dfb      	ldrb	r3, [r7, #23]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d002      	beq.n	800c196 <f_opendir+0xfc>
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	2200      	movs	r2, #0
 800c194:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c196:	7dfb      	ldrb	r3, [r7, #23]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3718      	adds	r7, #24
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b0a0      	sub	sp, #128	; 0x80
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800c1ac:	f107 0108 	add.w	r1, r7, #8
 800c1b0:	1d3b      	adds	r3, r7, #4
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7fe fe6b 	bl	800ae90 <find_volume>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 800c1c4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	f040 809e 	bne.w	800c30a <f_unlink+0x16a>
		INIT_NAMBUF(fs);
 800c1ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c1d2:	f000 f9c3 	bl	800c55c <ff_memalloc>
 800c1d6:	6778      	str	r0, [r7, #116]	; 0x74
 800c1d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d101      	bne.n	800c1e2 <f_unlink+0x42>
 800c1de:	2311      	movs	r3, #17
 800c1e0:	e095      	b.n	800c30e <f_unlink+0x16e>
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800c1e6:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);		/* Follow the file path */
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f7fe fd3d 	bl	800ac70 <follow_path>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800c1fc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c200:	2b00      	cmp	r3, #0
 800c202:	d108      	bne.n	800c216 <f_unlink+0x76>
 800c204:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c208:	2102      	movs	r1, #2
 800c20a:	4618      	mov	r0, r3
 800c20c:	f7fc ff76 	bl	80090fc <chk_lock>
 800c210:	4603      	mov	r3, r0
 800c212:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800c216:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d172      	bne.n	800c304 <f_unlink+0x164>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800c21e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800c222:	b25b      	sxtb	r3, r3
 800c224:	2b00      	cmp	r3, #0
 800c226:	da03      	bge.n	800c230 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800c228:	2306      	movs	r3, #6
 800c22a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800c22e:	e008      	b.n	800c242 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800c230:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c234:	f003 0301 	and.w	r3, r3, #1
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800c23c:	2307      	movs	r3, #7
 800c23e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 800c242:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c246:	2b00      	cmp	r3, #0
 800c248:	d134      	bne.n	800c2b4 <f_unlink+0x114>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c24e:	4611      	mov	r1, r2
 800c250:	4618      	mov	r0, r3
 800c252:	f7fd fe82 	bl	8009f5a <ld_clust>
 800c256:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800c258:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800c25c:	f003 0310 	and.w	r3, r3, #16
 800c260:	2b00      	cmp	r3, #0
 800c262:	d027      	beq.n	800c2b4 <f_unlink+0x114>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	60fb      	str	r3, [r7, #12]
						sdj.obj.sclust = dclst;
 800c268:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c26a:	617b      	str	r3, [r7, #20]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800c26c:	f107 030c 	add.w	r3, r7, #12
 800c270:	2100      	movs	r1, #0
 800c272:	4618      	mov	r0, r3
 800c274:	f7fd fccb 	bl	8009c0e <dir_sdi>
 800c278:	4603      	mov	r3, r0
 800c27a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 800c27e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c282:	2b00      	cmp	r3, #0
 800c284:	d116      	bne.n	800c2b4 <f_unlink+0x114>
							res = dir_read(&sdj, 0);			/* Read an item */
 800c286:	f107 030c 	add.w	r3, r7, #12
 800c28a:	2100      	movs	r1, #0
 800c28c:	4618      	mov	r0, r3
 800c28e:	f7fe f88e 	bl	800a3ae <dir_read>
 800c292:	4603      	mov	r3, r0
 800c294:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800c298:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d102      	bne.n	800c2a6 <f_unlink+0x106>
 800c2a0:	2307      	movs	r3, #7
 800c2a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800c2a6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c2aa:	2b04      	cmp	r3, #4
 800c2ac:	d102      	bne.n	800c2b4 <f_unlink+0x114>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 800c2b4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d123      	bne.n	800c304 <f_unlink+0x164>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800c2bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	f7fe fad3 	bl	800a86c <dir_remove>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800c2cc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d10c      	bne.n	800c2ee <f_unlink+0x14e>
 800c2d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d009      	beq.n	800c2ee <f_unlink+0x14e>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800c2da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c2de:	2200      	movs	r2, #0
 800c2e0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f7fd fb5e 	bl	80099a4 <remove_chain>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800c2ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d106      	bne.n	800c304 <f_unlink+0x164>
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f7fd f8dd 	bl	80094b8 <sync_fs>
 800c2fe:	4603      	mov	r3, r0
 800c300:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
 800c304:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c306:	f000 f935 	bl	800c574 <ff_memfree>
	}

	LEAVE_FF(fs, res);
 800c30a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3780      	adds	r7, #128	; 0x80
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
	...

0800c318 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c318:	b480      	push	{r7}
 800c31a:	b087      	sub	sp, #28
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	60f8      	str	r0, [r7, #12]
 800c320:	60b9      	str	r1, [r7, #8]
 800c322:	4613      	mov	r3, r2
 800c324:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c326:	2301      	movs	r3, #1
 800c328:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c32a:	2300      	movs	r3, #0
 800c32c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c32e:	4b1f      	ldr	r3, [pc, #124]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c330:	7a5b      	ldrb	r3, [r3, #9]
 800c332:	b2db      	uxtb	r3, r3
 800c334:	2b00      	cmp	r3, #0
 800c336:	d131      	bne.n	800c39c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c338:	4b1c      	ldr	r3, [pc, #112]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c33a:	7a5b      	ldrb	r3, [r3, #9]
 800c33c:	b2db      	uxtb	r3, r3
 800c33e:	461a      	mov	r2, r3
 800c340:	4b1a      	ldr	r3, [pc, #104]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c342:	2100      	movs	r1, #0
 800c344:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c346:	4b19      	ldr	r3, [pc, #100]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c348:	7a5b      	ldrb	r3, [r3, #9]
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	4a17      	ldr	r2, [pc, #92]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c34e:	009b      	lsls	r3, r3, #2
 800c350:	4413      	add	r3, r2
 800c352:	68fa      	ldr	r2, [r7, #12]
 800c354:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c356:	4b15      	ldr	r3, [pc, #84]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c358:	7a5b      	ldrb	r3, [r3, #9]
 800c35a:	b2db      	uxtb	r3, r3
 800c35c:	461a      	mov	r2, r3
 800c35e:	4b13      	ldr	r3, [pc, #76]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c360:	4413      	add	r3, r2
 800c362:	79fa      	ldrb	r2, [r7, #7]
 800c364:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c366:	4b11      	ldr	r3, [pc, #68]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c368:	7a5b      	ldrb	r3, [r3, #9]
 800c36a:	b2db      	uxtb	r3, r3
 800c36c:	1c5a      	adds	r2, r3, #1
 800c36e:	b2d1      	uxtb	r1, r2
 800c370:	4a0e      	ldr	r2, [pc, #56]	; (800c3ac <FATFS_LinkDriverEx+0x94>)
 800c372:	7251      	strb	r1, [r2, #9]
 800c374:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c376:	7dbb      	ldrb	r3, [r7, #22]
 800c378:	3330      	adds	r3, #48	; 0x30
 800c37a:	b2da      	uxtb	r2, r3
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	3301      	adds	r3, #1
 800c384:	223a      	movs	r2, #58	; 0x3a
 800c386:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	3302      	adds	r3, #2
 800c38c:	222f      	movs	r2, #47	; 0x2f
 800c38e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	3303      	adds	r3, #3
 800c394:	2200      	movs	r2, #0
 800c396:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c398:	2300      	movs	r3, #0
 800c39a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c39c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	371c      	adds	r7, #28
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a8:	4770      	bx	lr
 800c3aa:	bf00      	nop
 800c3ac:	20000124 	.word	0x20000124

0800c3b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b082      	sub	sp, #8
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	6839      	ldr	r1, [r7, #0]
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f7ff ffaa 	bl	800c318 <FATFS_LinkDriverEx>
 800c3c4:	4603      	mov	r3, r0
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3708      	adds	r7, #8
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}
	...

0800c3d0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c3d0:	b480      	push	{r7}
 800c3d2:	b085      	sub	sp, #20
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	6039      	str	r1, [r7, #0]
 800c3da:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c3dc:	88fb      	ldrh	r3, [r7, #6]
 800c3de:	2b7f      	cmp	r3, #127	; 0x7f
 800c3e0:	d802      	bhi.n	800c3e8 <ff_convert+0x18>
		c = chr;
 800c3e2:	88fb      	ldrh	r3, [r7, #6]
 800c3e4:	81fb      	strh	r3, [r7, #14]
 800c3e6:	e025      	b.n	800c434 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d00b      	beq.n	800c406 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c3ee:	88fb      	ldrh	r3, [r7, #6]
 800c3f0:	2bff      	cmp	r3, #255	; 0xff
 800c3f2:	d805      	bhi.n	800c400 <ff_convert+0x30>
 800c3f4:	88fb      	ldrh	r3, [r7, #6]
 800c3f6:	3b80      	subs	r3, #128	; 0x80
 800c3f8:	4a12      	ldr	r2, [pc, #72]	; (800c444 <ff_convert+0x74>)
 800c3fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3fe:	e000      	b.n	800c402 <ff_convert+0x32>
 800c400:	2300      	movs	r3, #0
 800c402:	81fb      	strh	r3, [r7, #14]
 800c404:	e016      	b.n	800c434 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c406:	2300      	movs	r3, #0
 800c408:	81fb      	strh	r3, [r7, #14]
 800c40a:	e009      	b.n	800c420 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c40c:	89fb      	ldrh	r3, [r7, #14]
 800c40e:	4a0d      	ldr	r2, [pc, #52]	; (800c444 <ff_convert+0x74>)
 800c410:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c414:	88fa      	ldrh	r2, [r7, #6]
 800c416:	429a      	cmp	r2, r3
 800c418:	d006      	beq.n	800c428 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c41a:	89fb      	ldrh	r3, [r7, #14]
 800c41c:	3301      	adds	r3, #1
 800c41e:	81fb      	strh	r3, [r7, #14]
 800c420:	89fb      	ldrh	r3, [r7, #14]
 800c422:	2b7f      	cmp	r3, #127	; 0x7f
 800c424:	d9f2      	bls.n	800c40c <ff_convert+0x3c>
 800c426:	e000      	b.n	800c42a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c428:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c42a:	89fb      	ldrh	r3, [r7, #14]
 800c42c:	3380      	adds	r3, #128	; 0x80
 800c42e:	b29b      	uxth	r3, r3
 800c430:	b2db      	uxtb	r3, r3
 800c432:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c434:	89fb      	ldrh	r3, [r7, #14]
}
 800c436:	4618      	mov	r0, r3
 800c438:	3714      	adds	r7, #20
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	0800e9d0 	.word	0x0800e9d0

0800c448 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c448:	b480      	push	{r7}
 800c44a:	b087      	sub	sp, #28
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	4603      	mov	r3, r0
 800c450:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c452:	88fb      	ldrh	r3, [r7, #6]
 800c454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c458:	d201      	bcs.n	800c45e <ff_wtoupper+0x16>
 800c45a:	4b3e      	ldr	r3, [pc, #248]	; (800c554 <ff_wtoupper+0x10c>)
 800c45c:	e000      	b.n	800c460 <ff_wtoupper+0x18>
 800c45e:	4b3e      	ldr	r3, [pc, #248]	; (800c558 <ff_wtoupper+0x110>)
 800c460:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	1c9a      	adds	r2, r3, #2
 800c466:	617a      	str	r2, [r7, #20]
 800c468:	881b      	ldrh	r3, [r3, #0]
 800c46a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c46c:	8a7b      	ldrh	r3, [r7, #18]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d068      	beq.n	800c544 <ff_wtoupper+0xfc>
 800c472:	88fa      	ldrh	r2, [r7, #6]
 800c474:	8a7b      	ldrh	r3, [r7, #18]
 800c476:	429a      	cmp	r2, r3
 800c478:	d364      	bcc.n	800c544 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	1c9a      	adds	r2, r3, #2
 800c47e:	617a      	str	r2, [r7, #20]
 800c480:	881b      	ldrh	r3, [r3, #0]
 800c482:	823b      	strh	r3, [r7, #16]
 800c484:	8a3b      	ldrh	r3, [r7, #16]
 800c486:	0a1b      	lsrs	r3, r3, #8
 800c488:	81fb      	strh	r3, [r7, #14]
 800c48a:	8a3b      	ldrh	r3, [r7, #16]
 800c48c:	b2db      	uxtb	r3, r3
 800c48e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c490:	88fa      	ldrh	r2, [r7, #6]
 800c492:	8a79      	ldrh	r1, [r7, #18]
 800c494:	8a3b      	ldrh	r3, [r7, #16]
 800c496:	440b      	add	r3, r1
 800c498:	429a      	cmp	r2, r3
 800c49a:	da49      	bge.n	800c530 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c49c:	89fb      	ldrh	r3, [r7, #14]
 800c49e:	2b08      	cmp	r3, #8
 800c4a0:	d84f      	bhi.n	800c542 <ff_wtoupper+0xfa>
 800c4a2:	a201      	add	r2, pc, #4	; (adr r2, 800c4a8 <ff_wtoupper+0x60>)
 800c4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a8:	0800c4cd 	.word	0x0800c4cd
 800c4ac:	0800c4df 	.word	0x0800c4df
 800c4b0:	0800c4f5 	.word	0x0800c4f5
 800c4b4:	0800c4fd 	.word	0x0800c4fd
 800c4b8:	0800c505 	.word	0x0800c505
 800c4bc:	0800c50d 	.word	0x0800c50d
 800c4c0:	0800c515 	.word	0x0800c515
 800c4c4:	0800c51d 	.word	0x0800c51d
 800c4c8:	0800c525 	.word	0x0800c525
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c4cc:	88fa      	ldrh	r2, [r7, #6]
 800c4ce:	8a7b      	ldrh	r3, [r7, #18]
 800c4d0:	1ad3      	subs	r3, r2, r3
 800c4d2:	005b      	lsls	r3, r3, #1
 800c4d4:	697a      	ldr	r2, [r7, #20]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	881b      	ldrh	r3, [r3, #0]
 800c4da:	80fb      	strh	r3, [r7, #6]
 800c4dc:	e027      	b.n	800c52e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c4de:	88fa      	ldrh	r2, [r7, #6]
 800c4e0:	8a7b      	ldrh	r3, [r7, #18]
 800c4e2:	1ad3      	subs	r3, r2, r3
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	f003 0301 	and.w	r3, r3, #1
 800c4ea:	b29b      	uxth	r3, r3
 800c4ec:	88fa      	ldrh	r2, [r7, #6]
 800c4ee:	1ad3      	subs	r3, r2, r3
 800c4f0:	80fb      	strh	r3, [r7, #6]
 800c4f2:	e01c      	b.n	800c52e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c4f4:	88fb      	ldrh	r3, [r7, #6]
 800c4f6:	3b10      	subs	r3, #16
 800c4f8:	80fb      	strh	r3, [r7, #6]
 800c4fa:	e018      	b.n	800c52e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c4fc:	88fb      	ldrh	r3, [r7, #6]
 800c4fe:	3b20      	subs	r3, #32
 800c500:	80fb      	strh	r3, [r7, #6]
 800c502:	e014      	b.n	800c52e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c504:	88fb      	ldrh	r3, [r7, #6]
 800c506:	3b30      	subs	r3, #48	; 0x30
 800c508:	80fb      	strh	r3, [r7, #6]
 800c50a:	e010      	b.n	800c52e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c50c:	88fb      	ldrh	r3, [r7, #6]
 800c50e:	3b1a      	subs	r3, #26
 800c510:	80fb      	strh	r3, [r7, #6]
 800c512:	e00c      	b.n	800c52e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c514:	88fb      	ldrh	r3, [r7, #6]
 800c516:	3308      	adds	r3, #8
 800c518:	80fb      	strh	r3, [r7, #6]
 800c51a:	e008      	b.n	800c52e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c51c:	88fb      	ldrh	r3, [r7, #6]
 800c51e:	3b50      	subs	r3, #80	; 0x50
 800c520:	80fb      	strh	r3, [r7, #6]
 800c522:	e004      	b.n	800c52e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c524:	88fb      	ldrh	r3, [r7, #6]
 800c526:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c52a:	80fb      	strh	r3, [r7, #6]
 800c52c:	bf00      	nop
			}
			break;
 800c52e:	e008      	b.n	800c542 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c530:	89fb      	ldrh	r3, [r7, #14]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d195      	bne.n	800c462 <ff_wtoupper+0x1a>
 800c536:	8a3b      	ldrh	r3, [r7, #16]
 800c538:	005b      	lsls	r3, r3, #1
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	4413      	add	r3, r2
 800c53e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c540:	e78f      	b.n	800c462 <ff_wtoupper+0x1a>
			break;
 800c542:	bf00      	nop
	}

	return chr;
 800c544:	88fb      	ldrh	r3, [r7, #6]
}
 800c546:	4618      	mov	r0, r3
 800c548:	371c      	adds	r7, #28
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr
 800c552:	bf00      	nop
 800c554:	0800ead0 	.word	0x0800ead0
 800c558:	0800ecc4 	.word	0x0800ecc4

0800c55c <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b082      	sub	sp, #8
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f002 f87f 	bl	800e668 <malloc>
 800c56a:	4603      	mov	r3, r0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3708      	adds	r7, #8
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}

0800c574 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b082      	sub	sp, #8
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f002 f87b 	bl	800e678 <free>
}
 800c582:	bf00      	nop
 800c584:	3708      	adds	r7, #8
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
	...

0800c58c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b086      	sub	sp, #24
 800c590:	af00      	add	r7, sp, #0
 800c592:	607b      	str	r3, [r7, #4]
 800c594:	4603      	mov	r3, r0
 800c596:	81fb      	strh	r3, [r7, #14]
 800c598:	460b      	mov	r3, r1
 800c59a:	81bb      	strh	r3, [r7, #12]
 800c59c:	4613      	mov	r3, r2
 800c59e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 800c5a4:	f000 fefa 	bl	800d39c <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 800c5a8:	89fb      	ldrh	r3, [r7, #14]
 800c5aa:	b2db      	uxtb	r3, r3
 800c5ac:	2201      	movs	r2, #1
 800c5ae:	2102      	movs	r1, #2
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f000 fb01 	bl	800cbb8 <CODEC_IO_Write>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	4413      	add	r3, r2
 800c5be:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 800c5c0:	89bb      	ldrh	r3, [r7, #12]
 800c5c2:	3b01      	subs	r3, #1
 800c5c4:	2b03      	cmp	r3, #3
 800c5c6:	d81b      	bhi.n	800c600 <cs43l22_Init+0x74>
 800c5c8:	a201      	add	r2, pc, #4	; (adr r2, 800c5d0 <cs43l22_Init+0x44>)
 800c5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ce:	bf00      	nop
 800c5d0:	0800c5e1 	.word	0x0800c5e1
 800c5d4:	0800c5e9 	.word	0x0800c5e9
 800c5d8:	0800c5f1 	.word	0x0800c5f1
 800c5dc:	0800c5f9 	.word	0x0800c5f9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800c5e0:	4b5b      	ldr	r3, [pc, #364]	; (800c750 <cs43l22_Init+0x1c4>)
 800c5e2:	22fa      	movs	r2, #250	; 0xfa
 800c5e4:	701a      	strb	r2, [r3, #0]
    break;
 800c5e6:	e00f      	b.n	800c608 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 800c5e8:	4b59      	ldr	r3, [pc, #356]	; (800c750 <cs43l22_Init+0x1c4>)
 800c5ea:	22af      	movs	r2, #175	; 0xaf
 800c5ec:	701a      	strb	r2, [r3, #0]
    break;
 800c5ee:	e00b      	b.n	800c608 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800c5f0:	4b57      	ldr	r3, [pc, #348]	; (800c750 <cs43l22_Init+0x1c4>)
 800c5f2:	22aa      	movs	r2, #170	; 0xaa
 800c5f4:	701a      	strb	r2, [r3, #0]
    break;
 800c5f6:	e007      	b.n	800c608 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 800c5f8:	4b55      	ldr	r3, [pc, #340]	; (800c750 <cs43l22_Init+0x1c4>)
 800c5fa:	2205      	movs	r2, #5
 800c5fc:	701a      	strb	r2, [r3, #0]
    break;    
 800c5fe:	e003      	b.n	800c608 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800c600:	4b53      	ldr	r3, [pc, #332]	; (800c750 <cs43l22_Init+0x1c4>)
 800c602:	2205      	movs	r2, #5
 800c604:	701a      	strb	r2, [r3, #0]
    break;    
 800c606:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800c608:	89fb      	ldrh	r3, [r7, #14]
 800c60a:	b2d8      	uxtb	r0, r3
 800c60c:	4b50      	ldr	r3, [pc, #320]	; (800c750 <cs43l22_Init+0x1c4>)
 800c60e:	781b      	ldrb	r3, [r3, #0]
 800c610:	b2db      	uxtb	r3, r3
 800c612:	461a      	mov	r2, r3
 800c614:	2104      	movs	r1, #4
 800c616:	f000 facf 	bl	800cbb8 <CODEC_IO_Write>
 800c61a:	4603      	mov	r3, r0
 800c61c:	461a      	mov	r2, r3
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	4413      	add	r3, r2
 800c622:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 800c624:	89fb      	ldrh	r3, [r7, #14]
 800c626:	b2db      	uxtb	r3, r3
 800c628:	2281      	movs	r2, #129	; 0x81
 800c62a:	2105      	movs	r1, #5
 800c62c:	4618      	mov	r0, r3
 800c62e:	f000 fac3 	bl	800cbb8 <CODEC_IO_Write>
 800c632:	4603      	mov	r3, r0
 800c634:	461a      	mov	r2, r3
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	4413      	add	r3, r2
 800c63a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800c63c:	89fb      	ldrh	r3, [r7, #14]
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	2204      	movs	r2, #4
 800c642:	2106      	movs	r1, #6
 800c644:	4618      	mov	r0, r3
 800c646:	f000 fab7 	bl	800cbb8 <CODEC_IO_Write>
 800c64a:	4603      	mov	r3, r0
 800c64c:	461a      	mov	r2, r3
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	4413      	add	r3, r2
 800c652:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 800c654:	7afa      	ldrb	r2, [r7, #11]
 800c656:	89fb      	ldrh	r3, [r7, #14]
 800c658:	4611      	mov	r1, r2
 800c65a:	4618      	mov	r0, r3
 800c65c:	f000 f964 	bl	800c928 <cs43l22_SetVolume>
 800c660:	4602      	mov	r2, r0
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	4413      	add	r3, r2
 800c666:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800c668:	89bb      	ldrh	r3, [r7, #12]
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d023      	beq.n	800c6b6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800c66e:	89fb      	ldrh	r3, [r7, #14]
 800c670:	b2db      	uxtb	r3, r3
 800c672:	2206      	movs	r2, #6
 800c674:	210f      	movs	r1, #15
 800c676:	4618      	mov	r0, r3
 800c678:	f000 fa9e 	bl	800cbb8 <CODEC_IO_Write>
 800c67c:	4603      	mov	r3, r0
 800c67e:	461a      	mov	r2, r3
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	4413      	add	r3, r2
 800c684:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800c686:	89fb      	ldrh	r3, [r7, #14]
 800c688:	b2db      	uxtb	r3, r3
 800c68a:	2200      	movs	r2, #0
 800c68c:	2124      	movs	r1, #36	; 0x24
 800c68e:	4618      	mov	r0, r3
 800c690:	f000 fa92 	bl	800cbb8 <CODEC_IO_Write>
 800c694:	4603      	mov	r3, r0
 800c696:	461a      	mov	r2, r3
 800c698:	697b      	ldr	r3, [r7, #20]
 800c69a:	4413      	add	r3, r2
 800c69c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 800c69e:	89fb      	ldrh	r3, [r7, #14]
 800c6a0:	b2db      	uxtb	r3, r3
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	2125      	movs	r1, #37	; 0x25
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f000 fa86 	bl	800cbb8 <CODEC_IO_Write>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800c6b6:	89fb      	ldrh	r3, [r7, #14]
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	210a      	movs	r1, #10
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 fa7a 	bl	800cbb8 <CODEC_IO_Write>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	4413      	add	r3, r2
 800c6cc:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800c6ce:	89fb      	ldrh	r3, [r7, #14]
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	2204      	movs	r2, #4
 800c6d4:	210e      	movs	r1, #14
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f000 fa6e 	bl	800cbb8 <CODEC_IO_Write>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	461a      	mov	r2, r3
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	4413      	add	r3, r2
 800c6e4:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 800c6e6:	89fb      	ldrh	r3, [r7, #14]
 800c6e8:	b2db      	uxtb	r3, r3
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	2127      	movs	r1, #39	; 0x27
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f000 fa62 	bl	800cbb8 <CODEC_IO_Write>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800c6fe:	89fb      	ldrh	r3, [r7, #14]
 800c700:	b2db      	uxtb	r3, r3
 800c702:	220f      	movs	r2, #15
 800c704:	211f      	movs	r1, #31
 800c706:	4618      	mov	r0, r3
 800c708:	f000 fa56 	bl	800cbb8 <CODEC_IO_Write>
 800c70c:	4603      	mov	r3, r0
 800c70e:	461a      	mov	r2, r3
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	4413      	add	r3, r2
 800c714:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800c716:	89fb      	ldrh	r3, [r7, #14]
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	220a      	movs	r2, #10
 800c71c:	211a      	movs	r1, #26
 800c71e:	4618      	mov	r0, r3
 800c720:	f000 fa4a 	bl	800cbb8 <CODEC_IO_Write>
 800c724:	4603      	mov	r3, r0
 800c726:	461a      	mov	r2, r3
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	4413      	add	r3, r2
 800c72c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800c72e:	89fb      	ldrh	r3, [r7, #14]
 800c730:	b2db      	uxtb	r3, r3
 800c732:	220a      	movs	r2, #10
 800c734:	211b      	movs	r1, #27
 800c736:	4618      	mov	r0, r3
 800c738:	f000 fa3e 	bl	800cbb8 <CODEC_IO_Write>
 800c73c:	4603      	mov	r3, r0
 800c73e:	461a      	mov	r2, r3
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	4413      	add	r3, r2
 800c744:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800c746:	697b      	ldr	r3, [r7, #20]
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3718      	adds	r7, #24
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	20000130 	.word	0x20000130

0800c754 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800c758:	f000 fe58 	bl	800d40c <AUDIO_IO_DeInit>
}
 800c75c:	bf00      	nop
 800c75e:	bd80      	pop	{r7, pc}

0800c760 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b084      	sub	sp, #16
 800c764:	af00      	add	r7, sp, #0
 800c766:	4603      	mov	r3, r0
 800c768:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800c76a:	f000 fe17 	bl	800d39c <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800c76e:	88fb      	ldrh	r3, [r7, #6]
 800c770:	b2db      	uxtb	r3, r3
 800c772:	2101      	movs	r1, #1
 800c774:	4618      	mov	r0, r3
 800c776:	f000 fe63 	bl	800d440 <AUDIO_IO_Read>
 800c77a:	4603      	mov	r3, r0
 800c77c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800c77e:	7bfb      	ldrb	r3, [r7, #15]
 800c780:	f023 0307 	bic.w	r3, r3, #7
 800c784:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800c786:	7bfb      	ldrb	r3, [r7, #15]
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3710      	adds	r7, #16
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	4603      	mov	r3, r0
 800c798:	6039      	str	r1, [r7, #0]
 800c79a:	80fb      	strh	r3, [r7, #6]
 800c79c:	4613      	mov	r3, r2
 800c79e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 800c7a4:	4b16      	ldr	r3, [pc, #88]	; (800c800 <cs43l22_Play+0x70>)
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	2b01      	cmp	r3, #1
 800c7aa:	d123      	bne.n	800c7f4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800c7ac:	88fb      	ldrh	r3, [r7, #6]
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	2206      	movs	r2, #6
 800c7b2:	210e      	movs	r1, #14
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f000 f9ff 	bl	800cbb8 <CODEC_IO_Write>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	461a      	mov	r2, r3
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	4413      	add	r3, r2
 800c7c2:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800c7c4:	88fb      	ldrh	r3, [r7, #6]
 800c7c6:	2100      	movs	r1, #0
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f000 f919 	bl	800ca00 <cs43l22_SetMute>
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	4413      	add	r3, r2
 800c7d4:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800c7d6:	88fb      	ldrh	r3, [r7, #6]
 800c7d8:	b2db      	uxtb	r3, r3
 800c7da:	229e      	movs	r2, #158	; 0x9e
 800c7dc:	2102      	movs	r1, #2
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f000 f9ea 	bl	800cbb8 <CODEC_IO_Write>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800c7ee:	4b04      	ldr	r3, [pc, #16]	; (800c800 <cs43l22_Play+0x70>)
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 800c7f4:	68fb      	ldr	r3, [r7, #12]
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	3710      	adds	r7, #16
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}
 800c7fe:	bf00      	nop
 800c800:	20000058 	.word	0x20000058

0800c804 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	4603      	mov	r3, r0
 800c80c:	6039      	str	r1, [r7, #0]
 800c80e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800c810:	2300      	movs	r3, #0
 800c812:	60fb      	str	r3, [r7, #12]

  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800c814:	88fb      	ldrh	r3, [r7, #6]
 800c816:	2101      	movs	r1, #1
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 f8f1 	bl	800ca00 <cs43l22_SetMute>
 800c81e:	4602      	mov	r2, r0
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	4413      	add	r3, r2
 800c824:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800c826:	88fb      	ldrh	r3, [r7, #6]
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	2204      	movs	r2, #4
 800c82c:	210e      	movs	r1, #14
 800c82e:	4618      	mov	r0, r3
 800c830:	f000 f9c2 	bl	800cbb8 <CODEC_IO_Write>
 800c834:	4603      	mov	r3, r0
 800c836:	461a      	mov	r2, r3
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	4413      	add	r3, r2
 800c83c:	60fb      	str	r3, [r7, #12]

  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800c83e:	88fb      	ldrh	r3, [r7, #6]
 800c840:	b2db      	uxtb	r3, r3
 800c842:	229f      	movs	r2, #159	; 0x9f
 800c844:	2102      	movs	r1, #2
 800c846:	4618      	mov	r0, r3
 800c848:	f000 f9b6 	bl	800cbb8 <CODEC_IO_Write>
 800c84c:	4603      	mov	r3, r0
 800c84e:	461a      	mov	r2, r3
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	4413      	add	r3, r2
 800c854:	60fb      	str	r3, [r7, #12]

  Is_cs43l22_Stop = 1;
 800c856:	4b04      	ldr	r3, [pc, #16]	; (800c868 <cs43l22_Stop+0x64>)
 800c858:	2201      	movs	r2, #1
 800c85a:	701a      	strb	r2, [r3, #0]
  return counter;
 800c85c:	68fb      	ldr	r3, [r7, #12]
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
 800c866:	bf00      	nop
 800c868:	20000058 	.word	0x20000058

0800c86c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800c876:	2300      	movs	r3, #0
 800c878:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800c87a:	88fb      	ldrh	r3, [r7, #6]
 800c87c:	2101      	movs	r1, #1
 800c87e:	4618      	mov	r0, r3
 800c880:	f000 f8be 	bl	800ca00 <cs43l22_SetMute>
 800c884:	4602      	mov	r2, r0
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	4413      	add	r3, r2
 800c88a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800c88c:	88fb      	ldrh	r3, [r7, #6]
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	2201      	movs	r2, #1
 800c892:	2102      	movs	r1, #2
 800c894:	4618      	mov	r0, r3
 800c896:	f000 f98f 	bl	800cbb8 <CODEC_IO_Write>
 800c89a:	4603      	mov	r3, r0
 800c89c:	461a      	mov	r2, r3
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3710      	adds	r7, #16
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
	...

0800c8b0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b084      	sub	sp, #16
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800c8c2:	88fb      	ldrh	r3, [r7, #6]
 800c8c4:	2100      	movs	r1, #0
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f000 f89a 	bl	800ca00 <cs43l22_SetMute>
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	60bb      	str	r3, [r7, #8]
 800c8d8:	e002      	b.n	800c8e0 <cs43l22_Resume+0x30>
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	60bb      	str	r3, [r7, #8]
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	2bfe      	cmp	r3, #254	; 0xfe
 800c8e4:	d9f9      	bls.n	800c8da <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800c8e6:	88fb      	ldrh	r3, [r7, #6]
 800c8e8:	b2d8      	uxtb	r0, r3
 800c8ea:	4b0e      	ldr	r3, [pc, #56]	; (800c924 <cs43l22_Resume+0x74>)
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	b2db      	uxtb	r3, r3
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	2104      	movs	r1, #4
 800c8f4:	f000 f960 	bl	800cbb8 <CODEC_IO_Write>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	461a      	mov	r2, r3
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	4413      	add	r3, r2
 800c900:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800c902:	88fb      	ldrh	r3, [r7, #6]
 800c904:	b2db      	uxtb	r3, r3
 800c906:	229e      	movs	r2, #158	; 0x9e
 800c908:	2102      	movs	r1, #2
 800c90a:	4618      	mov	r0, r3
 800c90c:	f000 f954 	bl	800cbb8 <CODEC_IO_Write>
 800c910:	4603      	mov	r3, r0
 800c912:	461a      	mov	r2, r3
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	4413      	add	r3, r2
 800c918:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800c91a:	68fb      	ldr	r3, [r7, #12]
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}
 800c924:	20000130 	.word	0x20000130

0800c928 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	4603      	mov	r3, r0
 800c930:	460a      	mov	r2, r1
 800c932:	80fb      	strh	r3, [r7, #6]
 800c934:	4613      	mov	r3, r2
 800c936:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800c938:	2300      	movs	r3, #0
 800c93a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800c93c:	797b      	ldrb	r3, [r7, #5]
 800c93e:	2b64      	cmp	r3, #100	; 0x64
 800c940:	d80b      	bhi.n	800c95a <cs43l22_SetVolume+0x32>
 800c942:	797a      	ldrb	r2, [r7, #5]
 800c944:	4613      	mov	r3, r2
 800c946:	021b      	lsls	r3, r3, #8
 800c948:	1a9b      	subs	r3, r3, r2
 800c94a:	4a25      	ldr	r2, [pc, #148]	; (800c9e0 <cs43l22_SetVolume+0xb8>)
 800c94c:	fb82 1203 	smull	r1, r2, r2, r3
 800c950:	1152      	asrs	r2, r2, #5
 800c952:	17db      	asrs	r3, r3, #31
 800c954:	1ad3      	subs	r3, r2, r3
 800c956:	b2db      	uxtb	r3, r3
 800c958:	e000      	b.n	800c95c <cs43l22_SetVolume+0x34>
 800c95a:	23ff      	movs	r3, #255	; 0xff
 800c95c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800c95e:	7afb      	ldrb	r3, [r7, #11]
 800c960:	2be6      	cmp	r3, #230	; 0xe6
 800c962:	d91c      	bls.n	800c99e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 800c964:	88fb      	ldrh	r3, [r7, #6]
 800c966:	b2d8      	uxtb	r0, r3
 800c968:	7afb      	ldrb	r3, [r7, #11]
 800c96a:	3319      	adds	r3, #25
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	461a      	mov	r2, r3
 800c970:	2120      	movs	r1, #32
 800c972:	f000 f921 	bl	800cbb8 <CODEC_IO_Write>
 800c976:	4603      	mov	r3, r0
 800c978:	461a      	mov	r2, r3
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	4413      	add	r3, r2
 800c97e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 800c980:	88fb      	ldrh	r3, [r7, #6]
 800c982:	b2d8      	uxtb	r0, r3
 800c984:	7afb      	ldrb	r3, [r7, #11]
 800c986:	3319      	adds	r3, #25
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	461a      	mov	r2, r3
 800c98c:	2121      	movs	r1, #33	; 0x21
 800c98e:	f000 f913 	bl	800cbb8 <CODEC_IO_Write>
 800c992:	4603      	mov	r3, r0
 800c994:	461a      	mov	r2, r3
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	4413      	add	r3, r2
 800c99a:	60fb      	str	r3, [r7, #12]
 800c99c:	e01b      	b.n	800c9d6 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800c99e:	88fb      	ldrh	r3, [r7, #6]
 800c9a0:	b2d8      	uxtb	r0, r3
 800c9a2:	7afb      	ldrb	r3, [r7, #11]
 800c9a4:	3319      	adds	r3, #25
 800c9a6:	b2db      	uxtb	r3, r3
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	2120      	movs	r1, #32
 800c9ac:	f000 f904 	bl	800cbb8 <CODEC_IO_Write>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	4413      	add	r3, r2
 800c9b8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800c9ba:	88fb      	ldrh	r3, [r7, #6]
 800c9bc:	b2d8      	uxtb	r0, r3
 800c9be:	7afb      	ldrb	r3, [r7, #11]
 800c9c0:	3319      	adds	r3, #25
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	2121      	movs	r1, #33	; 0x21
 800c9c8:	f000 f8f6 	bl	800cbb8 <CODEC_IO_Write>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	4413      	add	r3, r2
 800c9d4:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
}
 800c9d8:	4618      	mov	r0, r3
 800c9da:	3710      	adds	r7, #16
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bd80      	pop	{r7, pc}
 800c9e0:	51eb851f 	.word	0x51eb851f

0800c9e4 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b083      	sub	sp, #12
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	6039      	str	r1, [r7, #0]
 800c9ee:	80fb      	strh	r3, [r7, #6]
  return 0;
 800c9f0:	2300      	movs	r3, #0
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	370c      	adds	r7, #12
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr
	...

0800ca00 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b084      	sub	sp, #16
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	4603      	mov	r3, r0
 800ca08:	6039      	str	r1, [r7, #0]
 800ca0a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	2b01      	cmp	r3, #1
 800ca14:	d124      	bne.n	800ca60 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800ca16:	88fb      	ldrh	r3, [r7, #6]
 800ca18:	b2db      	uxtb	r3, r3
 800ca1a:	22ff      	movs	r2, #255	; 0xff
 800ca1c:	2104      	movs	r1, #4
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f000 f8ca 	bl	800cbb8 <CODEC_IO_Write>
 800ca24:	4603      	mov	r3, r0
 800ca26:	461a      	mov	r2, r3
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	4413      	add	r3, r2
 800ca2c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800ca2e:	88fb      	ldrh	r3, [r7, #6]
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2201      	movs	r2, #1
 800ca34:	2122      	movs	r1, #34	; 0x22
 800ca36:	4618      	mov	r0, r3
 800ca38:	f000 f8be 	bl	800cbb8 <CODEC_IO_Write>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	461a      	mov	r2, r3
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	4413      	add	r3, r2
 800ca44:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800ca46:	88fb      	ldrh	r3, [r7, #6]
 800ca48:	b2db      	uxtb	r3, r3
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	2123      	movs	r1, #35	; 0x23
 800ca4e:	4618      	mov	r0, r3
 800ca50:	f000 f8b2 	bl	800cbb8 <CODEC_IO_Write>
 800ca54:	4603      	mov	r3, r0
 800ca56:	461a      	mov	r2, r3
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	4413      	add	r3, r2
 800ca5c:	60fb      	str	r3, [r7, #12]
 800ca5e:	e025      	b.n	800caac <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800ca60:	88fb      	ldrh	r3, [r7, #6]
 800ca62:	b2db      	uxtb	r3, r3
 800ca64:	2200      	movs	r2, #0
 800ca66:	2122      	movs	r1, #34	; 0x22
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f000 f8a5 	bl	800cbb8 <CODEC_IO_Write>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	461a      	mov	r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	4413      	add	r3, r2
 800ca76:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800ca78:	88fb      	ldrh	r3, [r7, #6]
 800ca7a:	b2db      	uxtb	r3, r3
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	2123      	movs	r1, #35	; 0x23
 800ca80:	4618      	mov	r0, r3
 800ca82:	f000 f899 	bl	800cbb8 <CODEC_IO_Write>
 800ca86:	4603      	mov	r3, r0
 800ca88:	461a      	mov	r2, r3
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	4413      	add	r3, r2
 800ca8e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800ca90:	88fb      	ldrh	r3, [r7, #6]
 800ca92:	b2d8      	uxtb	r0, r3
 800ca94:	4b08      	ldr	r3, [pc, #32]	; (800cab8 <cs43l22_SetMute+0xb8>)
 800ca96:	781b      	ldrb	r3, [r3, #0]
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	2104      	movs	r1, #4
 800ca9e:	f000 f88b 	bl	800cbb8 <CODEC_IO_Write>
 800caa2:	4603      	mov	r3, r0
 800caa4:	461a      	mov	r2, r3
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	4413      	add	r3, r2
 800caaa:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800caac:	68fb      	ldr	r3, [r7, #12]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3710      	adds	r7, #16
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	20000130 	.word	0x20000130

0800cabc <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	4603      	mov	r3, r0
 800cac4:	460a      	mov	r2, r1
 800cac6:	80fb      	strh	r3, [r7, #6]
 800cac8:	4613      	mov	r3, r2
 800caca:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800cacc:	2300      	movs	r3, #0
 800cace:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800cad0:	797b      	ldrb	r3, [r7, #5]
 800cad2:	3b01      	subs	r3, #1
 800cad4:	2b03      	cmp	r3, #3
 800cad6:	d84b      	bhi.n	800cb70 <cs43l22_SetOutputMode+0xb4>
 800cad8:	a201      	add	r2, pc, #4	; (adr r2, 800cae0 <cs43l22_SetOutputMode+0x24>)
 800cada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cade:	bf00      	nop
 800cae0:	0800caf1 	.word	0x0800caf1
 800cae4:	0800cb11 	.word	0x0800cb11
 800cae8:	0800cb31 	.word	0x0800cb31
 800caec:	0800cb51 	.word	0x0800cb51
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 800caf0:	88fb      	ldrh	r3, [r7, #6]
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	22fa      	movs	r2, #250	; 0xfa
 800caf6:	2104      	movs	r1, #4
 800caf8:	4618      	mov	r0, r3
 800cafa:	f000 f85d 	bl	800cbb8 <CODEC_IO_Write>
 800cafe:	4603      	mov	r3, r0
 800cb00:	461a      	mov	r2, r3
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	4413      	add	r3, r2
 800cb06:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 800cb08:	4b24      	ldr	r3, [pc, #144]	; (800cb9c <cs43l22_SetOutputMode+0xe0>)
 800cb0a:	22fa      	movs	r2, #250	; 0xfa
 800cb0c:	701a      	strb	r2, [r3, #0]
      break;
 800cb0e:	e03f      	b.n	800cb90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800cb10:	88fb      	ldrh	r3, [r7, #6]
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	22af      	movs	r2, #175	; 0xaf
 800cb16:	2104      	movs	r1, #4
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f000 f84d 	bl	800cbb8 <CODEC_IO_Write>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	461a      	mov	r2, r3
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	4413      	add	r3, r2
 800cb26:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800cb28:	4b1c      	ldr	r3, [pc, #112]	; (800cb9c <cs43l22_SetOutputMode+0xe0>)
 800cb2a:	22af      	movs	r2, #175	; 0xaf
 800cb2c:	701a      	strb	r2, [r3, #0]
      break;
 800cb2e:	e02f      	b.n	800cb90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800cb30:	88fb      	ldrh	r3, [r7, #6]
 800cb32:	b2db      	uxtb	r3, r3
 800cb34:	22aa      	movs	r2, #170	; 0xaa
 800cb36:	2104      	movs	r1, #4
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f000 f83d 	bl	800cbb8 <CODEC_IO_Write>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	461a      	mov	r2, r3
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	4413      	add	r3, r2
 800cb46:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800cb48:	4b14      	ldr	r3, [pc, #80]	; (800cb9c <cs43l22_SetOutputMode+0xe0>)
 800cb4a:	22aa      	movs	r2, #170	; 0xaa
 800cb4c:	701a      	strb	r2, [r3, #0]
      break;
 800cb4e:	e01f      	b.n	800cb90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800cb50:	88fb      	ldrh	r3, [r7, #6]
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2205      	movs	r2, #5
 800cb56:	2104      	movs	r1, #4
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f000 f82d 	bl	800cbb8 <CODEC_IO_Write>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	461a      	mov	r2, r3
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	4413      	add	r3, r2
 800cb66:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800cb68:	4b0c      	ldr	r3, [pc, #48]	; (800cb9c <cs43l22_SetOutputMode+0xe0>)
 800cb6a:	2205      	movs	r2, #5
 800cb6c:	701a      	strb	r2, [r3, #0]
      break;    
 800cb6e:	e00f      	b.n	800cb90 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800cb70:	88fb      	ldrh	r3, [r7, #6]
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	2205      	movs	r2, #5
 800cb76:	2104      	movs	r1, #4
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f000 f81d 	bl	800cbb8 <CODEC_IO_Write>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	461a      	mov	r2, r3
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	4413      	add	r3, r2
 800cb86:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800cb88:	4b04      	ldr	r3, [pc, #16]	; (800cb9c <cs43l22_SetOutputMode+0xe0>)
 800cb8a:	2205      	movs	r2, #5
 800cb8c:	701a      	strb	r2, [r3, #0]
      break;
 800cb8e:	bf00      	nop
  }  
  return counter;
 800cb90:	68fb      	ldr	r3, [r7, #12]
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3710      	adds	r7, #16
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	20000130 	.word	0x20000130

0800cba0 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	4603      	mov	r3, r0
 800cba8:	80fb      	strh	r3, [r7, #6]
  return 0;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	370c      	adds	r7, #12
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb6:	4770      	bx	lr

0800cbb8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b084      	sub	sp, #16
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	71fb      	strb	r3, [r7, #7]
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	71bb      	strb	r3, [r7, #6]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800cbca:	2300      	movs	r3, #0
 800cbcc:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800cbce:	797a      	ldrb	r2, [r7, #5]
 800cbd0:	79b9      	ldrb	r1, [r7, #6]
 800cbd2:	79fb      	ldrb	r3, [r7, #7]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f000 fc20 	bl	800d41a <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	b2db      	uxtb	r3, r3
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3710      	adds	r7, #16
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}
	...

0800cbe8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800cbee:	2300      	movs	r3, #0
 800cbf0:	607b      	str	r3, [r7, #4]
 800cbf2:	4a0c      	ldr	r2, [pc, #48]	; (800cc24 <MX_DMA_Init+0x3c>)
 800cbf4:	4b0b      	ldr	r3, [pc, #44]	; (800cc24 <MX_DMA_Init+0x3c>)
 800cbf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cbfc:	6313      	str	r3, [r2, #48]	; 0x30
 800cbfe:	4b09      	ldr	r3, [pc, #36]	; (800cc24 <MX_DMA_Init+0x3c>)
 800cc00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cc06:	607b      	str	r3, [r7, #4]
 800cc08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	2100      	movs	r1, #0
 800cc0e:	202f      	movs	r0, #47	; 0x2f
 800cc10:	f7f3 fdcb 	bl	80007aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800cc14:	202f      	movs	r0, #47	; 0x2f
 800cc16:	f7f3 fde4 	bl	80007e2 <HAL_NVIC_EnableIRQ>

}
 800cc1a:	bf00      	nop
 800cc1c:	3708      	adds	r7, #8
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}
 800cc22:	bf00      	nop
 800cc24:	40023800 	.word	0x40023800

0800cc28 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800cc2c:	4904      	ldr	r1, [pc, #16]	; (800cc40 <MX_FATFS_Init+0x18>)
 800cc2e:	4805      	ldr	r0, [pc, #20]	; (800cc44 <MX_FATFS_Init+0x1c>)
 800cc30:	f7ff fbbe 	bl	800c3b0 <FATFS_LinkDriver>
 800cc34:	4603      	mov	r3, r0
 800cc36:	461a      	mov	r2, r3
 800cc38:	4b03      	ldr	r3, [pc, #12]	; (800cc48 <MX_FATFS_Init+0x20>)
 800cc3a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800cc3c:	bf00      	nop
 800cc3e:	bd80      	pop	{r7, pc}
 800cc40:	2000020c 	.word	0x2000020c
 800cc44:	0800edf8 	.word	0x0800edf8
 800cc48:	20002278 	.word	0x20002278

0800cc4c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800cc50:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	46bd      	mov	sp, r7
 800cc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5a:	4770      	bx	lr

0800cc5c <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b08c      	sub	sp, #48	; 0x30
 800cc60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800cc62:	2300      	movs	r3, #0
 800cc64:	61bb      	str	r3, [r7, #24]
 800cc66:	4a75      	ldr	r2, [pc, #468]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc68:	4b74      	ldr	r3, [pc, #464]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc6c:	f043 0310 	orr.w	r3, r3, #16
 800cc70:	6313      	str	r3, [r2, #48]	; 0x30
 800cc72:	4b72      	ldr	r3, [pc, #456]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc76:	f003 0310 	and.w	r3, r3, #16
 800cc7a:	61bb      	str	r3, [r7, #24]
 800cc7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc7e:	2300      	movs	r3, #0
 800cc80:	617b      	str	r3, [r7, #20]
 800cc82:	4a6e      	ldr	r2, [pc, #440]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc84:	4b6d      	ldr	r3, [pc, #436]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc88:	f043 0304 	orr.w	r3, r3, #4
 800cc8c:	6313      	str	r3, [r2, #48]	; 0x30
 800cc8e:	4b6b      	ldr	r3, [pc, #428]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cc90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc92:	f003 0304 	and.w	r3, r3, #4
 800cc96:	617b      	str	r3, [r7, #20]
 800cc98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	613b      	str	r3, [r7, #16]
 800cc9e:	4a67      	ldr	r2, [pc, #412]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cca0:	4b66      	ldr	r3, [pc, #408]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cca8:	6313      	str	r3, [r2, #48]	; 0x30
 800ccaa:	4b64      	ldr	r3, [pc, #400]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccb2:	613b      	str	r3, [r7, #16]
 800ccb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	60fb      	str	r3, [r7, #12]
 800ccba:	4a60      	ldr	r2, [pc, #384]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccbc:	4b5f      	ldr	r3, [pc, #380]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccc0:	f043 0301 	orr.w	r3, r3, #1
 800ccc4:	6313      	str	r3, [r2, #48]	; 0x30
 800ccc6:	4b5d      	ldr	r3, [pc, #372]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccca:	f003 0301 	and.w	r3, r3, #1
 800ccce:	60fb      	str	r3, [r7, #12]
 800ccd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	60bb      	str	r3, [r7, #8]
 800ccd6:	4a59      	ldr	r2, [pc, #356]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccd8:	4b58      	ldr	r3, [pc, #352]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccdc:	f043 0302 	orr.w	r3, r3, #2
 800cce0:	6313      	str	r3, [r2, #48]	; 0x30
 800cce2:	4b56      	ldr	r3, [pc, #344]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce6:	f003 0302 	and.w	r3, r3, #2
 800ccea:	60bb      	str	r3, [r7, #8]
 800ccec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ccee:	2300      	movs	r3, #0
 800ccf0:	607b      	str	r3, [r7, #4]
 800ccf2:	4a52      	ldr	r2, [pc, #328]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccf4:	4b51      	ldr	r3, [pc, #324]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800ccf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccf8:	f043 0308 	orr.w	r3, r3, #8
 800ccfc:	6313      	str	r3, [r2, #48]	; 0x30
 800ccfe:	4b4f      	ldr	r3, [pc, #316]	; (800ce3c <MX_GPIO_Init+0x1e0>)
 800cd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd02:	f003 0308 	and.w	r3, r3, #8
 800cd06:	607b      	str	r3, [r7, #4]
 800cd08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	2108      	movs	r1, #8
 800cd0e:	484c      	ldr	r0, [pc, #304]	; (800ce40 <MX_GPIO_Init+0x1e4>)
 800cd10:	f7f4 fc74 	bl	80015fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800cd14:	2201      	movs	r2, #1
 800cd16:	2101      	movs	r1, #1
 800cd18:	484a      	ldr	r0, [pc, #296]	; (800ce44 <MX_GPIO_Init+0x1e8>)
 800cd1a:	f7f4 fc6f 	bl	80015fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800cd1e:	2200      	movs	r2, #0
 800cd20:	f24f 0110 	movw	r1, #61456	; 0xf010
 800cd24:	4848      	ldr	r0, [pc, #288]	; (800ce48 <MX_GPIO_Init+0x1ec>)
 800cd26:	f7f4 fc69 	bl	80015fc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800cd2a:	2308      	movs	r3, #8
 800cd2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cd2e:	2301      	movs	r3, #1
 800cd30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd32:	2300      	movs	r3, #0
 800cd34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd36:	2300      	movs	r3, #0
 800cd38:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800cd3a:	f107 031c 	add.w	r3, r7, #28
 800cd3e:	4619      	mov	r1, r3
 800cd40:	483f      	ldr	r0, [pc, #252]	; (800ce40 <MX_GPIO_Init+0x1e4>)
 800cd42:	f7f4 f9c5 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800cd46:	2301      	movs	r3, #1
 800cd48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd52:	2300      	movs	r3, #0
 800cd54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800cd56:	f107 031c 	add.w	r3, r7, #28
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	4839      	ldr	r0, [pc, #228]	; (800ce44 <MX_GPIO_Init+0x1e8>)
 800cd5e:	f7f4 f9b7 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800cd62:	2308      	movs	r3, #8
 800cd64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd66:	2302      	movs	r3, #2
 800cd68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cd72:	2305      	movs	r3, #5
 800cd74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800cd76:	f107 031c 	add.w	r3, r7, #28
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	4831      	ldr	r0, [pc, #196]	; (800ce44 <MX_GPIO_Init+0x1e8>)
 800cd7e:	f7f4 f9a7 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserButton_Pin;
 800cd82:	2301      	movs	r3, #1
 800cd84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800cd86:	4b31      	ldr	r3, [pc, #196]	; (800ce4c <MX_GPIO_Init+0x1f0>)
 800cd88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(UserButton_GPIO_Port, &GPIO_InitStruct);
 800cd8e:	f107 031c 	add.w	r3, r7, #28
 800cd92:	4619      	mov	r1, r3
 800cd94:	482e      	ldr	r0, [pc, #184]	; (800ce50 <MX_GPIO_Init+0x1f4>)
 800cd96:	f7f4 f99b 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800cd9a:	2304      	movs	r3, #4
 800cd9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cda2:	2300      	movs	r3, #0
 800cda4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800cda6:	f107 031c 	add.w	r3, r7, #28
 800cdaa:	4619      	mov	r1, r3
 800cdac:	4829      	ldr	r0, [pc, #164]	; (800ce54 <MX_GPIO_Init+0x1f8>)
 800cdae:	f7f4 f98f 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800cdb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdb8:	2302      	movs	r3, #2
 800cdba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cdc4:	2305      	movs	r3, #5
 800cdc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800cdc8:	f107 031c 	add.w	r3, r7, #28
 800cdcc:	4619      	mov	r1, r3
 800cdce:	4821      	ldr	r0, [pc, #132]	; (800ce54 <MX_GPIO_Init+0x1f8>)
 800cdd0:	f7f4 f97e 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800cdd4:	f24f 0310 	movw	r3, #61456	; 0xf010
 800cdd8:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cdda:	2301      	movs	r3, #1
 800cddc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdde:	2300      	movs	r3, #0
 800cde0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cde2:	2300      	movs	r3, #0
 800cde4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cde6:	f107 031c 	add.w	r3, r7, #28
 800cdea:	4619      	mov	r1, r3
 800cdec:	4816      	ldr	r0, [pc, #88]	; (800ce48 <MX_GPIO_Init+0x1ec>)
 800cdee:	f7f4 f96f 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800cdf2:	2320      	movs	r3, #32
 800cdf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800cdfe:	f107 031c 	add.w	r3, r7, #28
 800ce02:	4619      	mov	r1, r3
 800ce04:	4810      	ldr	r0, [pc, #64]	; (800ce48 <MX_GPIO_Init+0x1ec>)
 800ce06:	f7f4 f963 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800ce0a:	2302      	movs	r3, #2
 800ce0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800ce0e:	4b12      	ldr	r3, [pc, #72]	; (800ce58 <MX_GPIO_Init+0x1fc>)
 800ce10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce12:	2300      	movs	r3, #0
 800ce14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800ce16:	f107 031c 	add.w	r3, r7, #28
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	4808      	ldr	r0, [pc, #32]	; (800ce40 <MX_GPIO_Init+0x1e4>)
 800ce1e:	f7f4 f957 	bl	80010d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800ce22:	2200      	movs	r2, #0
 800ce24:	2100      	movs	r1, #0
 800ce26:	2006      	movs	r0, #6
 800ce28:	f7f3 fcbf 	bl	80007aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800ce2c:	2006      	movs	r0, #6
 800ce2e:	f7f3 fcd8 	bl	80007e2 <HAL_NVIC_EnableIRQ>

}
 800ce32:	bf00      	nop
 800ce34:	3730      	adds	r7, #48	; 0x30
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}
 800ce3a:	bf00      	nop
 800ce3c:	40023800 	.word	0x40023800
 800ce40:	40021000 	.word	0x40021000
 800ce44:	40020800 	.word	0x40020800
 800ce48:	40020c00 	.word	0x40020c00
 800ce4c:	10210000 	.word	0x10210000
 800ce50:	40020000 	.word	0x40020000
 800ce54:	40020400 	.word	0x40020400
 800ce58:	10120000 	.word	0x10120000

0800ce5c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800ce60:	4b13      	ldr	r3, [pc, #76]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce62:	4a14      	ldr	r2, [pc, #80]	; (800ceb4 <MX_I2C1_Init+0x58>)
 800ce64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800ce66:	4b12      	ldr	r3, [pc, #72]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce68:	4a13      	ldr	r2, [pc, #76]	; (800ceb8 <MX_I2C1_Init+0x5c>)
 800ce6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800ce6c:	4b10      	ldr	r3, [pc, #64]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce6e:	2200      	movs	r2, #0
 800ce70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800ce72:	4b0f      	ldr	r3, [pc, #60]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ce78:	4b0d      	ldr	r3, [pc, #52]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ce7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ce80:	4b0b      	ldr	r3, [pc, #44]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce82:	2200      	movs	r2, #0
 800ce84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800ce86:	4b0a      	ldr	r3, [pc, #40]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce88:	2200      	movs	r2, #0
 800ce8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ce8c:	4b08      	ldr	r3, [pc, #32]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce8e:	2200      	movs	r2, #0
 800ce90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ce92:	4b07      	ldr	r3, [pc, #28]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce94:	2200      	movs	r2, #0
 800ce96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ce98:	4805      	ldr	r0, [pc, #20]	; (800ceb0 <MX_I2C1_Init+0x54>)
 800ce9a:	f7f5 ff9b 	bl	8002dd4 <HAL_I2C_Init>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d003      	beq.n	800ceac <MX_I2C1_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 800cea4:	214c      	movs	r1, #76	; 0x4c
 800cea6:	4805      	ldr	r0, [pc, #20]	; (800cebc <MX_I2C1_Init+0x60>)
 800cea8:	f000 f922 	bl	800d0f0 <_Error_Handler>
  }

}
 800ceac:	bf00      	nop
 800ceae:	bd80      	pop	{r7, pc}
 800ceb0:	2000227c 	.word	0x2000227c
 800ceb4:	40005400 	.word	0x40005400
 800ceb8:	000186a0 	.word	0x000186a0
 800cebc:	0800e8ac 	.word	0x0800e8ac

0800cec0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b088      	sub	sp, #32
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	4a12      	ldr	r2, [pc, #72]	; (800cf18 <HAL_I2C_MspInit+0x58>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d11e      	bne.n	800cf10 <HAL_I2C_MspInit+0x50>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800ced2:	f44f 7310 	mov.w	r3, #576	; 0x240
 800ced6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ced8:	2312      	movs	r3, #18
 800ceda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cedc:	2301      	movs	r3, #1
 800cede:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cee0:	2300      	movs	r3, #0
 800cee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800cee4:	2304      	movs	r3, #4
 800cee6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cee8:	f107 030c 	add.w	r3, r7, #12
 800ceec:	4619      	mov	r1, r3
 800ceee:	480b      	ldr	r0, [pc, #44]	; (800cf1c <HAL_I2C_MspInit+0x5c>)
 800cef0:	f7f4 f8ee 	bl	80010d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800cef4:	2300      	movs	r3, #0
 800cef6:	60bb      	str	r3, [r7, #8]
 800cef8:	4a09      	ldr	r2, [pc, #36]	; (800cf20 <HAL_I2C_MspInit+0x60>)
 800cefa:	4b09      	ldr	r3, [pc, #36]	; (800cf20 <HAL_I2C_MspInit+0x60>)
 800cefc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cefe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cf02:	6413      	str	r3, [r2, #64]	; 0x40
 800cf04:	4b06      	ldr	r3, [pc, #24]	; (800cf20 <HAL_I2C_MspInit+0x60>)
 800cf06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf0c:	60bb      	str	r3, [r7, #8]
 800cf0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800cf10:	bf00      	nop
 800cf12:	3720      	adds	r7, #32
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}
 800cf18:	40005400 	.word	0x40005400
 800cf1c:	40020400 	.word	0x40020400
 800cf20:	40023800 	.word	0x40023800

0800cf24 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b082      	sub	sp, #8
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a08      	ldr	r2, [pc, #32]	; (800cf54 <HAL_I2C_MspDeInit+0x30>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d10a      	bne.n	800cf4c <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800cf36:	4a08      	ldr	r2, [pc, #32]	; (800cf58 <HAL_I2C_MspDeInit+0x34>)
 800cf38:	4b07      	ldr	r3, [pc, #28]	; (800cf58 <HAL_I2C_MspDeInit+0x34>)
 800cf3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf40:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 800cf42:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf46:	4805      	ldr	r0, [pc, #20]	; (800cf5c <HAL_I2C_MspDeInit+0x38>)
 800cf48:	f7f4 fa5c 	bl	8001404 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
} 
 800cf4c:	bf00      	nop
 800cf4e:	3708      	adds	r7, #8
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	40005400 	.word	0x40005400
 800cf58:	40023800 	.word	0x40023800
 800cf5c:	40020400 	.word	0x40020400

0800cf60 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cf64:	f7f3 fab8 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cf68:	f000 f814 	bl	800cf94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cf6c:	f7ff fe76 	bl	800cc5c <MX_GPIO_Init>
  MX_DMA_Init();
 800cf70:	f7ff fe3a 	bl	800cbe8 <MX_DMA_Init>
  MX_I2C1_Init();
 800cf74:	f7ff ff72 	bl	800ce5c <MX_I2C1_Init>
//  MX_I2S3_Init();
  MX_SPI1_Init();
 800cf78:	f000 f8c0 	bl	800d0fc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800cf7c:	f000 fd94 	bl	800daa8 <MX_USB_HOST_Init>
  MX_FATFS_Init();
 800cf80:	f7ff fe52 	bl	800cc28 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  USB_UserInit();                       // USB  custom init 
 800cf84:	f000 f88e 	bl	800d0a4 <USB_UserInit>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

  /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800cf88:	f000 fda4 	bl	800dad4 <MX_USB_HOST_Process>

  /* USER CODE BEGIN 3 */
    WavePlayerStart();                    // waveplayer.c  wav   
 800cf8c:	f001 fa1a 	bl	800e3c4 <WavePlayerStart>
    MX_USB_HOST_Process();
 800cf90:	e7fa      	b.n	800cf88 <main+0x28>
	...

0800cf94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b098      	sub	sp, #96	; 0x60
 800cf98:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	60bb      	str	r3, [r7, #8]
 800cf9e:	4a3d      	ldr	r2, [pc, #244]	; (800d094 <SystemClock_Config+0x100>)
 800cfa0:	4b3c      	ldr	r3, [pc, #240]	; (800d094 <SystemClock_Config+0x100>)
 800cfa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfa8:	6413      	str	r3, [r2, #64]	; 0x40
 800cfaa:	4b3a      	ldr	r3, [pc, #232]	; (800d094 <SystemClock_Config+0x100>)
 800cfac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cfb2:	60bb      	str	r3, [r7, #8]
 800cfb4:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	607b      	str	r3, [r7, #4]
 800cfba:	4a37      	ldr	r2, [pc, #220]	; (800d098 <SystemClock_Config+0x104>)
 800cfbc:	4b36      	ldr	r3, [pc, #216]	; (800d098 <SystemClock_Config+0x104>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cfc4:	6013      	str	r3, [r2, #0]
 800cfc6:	4b34      	ldr	r3, [pc, #208]	; (800d098 <SystemClock_Config+0x104>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cfce:	607b      	str	r3, [r7, #4]
 800cfd0:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800cfd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800cfda:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cfdc:	2302      	movs	r3, #2
 800cfde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cfe0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cfe4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800cfe6:	2308      	movs	r3, #8
 800cfe8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800cfea:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800cfee:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cff0:	2302      	movs	r3, #2
 800cff2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800cff4:	2307      	movs	r3, #7
 800cff6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cff8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cffc:	4618      	mov	r0, r3
 800cffe:	f7f7 fcbd 	bl	800497c <HAL_RCC_OscConfig>
 800d002:	4603      	mov	r3, r0
 800d004:	2b00      	cmp	r3, #0
 800d006:	d003      	beq.n	800d010 <SystemClock_Config+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d008:	21ab      	movs	r1, #171	; 0xab
 800d00a:	4824      	ldr	r0, [pc, #144]	; (800d09c <SystemClock_Config+0x108>)
 800d00c:	f000 f870 	bl	800d0f0 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d010:	230f      	movs	r3, #15
 800d012:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d014:	2302      	movs	r3, #2
 800d016:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d018:	2300      	movs	r3, #0
 800d01a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d01c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d020:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d022:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d026:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d028:	f107 031c 	add.w	r3, r7, #28
 800d02c:	2105      	movs	r1, #5
 800d02e:	4618      	mov	r0, r3
 800d030:	f7f7 fee6 	bl	8004e00 <HAL_RCC_ClockConfig>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d003      	beq.n	800d042 <SystemClock_Config+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d03a:	21b9      	movs	r1, #185	; 0xb9
 800d03c:	4817      	ldr	r0, [pc, #92]	; (800d09c <SystemClock_Config+0x108>)
 800d03e:	f000 f857 	bl	800d0f0 <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800d042:	2301      	movs	r3, #1
 800d044:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800d046:	23c0      	movs	r3, #192	; 0xc0
 800d048:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800d04a:	2302      	movs	r3, #2
 800d04c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d04e:	f107 030c 	add.w	r3, r7, #12
 800d052:	4618      	mov	r0, r3
 800d054:	f7f8 f8ae 	bl	80051b4 <HAL_RCCEx_PeriphCLKConfig>
 800d058:	4603      	mov	r3, r0
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <SystemClock_Config+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d05e:	21c1      	movs	r1, #193	; 0xc1
 800d060:	480e      	ldr	r0, [pc, #56]	; (800d09c <SystemClock_Config+0x108>)
 800d062:	f000 f845 	bl	800d0f0 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800d066:	f7f8 f885 	bl	8005174 <HAL_RCC_GetHCLKFreq>
 800d06a:	4602      	mov	r2, r0
 800d06c:	4b0c      	ldr	r3, [pc, #48]	; (800d0a0 <SystemClock_Config+0x10c>)
 800d06e:	fba3 2302 	umull	r2, r3, r3, r2
 800d072:	099b      	lsrs	r3, r3, #6
 800d074:	4618      	mov	r0, r3
 800d076:	f7f3 fbc2 	bl	80007fe <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800d07a:	2004      	movs	r0, #4
 800d07c:	f7f3 fbcc 	bl	8000818 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800d080:	2200      	movs	r2, #0
 800d082:	2100      	movs	r1, #0
 800d084:	f04f 30ff 	mov.w	r0, #4294967295
 800d088:	f7f3 fb8f 	bl	80007aa <HAL_NVIC_SetPriority>
}
 800d08c:	bf00      	nop
 800d08e:	3760      	adds	r7, #96	; 0x60
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	40023800 	.word	0x40023800
 800d098:	40007000 	.word	0x40007000
 800d09c:	0800e8bc 	.word	0x0800e8bc
 800d0a0:	10624dd3 	.word	0x10624dd3

0800d0a4 <USB_UserInit>:

/* USER CODE BEGIN 4 */
void USB_UserInit()
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	af00      	add	r7, sp, #0
  while (1)
  {
      MX_USB_HOST_Process();
 800d0a8:	f000 fd14 	bl	800dad4 <MX_USB_HOST_Process>

      if(f_mount(&myFatFS, USBHPath, 0) == FR_OK)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	490c      	ldr	r1, [pc, #48]	; (800d0e0 <USB_UserInit+0x3c>)
 800d0b0:	480c      	ldr	r0, [pc, #48]	; (800d0e4 <USB_UserInit+0x40>)
 800d0b2:	f7fe f9a5 	bl	800b400 <f_mount>
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d1f5      	bne.n	800d0a8 <USB_UserInit+0x4>
      {
      	if (f_open(&myFile, "temp.txt", FA_WRITE | FA_CREATE_ALWAYS) == FR_OK)
 800d0bc:	220a      	movs	r2, #10
 800d0be:	490a      	ldr	r1, [pc, #40]	; (800d0e8 <USB_UserInit+0x44>)
 800d0c0:	480a      	ldr	r0, [pc, #40]	; (800d0ec <USB_UserInit+0x48>)
 800d0c2:	f7fe f9e3 	bl	800b48c <f_open>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d000      	beq.n	800d0ce <USB_UserInit+0x2a>
      MX_USB_HOST_Process();
 800d0cc:	e7ec      	b.n	800d0a8 <USB_UserInit+0x4>
	    	{
	    		break;
 800d0ce:	bf00      	nop
	    	}
      }
  }
  f_close(&myFile);
 800d0d0:	4806      	ldr	r0, [pc, #24]	; (800d0ec <USB_UserInit+0x48>)
 800d0d2:	f7fe fd94 	bl	800bbfe <f_close>
  f_unlink("temp.txt");
 800d0d6:	4804      	ldr	r0, [pc, #16]	; (800d0e8 <USB_UserInit+0x44>)
 800d0d8:	f7ff f862 	bl	800c1a0 <f_unlink>
}
 800d0dc:	bf00      	nop
 800d0de:	bd80      	pop	{r7, pc}
 800d0e0:	2000020c 	.word	0x2000020c
 800d0e4:	20003304 	.word	0x20003304
 800d0e8:	0800e8cc 	.word	0x0800e8cc
 800d0ec:	200022d0 	.word	0x200022d0

0800d0f0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
 800d0f8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800d0fa:	e7fe      	b.n	800d0fa <_Error_Handler+0xa>

0800d0fc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800d100:	4b18      	ldr	r3, [pc, #96]	; (800d164 <MX_SPI1_Init+0x68>)
 800d102:	4a19      	ldr	r2, [pc, #100]	; (800d168 <MX_SPI1_Init+0x6c>)
 800d104:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800d106:	4b17      	ldr	r3, [pc, #92]	; (800d164 <MX_SPI1_Init+0x68>)
 800d108:	f44f 7282 	mov.w	r2, #260	; 0x104
 800d10c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800d10e:	4b15      	ldr	r3, [pc, #84]	; (800d164 <MX_SPI1_Init+0x68>)
 800d110:	2200      	movs	r2, #0
 800d112:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800d114:	4b13      	ldr	r3, [pc, #76]	; (800d164 <MX_SPI1_Init+0x68>)
 800d116:	2200      	movs	r2, #0
 800d118:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800d11a:	4b12      	ldr	r3, [pc, #72]	; (800d164 <MX_SPI1_Init+0x68>)
 800d11c:	2200      	movs	r2, #0
 800d11e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800d120:	4b10      	ldr	r3, [pc, #64]	; (800d164 <MX_SPI1_Init+0x68>)
 800d122:	2200      	movs	r2, #0
 800d124:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800d126:	4b0f      	ldr	r3, [pc, #60]	; (800d164 <MX_SPI1_Init+0x68>)
 800d128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d12c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d12e:	4b0d      	ldr	r3, [pc, #52]	; (800d164 <MX_SPI1_Init+0x68>)
 800d130:	2200      	movs	r2, #0
 800d132:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d134:	4b0b      	ldr	r3, [pc, #44]	; (800d164 <MX_SPI1_Init+0x68>)
 800d136:	2200      	movs	r2, #0
 800d138:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800d13a:	4b0a      	ldr	r3, [pc, #40]	; (800d164 <MX_SPI1_Init+0x68>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d140:	4b08      	ldr	r3, [pc, #32]	; (800d164 <MX_SPI1_Init+0x68>)
 800d142:	2200      	movs	r2, #0
 800d144:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800d146:	4b07      	ldr	r3, [pc, #28]	; (800d164 <MX_SPI1_Init+0x68>)
 800d148:	220a      	movs	r2, #10
 800d14a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800d14c:	4805      	ldr	r0, [pc, #20]	; (800d164 <MX_SPI1_Init+0x68>)
 800d14e:	f7f8 f99b 	bl	8005488 <HAL_SPI_Init>
 800d152:	4603      	mov	r3, r0
 800d154:	2b00      	cmp	r3, #0
 800d156:	d003      	beq.n	800d160 <MX_SPI1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d158:	214f      	movs	r1, #79	; 0x4f
 800d15a:	4804      	ldr	r0, [pc, #16]	; (800d16c <MX_SPI1_Init+0x70>)
 800d15c:	f7ff ffc8 	bl	800d0f0 <_Error_Handler>
  }

}
 800d160:	bf00      	nop
 800d162:	bd80      	pop	{r7, pc}
 800d164:	2000433c 	.word	0x2000433c
 800d168:	40013000 	.word	0x40013000
 800d16c:	0800e8d8 	.word	0x0800e8d8

0800d170 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b088      	sub	sp, #32
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	4a12      	ldr	r2, [pc, #72]	; (800d1c8 <HAL_SPI_MspInit+0x58>)
 800d17e:	4293      	cmp	r3, r2
 800d180:	d11d      	bne.n	800d1be <HAL_SPI_MspInit+0x4e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800d182:	2300      	movs	r3, #0
 800d184:	60bb      	str	r3, [r7, #8]
 800d186:	4a11      	ldr	r2, [pc, #68]	; (800d1cc <HAL_SPI_MspInit+0x5c>)
 800d188:	4b10      	ldr	r3, [pc, #64]	; (800d1cc <HAL_SPI_MspInit+0x5c>)
 800d18a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d18c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d190:	6453      	str	r3, [r2, #68]	; 0x44
 800d192:	4b0e      	ldr	r3, [pc, #56]	; (800d1cc <HAL_SPI_MspInit+0x5c>)
 800d194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d196:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d19a:	60bb      	str	r3, [r7, #8]
 800d19c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800d19e:	23e0      	movs	r3, #224	; 0xe0
 800d1a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d1a2:	2302      	movs	r3, #2
 800d1a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800d1ae:	2305      	movs	r3, #5
 800d1b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1b2:	f107 030c 	add.w	r3, r7, #12
 800d1b6:	4619      	mov	r1, r3
 800d1b8:	4805      	ldr	r0, [pc, #20]	; (800d1d0 <HAL_SPI_MspInit+0x60>)
 800d1ba:	f7f3 ff89 	bl	80010d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800d1be:	bf00      	nop
 800d1c0:	3720      	adds	r7, #32
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}
 800d1c6:	bf00      	nop
 800d1c8:	40013000 	.word	0x40013000
 800d1cc:	40023800 	.word	0x40023800
 800d1d0:	40020000 	.word	0x40020000

0800d1d4 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800d1d8:	480e      	ldr	r0, [pc, #56]	; (800d214 <I2Cx_Init+0x40>)
 800d1da:	f7f6 fa47 	bl	800366c <HAL_I2C_GetState>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d114      	bne.n	800d20e <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 800d1e4:	4b0b      	ldr	r3, [pc, #44]	; (800d214 <I2Cx_Init+0x40>)
 800d1e6:	4a0c      	ldr	r2, [pc, #48]	; (800d218 <I2Cx_Init+0x44>)
 800d1e8:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800d1ea:	4b0a      	ldr	r3, [pc, #40]	; (800d214 <I2Cx_Init+0x40>)
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 800d1f0:	4b08      	ldr	r3, [pc, #32]	; (800d214 <I2Cx_Init+0x40>)
 800d1f2:	2233      	movs	r2, #51	; 0x33
 800d1f4:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d1f6:	4b07      	ldr	r3, [pc, #28]	; (800d214 <I2Cx_Init+0x40>)
 800d1f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d1fc:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800d1fe:	4b05      	ldr	r3, [pc, #20]	; (800d214 <I2Cx_Init+0x40>)
 800d200:	4a06      	ldr	r2, [pc, #24]	; (800d21c <I2Cx_Init+0x48>)
 800d202:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 800d204:	f000 f876 	bl	800d2f4 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800d208:	4802      	ldr	r0, [pc, #8]	; (800d214 <I2Cx_Init+0x40>)
 800d20a:	f7f5 fde3 	bl	8002dd4 <HAL_I2C_Init>
  }
}
 800d20e:	bf00      	nop
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	20000134 	.word	0x20000134
 800d218:	000186a0 	.word	0x000186a0
 800d21c:	40005400 	.word	0x40005400

0800d220 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b088      	sub	sp, #32
 800d224:	af04      	add	r7, sp, #16
 800d226:	4603      	mov	r3, r0
 800d228:	71fb      	strb	r3, [r7, #7]
 800d22a:	460b      	mov	r3, r1
 800d22c:	71bb      	strb	r3, [r7, #6]
 800d22e:	4613      	mov	r3, r2
 800d230:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800d232:	2300      	movs	r3, #0
 800d234:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800d236:	79fb      	ldrb	r3, [r7, #7]
 800d238:	b299      	uxth	r1, r3
 800d23a:	79bb      	ldrb	r3, [r7, #6]
 800d23c:	b29a      	uxth	r2, r3
 800d23e:	4b0c      	ldr	r3, [pc, #48]	; (800d270 <I2Cx_WriteData+0x50>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	9302      	str	r3, [sp, #8]
 800d244:	2301      	movs	r3, #1
 800d246:	9301      	str	r3, [sp, #4]
 800d248:	1d7b      	adds	r3, r7, #5
 800d24a:	9300      	str	r3, [sp, #0]
 800d24c:	2301      	movs	r3, #1
 800d24e:	4809      	ldr	r0, [pc, #36]	; (800d274 <I2Cx_WriteData+0x54>)
 800d250:	f7f5 fed0 	bl	8002ff4 <HAL_I2C_Mem_Write>
 800d254:	4603      	mov	r3, r0
 800d256:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800d258:	7bfb      	ldrb	r3, [r7, #15]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d003      	beq.n	800d266 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800d25e:	79fb      	ldrb	r3, [r7, #7]
 800d260:	4618      	mov	r0, r3
 800d262:	f000 f837 	bl	800d2d4 <I2Cx_Error>
  }
}
 800d266:	bf00      	nop
 800d268:	3710      	adds	r7, #16
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	2000005c 	.word	0x2000005c
 800d274:	20000134 	.word	0x20000134

0800d278 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b088      	sub	sp, #32
 800d27c:	af04      	add	r7, sp, #16
 800d27e:	4603      	mov	r3, r0
 800d280:	460a      	mov	r2, r1
 800d282:	71fb      	strb	r3, [r7, #7]
 800d284:	4613      	mov	r3, r2
 800d286:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800d288:	2300      	movs	r3, #0
 800d28a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 800d28c:	2300      	movs	r3, #0
 800d28e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 800d290:	79fb      	ldrb	r3, [r7, #7]
 800d292:	b299      	uxth	r1, r3
 800d294:	79bb      	ldrb	r3, [r7, #6]
 800d296:	b29a      	uxth	r2, r3
 800d298:	4b0c      	ldr	r3, [pc, #48]	; (800d2cc <I2Cx_ReadData+0x54>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	9302      	str	r3, [sp, #8]
 800d29e:	2301      	movs	r3, #1
 800d2a0:	9301      	str	r3, [sp, #4]
 800d2a2:	f107 030e 	add.w	r3, r7, #14
 800d2a6:	9300      	str	r3, [sp, #0]
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	4809      	ldr	r0, [pc, #36]	; (800d2d0 <I2Cx_ReadData+0x58>)
 800d2ac:	f7f5 ffac 	bl	8003208 <HAL_I2C_Mem_Read>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800d2b4:	7bfb      	ldrb	r3, [r7, #15]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d003      	beq.n	800d2c2 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800d2ba:	79fb      	ldrb	r3, [r7, #7]
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f000 f809 	bl	800d2d4 <I2Cx_Error>
  }
  return value;
 800d2c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3710      	adds	r7, #16
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	2000005c 	.word	0x2000005c
 800d2d0:	20000134 	.word	0x20000134

0800d2d4 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b082      	sub	sp, #8
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	4603      	mov	r3, r0
 800d2dc:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 800d2de:	4804      	ldr	r0, [pc, #16]	; (800d2f0 <I2Cx_Error+0x1c>)
 800d2e0:	f7f5 fe58 	bl	8002f94 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 800d2e4:	f7ff ff76 	bl	800d1d4 <I2Cx_Init>
}
 800d2e8:	bf00      	nop
 800d2ea:	3708      	adds	r7, #8
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	bd80      	pop	{r7, pc}
 800d2f0:	20000134 	.word	0x20000134

0800d2f4 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b088      	sub	sp, #32
 800d2f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	60bb      	str	r3, [r7, #8]
 800d2fe:	4a25      	ldr	r2, [pc, #148]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d300:	4b24      	ldr	r3, [pc, #144]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d304:	f043 0302 	orr.w	r3, r3, #2
 800d308:	6313      	str	r3, [r2, #48]	; 0x30
 800d30a:	4b22      	ldr	r3, [pc, #136]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d30c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d30e:	f003 0302 	and.w	r3, r3, #2
 800d312:	60bb      	str	r3, [r7, #8]
 800d314:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800d316:	f44f 7310 	mov.w	r3, #576	; 0x240
 800d31a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d31c:	2312      	movs	r3, #18
 800d31e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800d320:	2302      	movs	r3, #2
 800d322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800d324:	2300      	movs	r3, #0
 800d326:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 800d328:	2304      	movs	r3, #4
 800d32a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 800d32c:	f107 030c 	add.w	r3, r7, #12
 800d330:	4619      	mov	r1, r3
 800d332:	4819      	ldr	r0, [pc, #100]	; (800d398 <I2Cx_MspInit+0xa4>)
 800d334:	f7f3 fecc 	bl	80010d0 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800d338:	2300      	movs	r3, #0
 800d33a:	607b      	str	r3, [r7, #4]
 800d33c:	4a15      	ldr	r2, [pc, #84]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d33e:	4b15      	ldr	r3, [pc, #84]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d342:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d346:	6413      	str	r3, [r2, #64]	; 0x40
 800d348:	4b12      	ldr	r3, [pc, #72]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d34a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d34c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d350:	607b      	str	r3, [r7, #4]
 800d352:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800d354:	4a0f      	ldr	r2, [pc, #60]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d356:	4b0f      	ldr	r3, [pc, #60]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d358:	6a1b      	ldr	r3, [r3, #32]
 800d35a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d35e:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800d360:	4a0c      	ldr	r2, [pc, #48]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d362:	4b0c      	ldr	r3, [pc, #48]	; (800d394 <I2Cx_MspInit+0xa0>)
 800d364:	6a1b      	ldr	r3, [r3, #32]
 800d366:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d36a:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 800d36c:	2200      	movs	r2, #0
 800d36e:	2100      	movs	r1, #0
 800d370:	201f      	movs	r0, #31
 800d372:	f7f3 fa1a 	bl	80007aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800d376:	201f      	movs	r0, #31
 800d378:	f7f3 fa33 	bl	80007e2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 800d37c:	2200      	movs	r2, #0
 800d37e:	2100      	movs	r1, #0
 800d380:	2020      	movs	r0, #32
 800d382:	f7f3 fa12 	bl	80007aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800d386:	2020      	movs	r0, #32
 800d388:	f7f3 fa2b 	bl	80007e2 <HAL_NVIC_EnableIRQ>
}
 800d38c:	bf00      	nop
 800d38e:	3720      	adds	r7, #32
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}
 800d394:	40023800 	.word	0x40023800
 800d398:	40020400 	.word	0x40020400

0800d39c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b086      	sub	sp, #24
 800d3a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	603b      	str	r3, [r7, #0]
 800d3a6:	4a17      	ldr	r2, [pc, #92]	; (800d404 <AUDIO_IO_Init+0x68>)
 800d3a8:	4b16      	ldr	r3, [pc, #88]	; (800d404 <AUDIO_IO_Init+0x68>)
 800d3aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ac:	f043 0308 	orr.w	r3, r3, #8
 800d3b0:	6313      	str	r3, [r2, #48]	; 0x30
 800d3b2:	4b14      	ldr	r3, [pc, #80]	; (800d404 <AUDIO_IO_Init+0x68>)
 800d3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3b6:	f003 0308 	and.w	r3, r3, #8
 800d3ba:	603b      	str	r3, [r7, #0]
 800d3bc:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 800d3be:	2310      	movs	r3, #16
 800d3c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800d3c6:	2302      	movs	r3, #2
 800d3c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 800d3ce:	1d3b      	adds	r3, r7, #4
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	480d      	ldr	r0, [pc, #52]	; (800d408 <AUDIO_IO_Init+0x6c>)
 800d3d4:	f7f3 fe7c 	bl	80010d0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 800d3d8:	f7ff fefc 	bl	800d1d4 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800d3dc:	2200      	movs	r2, #0
 800d3de:	2110      	movs	r1, #16
 800d3e0:	4809      	ldr	r0, [pc, #36]	; (800d408 <AUDIO_IO_Init+0x6c>)
 800d3e2:	f7f4 f90b 	bl	80015fc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800d3e6:	2005      	movs	r0, #5
 800d3e8:	f7f3 f8e8 	bl	80005bc <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	2110      	movs	r1, #16
 800d3f0:	4805      	ldr	r0, [pc, #20]	; (800d408 <AUDIO_IO_Init+0x6c>)
 800d3f2:	f7f4 f903 	bl	80015fc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800d3f6:	2005      	movs	r0, #5
 800d3f8:	f7f3 f8e0 	bl	80005bc <HAL_Delay>
}
 800d3fc:	bf00      	nop
 800d3fe:	3718      	adds	r7, #24
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}
 800d404:	40023800 	.word	0x40023800
 800d408:	40020c00 	.word	0x40020c00

0800d40c <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 800d40c:	b480      	push	{r7}
 800d40e:	af00      	add	r7, sp, #0
  
}
 800d410:	bf00      	nop
 800d412:	46bd      	mov	sp, r7
 800d414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d418:	4770      	bx	lr

0800d41a <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800d41a:	b580      	push	{r7, lr}
 800d41c:	b082      	sub	sp, #8
 800d41e:	af00      	add	r7, sp, #0
 800d420:	4603      	mov	r3, r0
 800d422:	71fb      	strb	r3, [r7, #7]
 800d424:	460b      	mov	r3, r1
 800d426:	71bb      	strb	r3, [r7, #6]
 800d428:	4613      	mov	r3, r2
 800d42a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 800d42c:	797a      	ldrb	r2, [r7, #5]
 800d42e:	79b9      	ldrb	r1, [r7, #6]
 800d430:	79fb      	ldrb	r3, [r7, #7]
 800d432:	4618      	mov	r0, r3
 800d434:	f7ff fef4 	bl	800d220 <I2Cx_WriteData>
}
 800d438:	bf00      	nop
 800d43a:	3708      	adds	r7, #8
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b082      	sub	sp, #8
 800d444:	af00      	add	r7, sp, #0
 800d446:	4603      	mov	r3, r0
 800d448:	460a      	mov	r2, r1
 800d44a:	71fb      	strb	r3, [r7, #7]
 800d44c:	4613      	mov	r3, r2
 800d44e:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800d450:	79ba      	ldrb	r2, [r7, #6]
 800d452:	79fb      	ldrb	r3, [r7, #7]
 800d454:	4611      	mov	r1, r2
 800d456:	4618      	mov	r0, r3
 800d458:	f7ff ff0e 	bl	800d278 <I2Cx_ReadData>
 800d45c:	4603      	mov	r3, r0
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3708      	adds	r7, #8
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
	...

0800d468 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 800d468:	b590      	push	{r4, r7, lr}
 800d46a:	b085      	sub	sp, #20
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	4603      	mov	r3, r0
 800d470:	603a      	str	r2, [r7, #0]
 800d472:	80fb      	strh	r3, [r7, #6]
 800d474:	460b      	mov	r3, r1
 800d476:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 800d478:	2300      	movs	r3, #0
 800d47a:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 800d47c:	2200      	movs	r2, #0
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	481c      	ldr	r0, [pc, #112]	; (800d4f4 <BSP_AUDIO_OUT_Init+0x8c>)
 800d482:	f000 f8df 	bl	800d644 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800d486:	4b1b      	ldr	r3, [pc, #108]	; (800d4f4 <BSP_AUDIO_OUT_Init+0x8c>)
 800d488:	4a1b      	ldr	r2, [pc, #108]	; (800d4f8 <BSP_AUDIO_OUT_Init+0x90>)
 800d48a:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 800d48c:	4819      	ldr	r0, [pc, #100]	; (800d4f4 <BSP_AUDIO_OUT_Init+0x8c>)
 800d48e:	f7f6 fea3 	bl	80041d8 <HAL_I2S_GetState>
 800d492:	4603      	mov	r3, r0
 800d494:	2b00      	cmp	r3, #0
 800d496:	d103      	bne.n	800d4a0 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 800d498:	2100      	movs	r1, #0
 800d49a:	4816      	ldr	r0, [pc, #88]	; (800d4f4 <BSP_AUDIO_OUT_Init+0x8c>)
 800d49c:	f000 f92c 	bl	800d6f8 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800d4a0:	6838      	ldr	r0, [r7, #0]
 800d4a2:	f000 f9e9 	bl	800d878 <I2S3_Init>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d001      	beq.n	800d4b0 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 800d4b0:	7bfb      	ldrb	r3, [r7, #15]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d10e      	bne.n	800d4d4 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 800d4b6:	4b11      	ldr	r3, [pc, #68]	; (800d4fc <BSP_AUDIO_OUT_Init+0x94>)
 800d4b8:	689b      	ldr	r3, [r3, #8]
 800d4ba:	2094      	movs	r0, #148	; 0x94
 800d4bc:	4798      	blx	r3
 800d4be:	4603      	mov	r3, r0
 800d4c0:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800d4c4:	2be0      	cmp	r3, #224	; 0xe0
 800d4c6:	d103      	bne.n	800d4d0 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 800d4c8:	4b0d      	ldr	r3, [pc, #52]	; (800d500 <BSP_AUDIO_OUT_Init+0x98>)
 800d4ca:	4a0c      	ldr	r2, [pc, #48]	; (800d4fc <BSP_AUDIO_OUT_Init+0x94>)
 800d4cc:	601a      	str	r2, [r3, #0]
 800d4ce:	e001      	b.n	800d4d4 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 800d4d4:	7bfb      	ldrb	r3, [r7, #15]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d107      	bne.n	800d4ea <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800d4da:	4b09      	ldr	r3, [pc, #36]	; (800d500 <BSP_AUDIO_OUT_Init+0x98>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	681c      	ldr	r4, [r3, #0]
 800d4e0:	797a      	ldrb	r2, [r7, #5]
 800d4e2:	88f9      	ldrh	r1, [r7, #6]
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	2094      	movs	r0, #148	; 0x94
 800d4e8:	47a0      	blx	r4
  }
  
  return ret;
 800d4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	3714      	adds	r7, #20
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd90      	pop	{r4, r7, pc}
 800d4f4:	20004438 	.word	0x20004438
 800d4f8:	40003c00 	.word	0x40003c00
 800d4fc:	20000028 	.word	0x20000028
 800d500:	20000188 	.word	0x20000188

0800d504 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800d504:	b580      	push	{r7, lr}
 800d506:	b082      	sub	sp, #8
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
 800d50c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800d50e:	4b10      	ldr	r3, [pc, #64]	; (800d550 <BSP_AUDIO_OUT_Play+0x4c>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	68db      	ldr	r3, [r3, #12]
 800d514:	683a      	ldr	r2, [r7, #0]
 800d516:	b292      	uxth	r2, r2
 800d518:	6879      	ldr	r1, [r7, #4]
 800d51a:	2094      	movs	r0, #148	; 0x94
 800d51c:	4798      	blx	r3
 800d51e:	4603      	mov	r3, r0
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800d524:	2301      	movs	r3, #1
 800d526:	e00f      	b.n	800d548 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d52e:	d203      	bcs.n	800d538 <BSP_AUDIO_OUT_Play+0x34>
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	085b      	lsrs	r3, r3, #1
 800d534:	b29b      	uxth	r3, r3
 800d536:	e001      	b.n	800d53c <BSP_AUDIO_OUT_Play+0x38>
 800d538:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d53c:	461a      	mov	r2, r3
 800d53e:	6879      	ldr	r1, [r7, #4]
 800d540:	4804      	ldr	r0, [pc, #16]	; (800d554 <BSP_AUDIO_OUT_Play+0x50>)
 800d542:	f7f6 fd1b 	bl	8003f7c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800d546:	2300      	movs	r3, #0
  }
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3708      	adds	r7, #8
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	20000188 	.word	0x20000188
 800d554:	20004438 	.word	0x20004438

0800d558 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b082      	sub	sp, #8
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 800d560:	480e      	ldr	r0, [pc, #56]	; (800d59c <BSP_AUDIO_OUT_Stop+0x44>)
 800d562:	f7f6 fda3 	bl	80040ac <HAL_I2S_DMAStop>

  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800d566:	4b0e      	ldr	r3, [pc, #56]	; (800d5a0 <BSP_AUDIO_OUT_Stop+0x48>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	699b      	ldr	r3, [r3, #24]
 800d56c:	6879      	ldr	r1, [r7, #4]
 800d56e:	2094      	movs	r0, #148	; 0x94
 800d570:	4798      	blx	r3
 800d572:	4603      	mov	r3, r0
 800d574:	2b00      	cmp	r3, #0
 800d576:	d001      	beq.n	800d57c <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 800d578:	2301      	movs	r3, #1
 800d57a:	e00b      	b.n	800d594 <BSP_AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2b01      	cmp	r3, #1
 800d580:	d107      	bne.n	800d592 <BSP_AUDIO_OUT_Stop+0x3a>
    {
      /* Wait at least 1ms */
      HAL_Delay(1);
 800d582:	2001      	movs	r0, #1
 800d584:	f7f3 f81a 	bl	80005bc <HAL_Delay>

      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800d588:	2200      	movs	r2, #0
 800d58a:	2110      	movs	r1, #16
 800d58c:	4805      	ldr	r0, [pc, #20]	; (800d5a4 <BSP_AUDIO_OUT_Stop+0x4c>)
 800d58e:	f7f4 f835 	bl	80015fc <HAL_GPIO_WritePin>
    }

    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800d592:	2300      	movs	r3, #0
  }
}
 800d594:	4618      	mov	r0, r3
 800d596:	3708      	adds	r7, #8
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}
 800d59c:	20004438 	.word	0x20004438
 800d5a0:	20000188 	.word	0x20000188
 800d5a4:	40020c00 	.word	0x40020c00

0800d5a8 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 800d5b4:	887b      	ldrh	r3, [r7, #2]
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	6879      	ldr	r1, [r7, #4]
 800d5ba:	4803      	ldr	r0, [pc, #12]	; (800d5c8 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 800d5bc:	f7f6 fcde 	bl	8003f7c <HAL_I2S_Transmit_DMA>
}
 800d5c0:	bf00      	nop
 800d5c2:	3708      	adds	r7, #8
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	bd80      	pop	{r7, pc}
 800d5c8:	20004438 	.word	0x20004438

0800d5cc <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b082      	sub	sp, #8
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 800d5d6:	4b08      	ldr	r3, [pc, #32]	; (800d5f8 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	6a1b      	ldr	r3, [r3, #32]
 800d5dc:	79fa      	ldrb	r2, [r7, #7]
 800d5de:	4611      	mov	r1, r2
 800d5e0:	2094      	movs	r0, #148	; 0x94
 800d5e2:	4798      	blx	r3
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d001      	beq.n	800d5ee <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e000      	b.n	800d5f0 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800d5ee:	2300      	movs	r3, #0
  }
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3708      	adds	r7, #8
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}
 800d5f8:	20000188 	.word	0x20000188

0800d5fc <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	4a04      	ldr	r2, [pc, #16]	; (800d61c <HAL_I2S_TxCpltCallback+0x20>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d101      	bne.n	800d612 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800d60e:	f000 ffc9 	bl	800e5a4 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800d612:	bf00      	nop
 800d614:	3708      	adds	r7, #8
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}
 800d61a:	bf00      	nop
 800d61c:	40003c00 	.word	0x40003c00

0800d620 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	4a04      	ldr	r2, [pc, #16]	; (800d640 <HAL_I2S_TxHalfCpltCallback+0x20>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d101      	bne.n	800d636 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800d632:	f000 ffab 	bl	800e58c <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 800d636:	bf00      	nop
 800d638:	3708      	adds	r7, #8
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	40003c00 	.word	0x40003c00

0800d644 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 800d644:	b580      	push	{r7, lr}
 800d646:	b08a      	sub	sp, #40	; 0x28
 800d648:	af00      	add	r7, sp, #0
 800d64a:	60f8      	str	r0, [r7, #12]
 800d64c:	60b9      	str	r1, [r7, #8]
 800d64e:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800d650:	2300      	movs	r3, #0
 800d652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d656:	23ff      	movs	r3, #255	; 0xff
 800d658:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 800d65c:	2300      	movs	r3, #0
 800d65e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d662:	e010      	b.n	800d686 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800d664:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d668:	4a20      	ldr	r2, [pc, #128]	; (800d6ec <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 800d66a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	429a      	cmp	r2, r3
 800d672:	d103      	bne.n	800d67c <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800d674:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d678:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 800d67c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d680:	3301      	adds	r3, #1
 800d682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d686:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d68a:	2b07      	cmp	r3, #7
 800d68c:	d9ea      	bls.n	800d664 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800d68e:	f107 0314 	add.w	r3, r7, #20
 800d692:	4618      	mov	r0, r3
 800d694:	f7f7 fe70 	bl	8005378 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 800d698:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d69c:	f003 0307 	and.w	r3, r3, #7
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d113      	bne.n	800d6cc <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800d6a4:	2301      	movs	r3, #1
 800d6a6:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800d6a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6ac:	4a10      	ldr	r2, [pc, #64]	; (800d6f0 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800d6ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6b2:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800d6b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6b8:	4a0e      	ldr	r2, [pc, #56]	; (800d6f4 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800d6ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6be:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800d6c0:	f107 0314 	add.w	r3, r7, #20
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f7f7 fd75 	bl	80051b4 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 192;        // default : 258 is not suitable for 96KHz wav file
    rccclkinit.PLLI2S.PLLI2SR = 2;          // default : 3 is not suitable for 96KHz wav file
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800d6ca:	e00a      	b.n	800d6e2 <BSP_AUDIO_OUT_ClockConfig+0x9e>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 192;        // default : 258 is not suitable for 96KHz wav file
 800d6d0:	23c0      	movs	r3, #192	; 0xc0
 800d6d2:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 2;          // default : 3 is not suitable for 96KHz wav file
 800d6d4:	2302      	movs	r3, #2
 800d6d6:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800d6d8:	f107 0314 	add.w	r3, r7, #20
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f7f7 fd69 	bl	80051b4 <HAL_RCCEx_PeriphCLKConfig>
}
 800d6e2:	bf00      	nop
 800d6e4:	3728      	adds	r7, #40	; 0x28
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	0800ed80 	.word	0x0800ed80
 800d6f0:	0800eda0 	.word	0x0800eda0
 800d6f4:	0800edc0 	.word	0x0800edc0

0800d6f8 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b08c      	sub	sp, #48	; 0x30
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800d702:	2300      	movs	r3, #0
 800d704:	61bb      	str	r3, [r7, #24]
 800d706:	4a56      	ldr	r2, [pc, #344]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d708:	4b55      	ldr	r3, [pc, #340]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d70c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d710:	6413      	str	r3, [r2, #64]	; 0x40
 800d712:	4b53      	ldr	r3, [pc, #332]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d716:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d71a:	61bb      	str	r3, [r7, #24]
 800d71c:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800d71e:	2300      	movs	r3, #0
 800d720:	617b      	str	r3, [r7, #20]
 800d722:	4a4f      	ldr	r2, [pc, #316]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d724:	4b4e      	ldr	r3, [pc, #312]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d728:	f043 0304 	orr.w	r3, r3, #4
 800d72c:	6313      	str	r3, [r2, #48]	; 0x30
 800d72e:	4b4c      	ldr	r3, [pc, #304]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d732:	f003 0304 	and.w	r3, r3, #4
 800d736:	617b      	str	r3, [r7, #20]
 800d738:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 800d73a:	2300      	movs	r3, #0
 800d73c:	613b      	str	r3, [r7, #16]
 800d73e:	4a48      	ldr	r2, [pc, #288]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d740:	4b47      	ldr	r3, [pc, #284]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d744:	f043 0301 	orr.w	r3, r3, #1
 800d748:	6313      	str	r3, [r2, #48]	; 0x30
 800d74a:	4b45      	ldr	r3, [pc, #276]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d74c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d74e:	f003 0301 	and.w	r3, r3, #1
 800d752:	613b      	str	r3, [r7, #16]
 800d754:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800d756:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d75a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 800d75c:	2302      	movs	r3, #2
 800d75e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800d760:	2300      	movs	r3, #0
 800d762:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800d764:	2302      	movs	r3, #2
 800d766:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 800d768:	2306      	movs	r3, #6
 800d76a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 800d76c:	f107 031c 	add.w	r3, r7, #28
 800d770:	4619      	mov	r1, r3
 800d772:	483c      	ldr	r0, [pc, #240]	; (800d864 <BSP_AUDIO_OUT_MspInit+0x16c>)
 800d774:	f7f3 fcac 	bl	80010d0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 800d778:	2310      	movs	r3, #16
 800d77a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 800d77c:	f107 031c 	add.w	r3, r7, #28
 800d780:	4619      	mov	r1, r3
 800d782:	4839      	ldr	r0, [pc, #228]	; (800d868 <BSP_AUDIO_OUT_MspInit+0x170>)
 800d784:	f7f3 fca4 	bl	80010d0 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 800d788:	2300      	movs	r3, #0
 800d78a:	60fb      	str	r3, [r7, #12]
 800d78c:	4a34      	ldr	r2, [pc, #208]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d78e:	4b34      	ldr	r3, [pc, #208]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d792:	f043 0304 	orr.w	r3, r3, #4
 800d796:	6313      	str	r3, [r2, #48]	; 0x30
 800d798:	4b31      	ldr	r3, [pc, #196]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d79a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d79c:	f003 0304 	and.w	r3, r3, #4
 800d7a0:	60fb      	str	r3, [r7, #12]
 800d7a2:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800d7a4:	2380      	movs	r3, #128	; 0x80
 800d7a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 800d7a8:	f107 031c 	add.w	r3, r7, #28
 800d7ac:	4619      	mov	r1, r3
 800d7ae:	482d      	ldr	r0, [pc, #180]	; (800d864 <BSP_AUDIO_OUT_MspInit+0x16c>)
 800d7b0:	f7f3 fc8e 	bl	80010d0 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	60bb      	str	r3, [r7, #8]
 800d7b8:	4a29      	ldr	r2, [pc, #164]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d7ba:	4b29      	ldr	r3, [pc, #164]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d7c2:	6313      	str	r3, [r2, #48]	; 0x30
 800d7c4:	4b26      	ldr	r3, [pc, #152]	; (800d860 <BSP_AUDIO_OUT_MspInit+0x168>)
 800d7c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d7cc:	60bb      	str	r3, [r7, #8]
 800d7ce:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4a25      	ldr	r2, [pc, #148]	; (800d86c <BSP_AUDIO_OUT_MspInit+0x174>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d136      	bne.n	800d848 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800d7da:	4b25      	ldr	r3, [pc, #148]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7dc:	2200      	movs	r2, #0
 800d7de:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800d7e0:	4b23      	ldr	r3, [pc, #140]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7e2:	2240      	movs	r2, #64	; 0x40
 800d7e4:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800d7e6:	4b22      	ldr	r3, [pc, #136]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 800d7ec:	4b20      	ldr	r3, [pc, #128]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d7f2:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800d7f4:	4b1e      	ldr	r3, [pc, #120]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d7fa:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 800d7fc:	4b1c      	ldr	r3, [pc, #112]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d7fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d802:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 800d804:	4b1a      	ldr	r3, [pc, #104]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d806:	2200      	movs	r2, #0
 800d808:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800d80a:	4b19      	ldr	r3, [pc, #100]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d80c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d810:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800d812:	4b17      	ldr	r3, [pc, #92]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d814:	2204      	movs	r2, #4
 800d816:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800d818:	4b15      	ldr	r3, [pc, #84]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d81a:	2203      	movs	r2, #3
 800d81c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800d81e:	4b14      	ldr	r3, [pc, #80]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d820:	2200      	movs	r2, #0
 800d822:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800d824:	4b12      	ldr	r3, [pc, #72]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d826:	2200      	movs	r2, #0
 800d828:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 800d82a:	4b11      	ldr	r3, [pc, #68]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d82c:	4a11      	ldr	r2, [pc, #68]	; (800d874 <BSP_AUDIO_OUT_MspInit+0x17c>)
 800d82e:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	4a0f      	ldr	r2, [pc, #60]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d834:	639a      	str	r2, [r3, #56]	; 0x38
 800d836:	4a0e      	ldr	r2, [pc, #56]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 800d83c:	480c      	ldr	r0, [pc, #48]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d83e:	f7f3 f8c3 	bl	80009c8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800d842:	480b      	ldr	r0, [pc, #44]	; (800d870 <BSP_AUDIO_OUT_MspInit+0x178>)
 800d844:	f7f3 f812 	bl	800086c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800d848:	2200      	movs	r2, #0
 800d84a:	210e      	movs	r1, #14
 800d84c:	202f      	movs	r0, #47	; 0x2f
 800d84e:	f7f2 ffac 	bl	80007aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800d852:	202f      	movs	r0, #47	; 0x2f
 800d854:	f7f2 ffc5 	bl	80007e2 <HAL_NVIC_EnableIRQ>
}
 800d858:	bf00      	nop
 800d85a:	3730      	adds	r7, #48	; 0x30
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}
 800d860:	40023800 	.word	0x40023800
 800d864:	40020800 	.word	0x40020800
 800d868:	40020000 	.word	0x40020000
 800d86c:	40003c00 	.word	0x40003c00
 800d870:	2000018c 	.word	0x2000018c
 800d874:	400260b8 	.word	0x400260b8

0800d878 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b082      	sub	sp, #8
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 800d880:	4b17      	ldr	r3, [pc, #92]	; (800d8e0 <I2S3_Init+0x68>)
 800d882:	4a18      	ldr	r2, [pc, #96]	; (800d8e4 <I2S3_Init+0x6c>)
 800d884:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800d886:	4b16      	ldr	r3, [pc, #88]	; (800d8e0 <I2S3_Init+0x68>)
 800d888:	681a      	ldr	r2, [r3, #0]
 800d88a:	4b15      	ldr	r3, [pc, #84]	; (800d8e0 <I2S3_Init+0x68>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	69d9      	ldr	r1, [r3, #28]
 800d890:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 800d894:	400b      	ands	r3, r1
 800d896:	61d3      	str	r3, [r2, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800d898:	4a11      	ldr	r2, [pc, #68]	; (800d8e0 <I2S3_Init+0x68>)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 800d89e:	4b10      	ldr	r3, [pc, #64]	; (800d8e0 <I2S3_Init+0x68>)
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800d8a4:	4b0e      	ldr	r3, [pc, #56]	; (800d8e0 <I2S3_Init+0x68>)
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 800d8aa:	4b0d      	ldr	r3, [pc, #52]	; (800d8e0 <I2S3_Init+0x68>)
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800d8b0:	4b0b      	ldr	r3, [pc, #44]	; (800d8e0 <I2S3_Init+0x68>)
 800d8b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8b6:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800d8b8:	4b09      	ldr	r3, [pc, #36]	; (800d8e0 <I2S3_Init+0x68>)
 800d8ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8be:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800d8c0:	4b07      	ldr	r3, [pc, #28]	; (800d8e0 <I2S3_Init+0x68>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800d8c6:	4806      	ldr	r0, [pc, #24]	; (800d8e0 <I2S3_Init+0x68>)
 800d8c8:	f7f6 f9fe 	bl	8003cc8 <HAL_I2S_Init>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d001      	beq.n	800d8d6 <I2S3_Init+0x5e>
  {
    return AUDIO_ERROR;
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	e000      	b.n	800d8d8 <I2S3_Init+0x60>
  }
  else
  {
    return AUDIO_OK;
 800d8d6:	2300      	movs	r3, #0
  }
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	3708      	adds	r7, #8
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}
 800d8e0:	20004438 	.word	0x20004438
 800d8e4:	40003c00 	.word	0x40003c00

0800d8e8 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b082      	sub	sp, #8
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800d8f0:	f000 f804 	bl	800d8fc <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800d8f4:	bf00      	nop
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800d900:	bf00      	nop
 800d902:	46bd      	mov	sp, r7
 800d904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d908:	4770      	bx	lr

0800d90a <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 800d90a:	b480      	push	{r7}
 800d90c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800d90e:	bf00      	nop
 800d910:	46bd      	mov	sp, r7
 800d912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d916:	4770      	bx	lr

0800d918 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b082      	sub	sp, #8
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4a07      	ldr	r2, [pc, #28]	; (800d944 <HAL_I2S_ErrorCallback+0x2c>)
 800d926:	4293      	cmp	r3, r2
 800d928:	d101      	bne.n	800d92e <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 800d92a:	f000 fe4b 	bl	800e5c4 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a05      	ldr	r2, [pc, #20]	; (800d948 <HAL_I2S_ErrorCallback+0x30>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d101      	bne.n	800d93c <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 800d938:	f7ff ffe7 	bl	800d90a <BSP_AUDIO_IN_Error_Callback>
  }
}
 800d93c:	bf00      	nop
 800d93e:	3708      	adds	r7, #8
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}
 800d944:	40003c00 	.word	0x40003c00
 800d948:	40003800 	.word	0x40003800

0800d94c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b082      	sub	sp, #8
 800d950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d952:	2300      	movs	r3, #0
 800d954:	607b      	str	r3, [r7, #4]
 800d956:	4a25      	ldr	r2, [pc, #148]	; (800d9ec <HAL_MspInit+0xa0>)
 800d958:	4b24      	ldr	r3, [pc, #144]	; (800d9ec <HAL_MspInit+0xa0>)
 800d95a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d95c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d960:	6453      	str	r3, [r2, #68]	; 0x44
 800d962:	4b22      	ldr	r3, [pc, #136]	; (800d9ec <HAL_MspInit+0xa0>)
 800d964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d96a:	607b      	str	r3, [r7, #4]
 800d96c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d96e:	2300      	movs	r3, #0
 800d970:	603b      	str	r3, [r7, #0]
 800d972:	4a1e      	ldr	r2, [pc, #120]	; (800d9ec <HAL_MspInit+0xa0>)
 800d974:	4b1d      	ldr	r3, [pc, #116]	; (800d9ec <HAL_MspInit+0xa0>)
 800d976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d97c:	6413      	str	r3, [r2, #64]	; 0x40
 800d97e:	4b1b      	ldr	r3, [pc, #108]	; (800d9ec <HAL_MspInit+0xa0>)
 800d980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d986:	603b      	str	r3, [r7, #0]
 800d988:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800d98a:	2007      	movs	r0, #7
 800d98c:	f7f2 ff02 	bl	8000794 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800d990:	2200      	movs	r2, #0
 800d992:	2100      	movs	r1, #0
 800d994:	f06f 000b 	mvn.w	r0, #11
 800d998:	f7f2 ff07 	bl	80007aa <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800d99c:	2200      	movs	r2, #0
 800d99e:	2100      	movs	r1, #0
 800d9a0:	f06f 000a 	mvn.w	r0, #10
 800d9a4:	f7f2 ff01 	bl	80007aa <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	2100      	movs	r1, #0
 800d9ac:	f06f 0009 	mvn.w	r0, #9
 800d9b0:	f7f2 fefb 	bl	80007aa <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	2100      	movs	r1, #0
 800d9b8:	f06f 0004 	mvn.w	r0, #4
 800d9bc:	f7f2 fef5 	bl	80007aa <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	2100      	movs	r1, #0
 800d9c4:	f06f 0003 	mvn.w	r0, #3
 800d9c8:	f7f2 feef 	bl	80007aa <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	2100      	movs	r1, #0
 800d9d0:	f06f 0001 	mvn.w	r0, #1
 800d9d4:	f7f2 fee9 	bl	80007aa <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800d9d8:	2200      	movs	r2, #0
 800d9da:	2100      	movs	r1, #0
 800d9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e0:	f7f2 fee3 	bl	80007aa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d9e4:	bf00      	nop
 800d9e6:	3708      	adds	r7, #8
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	40023800 	.word	0x40023800

0800d9f0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d9f4:	f7f2 fdc2 	bl	800057c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800d9f8:	f7f2 ff2a 	bl	8000850 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d9fc:	bf00      	nop
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800da04:	2001      	movs	r0, #1
 800da06:	f7f3 fe13 	bl	8001630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800da0a:	bf00      	nop
 800da0c:	bd80      	pop	{r7, pc}
	...

0800da10 <DMA1_Stream7_IRQHandler>:

/**
* @brief This function handles DMA1 stream7 global interrupt.
*/
void DMA1_Stream7_IRQHandler(void)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(hAudioOutI2s.hdmatx);
 800da14:	4b03      	ldr	r3, [pc, #12]	; (800da24 <DMA1_Stream7_IRQHandler+0x14>)
 800da16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da18:	4618      	mov	r0, r3
 800da1a:	f7f3 f8f1 	bl	8000c00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800da1e:	bf00      	nop
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	20004438 	.word	0x20004438

0800da28 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800da2c:	4802      	ldr	r0, [pc, #8]	; (800da38 <OTG_FS_IRQHandler+0x10>)
 800da2e:	f7f4 f89f 	bl	8001b70 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800da32:	bf00      	nop
 800da34:	bd80      	pop	{r7, pc}
 800da36:	bf00      	nop
 800da38:	20004890 	.word	0x20004890

0800da3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800da3c:	b480      	push	{r7}
 800da3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800da40:	4a16      	ldr	r2, [pc, #88]	; (800da9c <SystemInit+0x60>)
 800da42:	4b16      	ldr	r3, [pc, #88]	; (800da9c <SystemInit+0x60>)
 800da44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800da4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800da50:	4a13      	ldr	r2, [pc, #76]	; (800daa0 <SystemInit+0x64>)
 800da52:	4b13      	ldr	r3, [pc, #76]	; (800daa0 <SystemInit+0x64>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f043 0301 	orr.w	r3, r3, #1
 800da5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800da5c:	4b10      	ldr	r3, [pc, #64]	; (800daa0 <SystemInit+0x64>)
 800da5e:	2200      	movs	r2, #0
 800da60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800da62:	4a0f      	ldr	r2, [pc, #60]	; (800daa0 <SystemInit+0x64>)
 800da64:	4b0e      	ldr	r3, [pc, #56]	; (800daa0 <SystemInit+0x64>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800da6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800da70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800da72:	4b0b      	ldr	r3, [pc, #44]	; (800daa0 <SystemInit+0x64>)
 800da74:	4a0b      	ldr	r2, [pc, #44]	; (800daa4 <SystemInit+0x68>)
 800da76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800da78:	4a09      	ldr	r2, [pc, #36]	; (800daa0 <SystemInit+0x64>)
 800da7a:	4b09      	ldr	r3, [pc, #36]	; (800daa0 <SystemInit+0x64>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800da82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800da84:	4b06      	ldr	r3, [pc, #24]	; (800daa0 <SystemInit+0x64>)
 800da86:	2200      	movs	r2, #0
 800da88:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800da8a:	4b04      	ldr	r3, [pc, #16]	; (800da9c <SystemInit+0x60>)
 800da8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800da90:	609a      	str	r2, [r3, #8]
#endif
}
 800da92:	bf00      	nop
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr
 800da9c:	e000ed00 	.word	0xe000ed00
 800daa0:	40023800 	.word	0x40023800
 800daa4:	24003010 	.word	0x24003010

0800daa8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 800daac:	2201      	movs	r2, #1
 800daae:	4906      	ldr	r1, [pc, #24]	; (800dac8 <MX_USB_HOST_Init+0x20>)
 800dab0:	4806      	ldr	r0, [pc, #24]	; (800dacc <MX_USB_HOST_Init+0x24>)
 800dab2:	f7f9 ffcd 	bl	8007a50 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 800dab6:	4906      	ldr	r1, [pc, #24]	; (800dad0 <MX_USB_HOST_Init+0x28>)
 800dab8:	4804      	ldr	r0, [pc, #16]	; (800dacc <MX_USB_HOST_Init+0x24>)
 800daba:	f7fa f83d 	bl	8007b38 <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 800dabe:	4803      	ldr	r0, [pc, #12]	; (800dacc <MX_USB_HOST_Init+0x24>)
 800dac0:	f7fa f8cb 	bl	8007c5a <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800dac4:	bf00      	nop
 800dac6:	bd80      	pop	{r7, pc}
 800dac8:	0800dae9 	.word	0x0800dae9
 800dacc:	200044c8 	.word	0x200044c8
 800dad0:	20000008 	.word	0x20000008

0800dad4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800dad8:	4802      	ldr	r0, [pc, #8]	; (800dae4 <MX_USB_HOST_Process+0x10>)
 800dada:	f7fa f8cf 	bl	8007c7c <USBH_Process>
}
 800dade:	bf00      	nop
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	200044c8 	.word	0x200044c8

0800dae8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800dae8:	b480      	push	{r7}
 800daea:	b083      	sub	sp, #12
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	460b      	mov	r3, r1
 800daf2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800daf4:	78fb      	ldrb	r3, [r7, #3]
 800daf6:	3b01      	subs	r3, #1
 800daf8:	2b04      	cmp	r3, #4
 800dafa:	d819      	bhi.n	800db30 <USBH_UserProcess+0x48>
 800dafc:	a201      	add	r2, pc, #4	; (adr r2, 800db04 <USBH_UserProcess+0x1c>)
 800dafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db02:	bf00      	nop
 800db04:	0800db31 	.word	0x0800db31
 800db08:	0800db21 	.word	0x0800db21
 800db0c:	0800db31 	.word	0x0800db31
 800db10:	0800db29 	.word	0x0800db29
 800db14:	0800db19 	.word	0x0800db19
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800db18:	4b09      	ldr	r3, [pc, #36]	; (800db40 <USBH_UserProcess+0x58>)
 800db1a:	2203      	movs	r2, #3
 800db1c:	701a      	strb	r2, [r3, #0]
  break;
 800db1e:	e008      	b.n	800db32 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800db20:	4b07      	ldr	r3, [pc, #28]	; (800db40 <USBH_UserProcess+0x58>)
 800db22:	2202      	movs	r2, #2
 800db24:	701a      	strb	r2, [r3, #0]
  break;
 800db26:	e004      	b.n	800db32 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800db28:	4b05      	ldr	r3, [pc, #20]	; (800db40 <USBH_UserProcess+0x58>)
 800db2a:	2201      	movs	r2, #1
 800db2c:	701a      	strb	r2, [r3, #0]
  break;
 800db2e:	e000      	b.n	800db32 <USBH_UserProcess+0x4a>

  default:
  break;
 800db30:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800db32:	bf00      	nop
 800db34:	370c      	adds	r7, #12
 800db36:	46bd      	mov	sp, r7
 800db38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3c:	4770      	bx	lr
 800db3e:	bf00      	nop
 800db40:	200001ec 	.word	0x200001ec

0800db44 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b088      	sub	sp, #32
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800db54:	d139      	bne.n	800dbca <HAL_HCD_MspInit+0x86>
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800db56:	f44f 7300 	mov.w	r3, #512	; 0x200
 800db5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800db5c:	2300      	movs	r3, #0
 800db5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db60:	2300      	movs	r3, #0
 800db62:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800db64:	f107 030c 	add.w	r3, r7, #12
 800db68:	4619      	mov	r1, r3
 800db6a:	481a      	ldr	r0, [pc, #104]	; (800dbd4 <HAL_HCD_MspInit+0x90>)
 800db6c:	f7f3 fab0 	bl	80010d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800db70:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800db74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db76:	2302      	movs	r3, #2
 800db78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db7a:	2300      	movs	r3, #0
 800db7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db7e:	2300      	movs	r3, #0
 800db80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800db82:	230a      	movs	r3, #10
 800db84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800db86:	f107 030c 	add.w	r3, r7, #12
 800db8a:	4619      	mov	r1, r3
 800db8c:	4811      	ldr	r0, [pc, #68]	; (800dbd4 <HAL_HCD_MspInit+0x90>)
 800db8e:	f7f3 fa9f 	bl	80010d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800db92:	4a11      	ldr	r2, [pc, #68]	; (800dbd8 <HAL_HCD_MspInit+0x94>)
 800db94:	4b10      	ldr	r3, [pc, #64]	; (800dbd8 <HAL_HCD_MspInit+0x94>)
 800db96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db9c:	6353      	str	r3, [r2, #52]	; 0x34
 800db9e:	2300      	movs	r3, #0
 800dba0:	60bb      	str	r3, [r7, #8]
 800dba2:	4a0d      	ldr	r2, [pc, #52]	; (800dbd8 <HAL_HCD_MspInit+0x94>)
 800dba4:	4b0c      	ldr	r3, [pc, #48]	; (800dbd8 <HAL_HCD_MspInit+0x94>)
 800dba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dbac:	6453      	str	r3, [r2, #68]	; 0x44
 800dbae:	4b0a      	ldr	r3, [pc, #40]	; (800dbd8 <HAL_HCD_MspInit+0x94>)
 800dbb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dbb6:	60bb      	str	r3, [r7, #8]
 800dbb8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dbba:	2200      	movs	r2, #0
 800dbbc:	2100      	movs	r1, #0
 800dbbe:	2043      	movs	r0, #67	; 0x43
 800dbc0:	f7f2 fdf3 	bl	80007aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dbc4:	2043      	movs	r0, #67	; 0x43
 800dbc6:	f7f2 fe0c 	bl	80007e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dbca:	bf00      	nop
 800dbcc:	3720      	adds	r7, #32
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	bf00      	nop
 800dbd4:	40020000 	.word	0x40020000
 800dbd8:	40023800 	.word	0x40023800

0800dbdc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dbea:	4618      	mov	r0, r3
 800dbec:	f7fa fabb 	bl	8008166 <USBH_LL_IncTimer>
}
 800dbf0:	bf00      	nop
 800dbf2:	3708      	adds	r7, #8
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b082      	sub	sp, #8
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dc06:	4618      	mov	r0, r3
 800dc08:	f7fa fad7 	bl	80081ba <USBH_LL_Connect>
}
 800dc0c:	bf00      	nop
 800dc0e:	3708      	adds	r7, #8
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}

0800dc14 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dc22:	4618      	mov	r0, r3
 800dc24:	f7fa faef 	bl	8008206 <USBH_LL_Disconnect>
}
 800dc28:	bf00      	nop
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800dc30:	b480      	push	{r7}
 800dc32:	b083      	sub	sp, #12
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	460b      	mov	r3, r1
 800dc3a:	70fb      	strb	r3, [r7, #3]
 800dc3c:	4613      	mov	r3, r2
 800dc3e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800dc40:	bf00      	nop
 800dc42:	370c      	adds	r7, #12
 800dc44:	46bd      	mov	sp, r7
 800dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4a:	4770      	bx	lr

0800dc4c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b082      	sub	sp, #8
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d12c      	bne.n	800dcb8 <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800dc5e:	4a19      	ldr	r2, [pc, #100]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  phost->pData = &hhcd_USB_OTG_FS;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	4a16      	ldr	r2, [pc, #88]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc6a:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dc6e:	4b15      	ldr	r3, [pc, #84]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800dc74:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800dc76:	4b13      	ldr	r3, [pc, #76]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc78:	2208      	movs	r2, #8
 800dc7a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800dc7c:	4b11      	ldr	r3, [pc, #68]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc7e:	2203      	movs	r2, #3
 800dc80:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dc82:	4b10      	ldr	r3, [pc, #64]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc84:	2200      	movs	r2, #0
 800dc86:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800dc88:	4b0e      	ldr	r3, [pc, #56]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc8a:	2202      	movs	r2, #2
 800dc8c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800dc8e:	4b0d      	ldr	r3, [pc, #52]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc90:	2200      	movs	r2, #0
 800dc92:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800dc94:	480b      	ldr	r0, [pc, #44]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dc96:	f7f3 fce3 	bl	8001660 <HAL_HCD_Init>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d003      	beq.n	800dca8 <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dca0:	21e2      	movs	r1, #226	; 0xe2
 800dca2:	4809      	ldr	r0, [pc, #36]	; (800dcc8 <USBH_LL_Init+0x7c>)
 800dca4:	f7ff fa24 	bl	800d0f0 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800dca8:	4806      	ldr	r0, [pc, #24]	; (800dcc4 <USBH_LL_Init+0x78>)
 800dcaa:	f7f4 f8d9 	bl	8001e60 <HAL_HCD_GetCurrentFrame>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f7fa fa48 	bl	8008148 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800dcb8:	2300      	movs	r3, #0
}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3708      	adds	r7, #8
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	20004890 	.word	0x20004890
 800dcc8:	0800e8e8 	.word	0x0800e8e8

0800dccc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b084      	sub	sp, #16
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800dce2:	4618      	mov	r0, r3
 800dce4:	f7f4 f844 	bl	8001d70 <HAL_HCD_Start>
 800dce8:	4603      	mov	r3, r0
 800dcea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dcec:	7bbb      	ldrb	r3, [r7, #14]
 800dcee:	2b03      	cmp	r3, #3
 800dcf0:	d816      	bhi.n	800dd20 <USBH_LL_Start+0x54>
 800dcf2:	a201      	add	r2, pc, #4	; (adr r2, 800dcf8 <USBH_LL_Start+0x2c>)
 800dcf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcf8:	0800dd09 	.word	0x0800dd09
 800dcfc:	0800dd0f 	.word	0x0800dd0f
 800dd00:	0800dd15 	.word	0x0800dd15
 800dd04:	0800dd1b 	.word	0x0800dd1b
    case HAL_OK :
      usb_status = USBH_OK;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd0c:	e00b      	b.n	800dd26 <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dd0e:	2302      	movs	r3, #2
 800dd10:	73fb      	strb	r3, [r7, #15]
    break;
 800dd12:	e008      	b.n	800dd26 <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dd14:	2301      	movs	r3, #1
 800dd16:	73fb      	strb	r3, [r7, #15]
    break;
 800dd18:	e005      	b.n	800dd26 <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dd1a:	2302      	movs	r3, #2
 800dd1c:	73fb      	strb	r3, [r7, #15]
    break;
 800dd1e:	e002      	b.n	800dd26 <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 800dd20:	2302      	movs	r3, #2
 800dd22:	73fb      	strb	r3, [r7, #15]
    break;
 800dd24:	bf00      	nop
  }
  return usb_status;
 800dd26:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3710      	adds	r7, #16
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b084      	sub	sp, #16
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd38:	2300      	movs	r3, #0
 800dd3a:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800dd46:	4618      	mov	r0, r3
 800dd48:	f7f4 f835 	bl	8001db6 <HAL_HCD_Stop>
 800dd4c:	4603      	mov	r3, r0
 800dd4e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dd50:	7bbb      	ldrb	r3, [r7, #14]
 800dd52:	2b03      	cmp	r3, #3
 800dd54:	d816      	bhi.n	800dd84 <USBH_LL_Stop+0x54>
 800dd56:	a201      	add	r2, pc, #4	; (adr r2, 800dd5c <USBH_LL_Stop+0x2c>)
 800dd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd5c:	0800dd6d 	.word	0x0800dd6d
 800dd60:	0800dd73 	.word	0x0800dd73
 800dd64:	0800dd79 	.word	0x0800dd79
 800dd68:	0800dd7f 	.word	0x0800dd7f
    case HAL_OK :
      usb_status = USBH_OK;
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd70:	e00b      	b.n	800dd8a <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dd72:	2302      	movs	r3, #2
 800dd74:	73fb      	strb	r3, [r7, #15]
    break;
 800dd76:	e008      	b.n	800dd8a <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dd78:	2301      	movs	r3, #1
 800dd7a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd7c:	e005      	b.n	800dd8a <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dd7e:	2302      	movs	r3, #2
 800dd80:	73fb      	strb	r3, [r7, #15]
    break;
 800dd82:	e002      	b.n	800dd8a <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 800dd84:	2302      	movs	r3, #2
 800dd86:	73fb      	strb	r3, [r7, #15]
    break;
 800dd88:	bf00      	nop
  }
  return usb_status;
 800dd8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	3710      	adds	r7, #16
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b084      	sub	sp, #16
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800dda6:	4618      	mov	r0, r3
 800dda8:	f7f4 f868 	bl	8001e7c <HAL_HCD_GetCurrentSpeed>
 800ddac:	4603      	mov	r3, r0
 800ddae:	2b01      	cmp	r3, #1
 800ddb0:	d007      	beq.n	800ddc2 <USBH_LL_GetSpeed+0x2e>
 800ddb2:	2b01      	cmp	r3, #1
 800ddb4:	d302      	bcc.n	800ddbc <USBH_LL_GetSpeed+0x28>
 800ddb6:	2b02      	cmp	r3, #2
 800ddb8:	d006      	beq.n	800ddc8 <USBH_LL_GetSpeed+0x34>
 800ddba:	e008      	b.n	800ddce <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	73fb      	strb	r3, [r7, #15]
    break;
 800ddc0:	e008      	b.n	800ddd4 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	73fb      	strb	r3, [r7, #15]
    break;
 800ddc6:	e005      	b.n	800ddd4 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ddc8:	2302      	movs	r3, #2
 800ddca:	73fb      	strb	r3, [r7, #15]
    break;
 800ddcc:	e002      	b.n	800ddd4 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	73fb      	strb	r3, [r7, #15]
    break;
 800ddd2:	bf00      	nop
  }
  return  speed;
 800ddd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	3710      	adds	r7, #16
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}
	...

0800dde0 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b084      	sub	sp, #16
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dde8:	2300      	movs	r3, #0
 800ddea:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ddec:	2300      	movs	r3, #0
 800ddee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7f3 fffa 	bl	8001df0 <HAL_HCD_ResetPort>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 800de00:	7bbb      	ldrb	r3, [r7, #14]
 800de02:	2b03      	cmp	r3, #3
 800de04:	d816      	bhi.n	800de34 <USBH_LL_ResetPort+0x54>
 800de06:	a201      	add	r2, pc, #4	; (adr r2, 800de0c <USBH_LL_ResetPort+0x2c>)
 800de08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de0c:	0800de1d 	.word	0x0800de1d
 800de10:	0800de23 	.word	0x0800de23
 800de14:	0800de29 	.word	0x0800de29
 800de18:	0800de2f 	.word	0x0800de2f
    case HAL_OK :
      usb_status = USBH_OK;
 800de1c:	2300      	movs	r3, #0
 800de1e:	73fb      	strb	r3, [r7, #15]
    break;
 800de20:	e00b      	b.n	800de3a <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800de22:	2302      	movs	r3, #2
 800de24:	73fb      	strb	r3, [r7, #15]
    break;
 800de26:	e008      	b.n	800de3a <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800de28:	2301      	movs	r3, #1
 800de2a:	73fb      	strb	r3, [r7, #15]
    break;
 800de2c:	e005      	b.n	800de3a <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800de2e:	2302      	movs	r3, #2
 800de30:	73fb      	strb	r3, [r7, #15]
    break;
 800de32:	e002      	b.n	800de3a <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 800de34:	2302      	movs	r3, #2
 800de36:	73fb      	strb	r3, [r7, #15]
    break;
 800de38:	bf00      	nop
  }
  return usb_status;
 800de3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3710      	adds	r7, #16
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}

0800de44 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	460b      	mov	r3, r1
 800de4e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800de56:	78fa      	ldrb	r2, [r7, #3]
 800de58:	4611      	mov	r1, r2
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7f3 ffeb 	bl	8001e36 <HAL_HCD_HC_GetXferCount>
 800de60:	4603      	mov	r3, r0
}
 800de62:	4618      	mov	r0, r3
 800de64:	3708      	adds	r7, #8
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}
	...

0800de6c <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800de6c:	b590      	push	{r4, r7, lr}
 800de6e:	b089      	sub	sp, #36	; 0x24
 800de70:	af04      	add	r7, sp, #16
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	4608      	mov	r0, r1
 800de76:	4611      	mov	r1, r2
 800de78:	461a      	mov	r2, r3
 800de7a:	4603      	mov	r3, r0
 800de7c:	70fb      	strb	r3, [r7, #3]
 800de7e:	460b      	mov	r3, r1
 800de80:	70bb      	strb	r3, [r7, #2]
 800de82:	4613      	mov	r3, r2
 800de84:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de86:	2300      	movs	r3, #0
 800de88:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800de8a:	2300      	movs	r3, #0
 800de8c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 800de94:	787c      	ldrb	r4, [r7, #1]
 800de96:	78ba      	ldrb	r2, [r7, #2]
 800de98:	78f9      	ldrb	r1, [r7, #3]
 800de9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800de9c:	9302      	str	r3, [sp, #8]
 800de9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800dea2:	9301      	str	r3, [sp, #4]
 800dea4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dea8:	9300      	str	r3, [sp, #0]
 800deaa:	4623      	mov	r3, r4
 800deac:	f7f3 fc24 	bl	80016f8 <HAL_HCD_HC_Init>
 800deb0:	4603      	mov	r3, r0
 800deb2:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 800deb4:	7bbb      	ldrb	r3, [r7, #14]
 800deb6:	2b03      	cmp	r3, #3
 800deb8:	d816      	bhi.n	800dee8 <USBH_LL_OpenPipe+0x7c>
 800deba:	a201      	add	r2, pc, #4	; (adr r2, 800dec0 <USBH_LL_OpenPipe+0x54>)
 800debc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec0:	0800ded1 	.word	0x0800ded1
 800dec4:	0800ded7 	.word	0x0800ded7
 800dec8:	0800dedd 	.word	0x0800dedd
 800decc:	0800dee3 	.word	0x0800dee3
    case HAL_OK :
      usb_status = USBH_OK;
 800ded0:	2300      	movs	r3, #0
 800ded2:	73fb      	strb	r3, [r7, #15]
    break;
 800ded4:	e00b      	b.n	800deee <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ded6:	2302      	movs	r3, #2
 800ded8:	73fb      	strb	r3, [r7, #15]
    break;
 800deda:	e008      	b.n	800deee <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dedc:	2301      	movs	r3, #1
 800dede:	73fb      	strb	r3, [r7, #15]
    break;
 800dee0:	e005      	b.n	800deee <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dee2:	2302      	movs	r3, #2
 800dee4:	73fb      	strb	r3, [r7, #15]
    break;
 800dee6:	e002      	b.n	800deee <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 800dee8:	2302      	movs	r3, #2
 800deea:	73fb      	strb	r3, [r7, #15]
    break;
 800deec:	bf00      	nop
  }
  return usb_status;
 800deee:	7bfb      	ldrb	r3, [r7, #15]
}
 800def0:	4618      	mov	r0, r3
 800def2:	3714      	adds	r7, #20
 800def4:	46bd      	mov	sp, r7
 800def6:	bd90      	pop	{r4, r7, pc}

0800def8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b084      	sub	sp, #16
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	460b      	mov	r3, r1
 800df02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df04:	2300      	movs	r3, #0
 800df06:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800df08:	2300      	movs	r3, #0
 800df0a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800df12:	78fa      	ldrb	r2, [r7, #3]
 800df14:	4611      	mov	r1, r2
 800df16:	4618      	mov	r0, r3
 800df18:	f7f3 fc75 	bl	8001806 <HAL_HCD_HC_Halt>
 800df1c:	4603      	mov	r3, r0
 800df1e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800df20:	7bbb      	ldrb	r3, [r7, #14]
 800df22:	2b03      	cmp	r3, #3
 800df24:	d816      	bhi.n	800df54 <USBH_LL_ClosePipe+0x5c>
 800df26:	a201      	add	r2, pc, #4	; (adr r2, 800df2c <USBH_LL_ClosePipe+0x34>)
 800df28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df2c:	0800df3d 	.word	0x0800df3d
 800df30:	0800df43 	.word	0x0800df43
 800df34:	0800df49 	.word	0x0800df49
 800df38:	0800df4f 	.word	0x0800df4f
    case HAL_OK :
      usb_status = USBH_OK;
 800df3c:	2300      	movs	r3, #0
 800df3e:	73fb      	strb	r3, [r7, #15]
    break;
 800df40:	e00b      	b.n	800df5a <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800df42:	2302      	movs	r3, #2
 800df44:	73fb      	strb	r3, [r7, #15]
    break;
 800df46:	e008      	b.n	800df5a <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800df48:	2301      	movs	r3, #1
 800df4a:	73fb      	strb	r3, [r7, #15]
    break;
 800df4c:	e005      	b.n	800df5a <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800df4e:	2302      	movs	r3, #2
 800df50:	73fb      	strb	r3, [r7, #15]
    break;
 800df52:	e002      	b.n	800df5a <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 800df54:	2302      	movs	r3, #2
 800df56:	73fb      	strb	r3, [r7, #15]
    break;
 800df58:	bf00      	nop
  }
  return usb_status;
 800df5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	3710      	adds	r7, #16
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}

0800df64 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800df64:	b590      	push	{r4, r7, lr}
 800df66:	b089      	sub	sp, #36	; 0x24
 800df68:	af04      	add	r7, sp, #16
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	4608      	mov	r0, r1
 800df6e:	4611      	mov	r1, r2
 800df70:	461a      	mov	r2, r3
 800df72:	4603      	mov	r3, r0
 800df74:	70fb      	strb	r3, [r7, #3]
 800df76:	460b      	mov	r3, r1
 800df78:	70bb      	strb	r3, [r7, #2]
 800df7a:	4613      	mov	r3, r2
 800df7c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df7e:	2300      	movs	r3, #0
 800df80:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800df82:	2300      	movs	r3, #0
 800df84:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 800df8c:	787c      	ldrb	r4, [r7, #1]
 800df8e:	78ba      	ldrb	r2, [r7, #2]
 800df90:	78f9      	ldrb	r1, [r7, #3]
 800df92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df96:	9303      	str	r3, [sp, #12]
 800df98:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df9a:	9302      	str	r3, [sp, #8]
 800df9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df9e:	9301      	str	r3, [sp, #4]
 800dfa0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dfa4:	9300      	str	r3, [sp, #0]
 800dfa6:	4623      	mov	r3, r4
 800dfa8:	f7f3 fc50 	bl	800184c <HAL_HCD_HC_SubmitRequest>
 800dfac:	4603      	mov	r3, r0
 800dfae:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 800dfb0:	7bbb      	ldrb	r3, [r7, #14]
 800dfb2:	2b03      	cmp	r3, #3
 800dfb4:	d816      	bhi.n	800dfe4 <USBH_LL_SubmitURB+0x80>
 800dfb6:	a201      	add	r2, pc, #4	; (adr r2, 800dfbc <USBH_LL_SubmitURB+0x58>)
 800dfb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfbc:	0800dfcd 	.word	0x0800dfcd
 800dfc0:	0800dfd3 	.word	0x0800dfd3
 800dfc4:	0800dfd9 	.word	0x0800dfd9
 800dfc8:	0800dfdf 	.word	0x0800dfdf
    case HAL_OK :
      usb_status = USBH_OK;
 800dfcc:	2300      	movs	r3, #0
 800dfce:	73fb      	strb	r3, [r7, #15]
    break;
 800dfd0:	e00b      	b.n	800dfea <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dfd2:	2302      	movs	r3, #2
 800dfd4:	73fb      	strb	r3, [r7, #15]
    break;
 800dfd6:	e008      	b.n	800dfea <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dfd8:	2301      	movs	r3, #1
 800dfda:	73fb      	strb	r3, [r7, #15]
    break;
 800dfdc:	e005      	b.n	800dfea <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dfde:	2302      	movs	r3, #2
 800dfe0:	73fb      	strb	r3, [r7, #15]
    break;
 800dfe2:	e002      	b.n	800dfea <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 800dfe4:	2302      	movs	r3, #2
 800dfe6:	73fb      	strb	r3, [r7, #15]
    break;
 800dfe8:	bf00      	nop
  }
  return usb_status;
 800dfea:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3714      	adds	r7, #20
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd90      	pop	{r4, r7, pc}

0800dff4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b082      	sub	sp, #8
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	460b      	mov	r3, r1
 800dffe:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800e006:	78fa      	ldrb	r2, [r7, #3]
 800e008:	4611      	mov	r1, r2
 800e00a:	4618      	mov	r0, r3
 800e00c:	f7f3 fefe 	bl	8001e0c <HAL_HCD_HC_GetURBState>
 800e010:	4603      	mov	r3, r0
}
 800e012:	4618      	mov	r0, r3
 800e014:	3708      	adds	r7, #8
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}

0800e01a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e01a:	b580      	push	{r7, lr}
 800e01c:	b082      	sub	sp, #8
 800e01e:	af00      	add	r7, sp, #0
 800e020:	6078      	str	r0, [r7, #4]
 800e022:	460b      	mov	r3, r1
 800e024:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d103      	bne.n	800e038 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e030:	78fb      	ldrb	r3, [r7, #3]
 800e032:	4618      	mov	r0, r3
 800e034:	f000 f988 	bl	800e348 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e038:	20c8      	movs	r0, #200	; 0xc8
 800e03a:	f7f2 fabf 	bl	80005bc <HAL_Delay>
  return USBH_OK;
 800e03e:	2300      	movs	r3, #0
}
 800e040:	4618      	mov	r0, r3
 800e042:	3708      	adds	r7, #8
 800e044:	46bd      	mov	sp, r7
 800e046:	bd80      	pop	{r7, pc}

0800e048 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e048:	b480      	push	{r7}
 800e04a:	b085      	sub	sp, #20
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
 800e050:	460b      	mov	r3, r1
 800e052:	70fb      	strb	r3, [r7, #3]
 800e054:	4613      	mov	r3, r2
 800e056:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800e05e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e060:	78fa      	ldrb	r2, [r7, #3]
 800e062:	68f9      	ldr	r1, [r7, #12]
 800e064:	4613      	mov	r3, r2
 800e066:	009b      	lsls	r3, r3, #2
 800e068:	4413      	add	r3, r2
 800e06a:	00db      	lsls	r3, r3, #3
 800e06c:	440b      	add	r3, r1
 800e06e:	333b      	adds	r3, #59	; 0x3b
 800e070:	781b      	ldrb	r3, [r3, #0]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d00a      	beq.n	800e08c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e076:	78fa      	ldrb	r2, [r7, #3]
 800e078:	68f9      	ldr	r1, [r7, #12]
 800e07a:	4613      	mov	r3, r2
 800e07c:	009b      	lsls	r3, r3, #2
 800e07e:	4413      	add	r3, r2
 800e080:	00db      	lsls	r3, r3, #3
 800e082:	440b      	add	r3, r1
 800e084:	3350      	adds	r3, #80	; 0x50
 800e086:	78ba      	ldrb	r2, [r7, #2]
 800e088:	701a      	strb	r2, [r3, #0]
 800e08a:	e009      	b.n	800e0a0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e08c:	78fa      	ldrb	r2, [r7, #3]
 800e08e:	68f9      	ldr	r1, [r7, #12]
 800e090:	4613      	mov	r3, r2
 800e092:	009b      	lsls	r3, r3, #2
 800e094:	4413      	add	r3, r2
 800e096:	00db      	lsls	r3, r3, #3
 800e098:	440b      	add	r3, r1
 800e09a:	3351      	adds	r3, #81	; 0x51
 800e09c:	78ba      	ldrb	r2, [r7, #2]
 800e09e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3714      	adds	r7, #20
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e0ae:	b480      	push	{r7}
 800e0b0:	b085      	sub	sp, #20
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
 800e0b6:	460b      	mov	r3, r1
 800e0b8:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 800e0c4:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800e0c6:	78fa      	ldrb	r2, [r7, #3]
 800e0c8:	68b9      	ldr	r1, [r7, #8]
 800e0ca:	4613      	mov	r3, r2
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	4413      	add	r3, r2
 800e0d0:	00db      	lsls	r3, r3, #3
 800e0d2:	440b      	add	r3, r1
 800e0d4:	333b      	adds	r3, #59	; 0x3b
 800e0d6:	781b      	ldrb	r3, [r3, #0]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d00a      	beq.n	800e0f2 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800e0dc:	78fa      	ldrb	r2, [r7, #3]
 800e0de:	68b9      	ldr	r1, [r7, #8]
 800e0e0:	4613      	mov	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4413      	add	r3, r2
 800e0e6:	00db      	lsls	r3, r3, #3
 800e0e8:	440b      	add	r3, r1
 800e0ea:	3350      	adds	r3, #80	; 0x50
 800e0ec:	781b      	ldrb	r3, [r3, #0]
 800e0ee:	73fb      	strb	r3, [r7, #15]
 800e0f0:	e009      	b.n	800e106 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800e0f2:	78fa      	ldrb	r2, [r7, #3]
 800e0f4:	68b9      	ldr	r1, [r7, #8]
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	4413      	add	r3, r2
 800e0fc:	00db      	lsls	r3, r3, #3
 800e0fe:	440b      	add	r3, r1
 800e100:	3351      	adds	r3, #81	; 0x51
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800e106:	7bfb      	ldrb	r3, [r7, #15]
}
 800e108:	4618      	mov	r0, r3
 800e10a:	3714      	adds	r7, #20
 800e10c:	46bd      	mov	sp, r7
 800e10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e112:	4770      	bx	lr

0800e114 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b082      	sub	sp, #8
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f7f2 fa4d 	bl	80005bc <HAL_Delay>
}
 800e122:	bf00      	nop
 800e124:	3708      	adds	r7, #8
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}

0800e12a <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800e12a:	b480      	push	{r7}
 800e12c:	b083      	sub	sp, #12
 800e12e:	af00      	add	r7, sp, #0
 800e130:	4603      	mov	r3, r0
 800e132:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800e134:	2300      	movs	r3, #0
}
 800e136:	4618      	mov	r0, r3
 800e138:	370c      	adds	r7, #12
 800e13a:	46bd      	mov	sp, r7
 800e13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e140:	4770      	bx	lr
	...

0800e144 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b084      	sub	sp, #16
 800e148:	af00      	add	r7, sp, #0
 800e14a:	4603      	mov	r3, r0
 800e14c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800e14e:	2301      	movs	r3, #1
 800e150:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800e152:	79fb      	ldrb	r3, [r7, #7]
 800e154:	4619      	mov	r1, r3
 800e156:	4808      	ldr	r0, [pc, #32]	; (800e178 <USBH_status+0x34>)
 800e158:	f7f8 fe19 	bl	8006d8e <USBH_MSC_UnitIsReady>
 800e15c:	4603      	mov	r3, r0
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d002      	beq.n	800e168 <USBH_status+0x24>
  {
    res = RES_OK;
 800e162:	2300      	movs	r3, #0
 800e164:	73fb      	strb	r3, [r7, #15]
 800e166:	e001      	b.n	800e16c <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800e168:	2301      	movs	r3, #1
 800e16a:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800e16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e16e:	4618      	mov	r0, r3
 800e170:	3710      	adds	r7, #16
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	200044c8 	.word	0x200044c8

0800e17c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b094      	sub	sp, #80	; 0x50
 800e180:	af02      	add	r7, sp, #8
 800e182:	60b9      	str	r1, [r7, #8]
 800e184:	607a      	str	r2, [r7, #4]
 800e186:	603b      	str	r3, [r7, #0]
 800e188:	4603      	mov	r3, r0
 800e18a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e18c:	2301      	movs	r3, #1
 800e18e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800e192:	7bf9      	ldrb	r1, [r7, #15]
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	9300      	str	r3, [sp, #0]
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	4812      	ldr	r0, [pc, #72]	; (800e1e8 <USBH_read+0x6c>)
 800e19e:	f7f8 fe3f 	bl	8006e20 <USBH_MSC_Read>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d103      	bne.n	800e1b0 <USBH_read+0x34>
  {
    res = RES_OK;
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e1ae:	e015      	b.n	800e1dc <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e1b0:	f107 0210 	add.w	r2, r7, #16
 800e1b4:	7bfb      	ldrb	r3, [r7, #15]
 800e1b6:	4619      	mov	r1, r3
 800e1b8:	480b      	ldr	r0, [pc, #44]	; (800e1e8 <USBH_read+0x6c>)
 800e1ba:	f7f8 fe0d 	bl	8006dd8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e1be:	7f7b      	ldrb	r3, [r7, #29]
 800e1c0:	2b28      	cmp	r3, #40	; 0x28
 800e1c2:	d003      	beq.n	800e1cc <USBH_read+0x50>
 800e1c4:	2b3a      	cmp	r3, #58	; 0x3a
 800e1c6:	d001      	beq.n	800e1cc <USBH_read+0x50>
 800e1c8:	2b04      	cmp	r3, #4
 800e1ca:	d103      	bne.n	800e1d4 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e1cc:	2303      	movs	r3, #3
 800e1ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800e1d2:	e003      	b.n	800e1dc <USBH_read+0x60>

    default:
      res = RES_ERROR;
 800e1d4:	2301      	movs	r3, #1
 800e1d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e1da:	bf00      	nop
    }
  }

  return res;
 800e1dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3748      	adds	r7, #72	; 0x48
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}
 800e1e8:	200044c8 	.word	0x200044c8

0800e1ec <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b094      	sub	sp, #80	; 0x50
 800e1f0:	af02      	add	r7, sp, #8
 800e1f2:	60b9      	str	r1, [r7, #8]
 800e1f4:	607a      	str	r2, [r7, #4]
 800e1f6:	603b      	str	r3, [r7, #0]
 800e1f8:	4603      	mov	r3, r0
 800e1fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800e202:	7bf9      	ldrb	r1, [r7, #15]
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	4817      	ldr	r0, [pc, #92]	; (800e26c <USBH_write+0x80>)
 800e20e:	f7f8 fe70 	bl	8006ef2 <USBH_MSC_Write>
 800e212:	4603      	mov	r3, r0
 800e214:	2b00      	cmp	r3, #0
 800e216:	d103      	bne.n	800e220 <USBH_write+0x34>
  {
    res = RES_OK;
 800e218:	2300      	movs	r3, #0
 800e21a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e21e:	e01f      	b.n	800e260 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e220:	f107 0210 	add.w	r2, r7, #16
 800e224:	7bfb      	ldrb	r3, [r7, #15]
 800e226:	4619      	mov	r1, r3
 800e228:	4810      	ldr	r0, [pc, #64]	; (800e26c <USBH_write+0x80>)
 800e22a:	f7f8 fdd5 	bl	8006dd8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e22e:	7f7b      	ldrb	r3, [r7, #29]
 800e230:	2b27      	cmp	r3, #39	; 0x27
 800e232:	d009      	beq.n	800e248 <USBH_write+0x5c>
 800e234:	2b27      	cmp	r3, #39	; 0x27
 800e236:	dc02      	bgt.n	800e23e <USBH_write+0x52>
 800e238:	2b04      	cmp	r3, #4
 800e23a:	d009      	beq.n	800e250 <USBH_write+0x64>
 800e23c:	e00c      	b.n	800e258 <USBH_write+0x6c>
 800e23e:	2b28      	cmp	r3, #40	; 0x28
 800e240:	d006      	beq.n	800e250 <USBH_write+0x64>
 800e242:	2b3a      	cmp	r3, #58	; 0x3a
 800e244:	d004      	beq.n	800e250 <USBH_write+0x64>
 800e246:	e007      	b.n	800e258 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800e248:	2302      	movs	r3, #2
 800e24a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e24e:	e007      	b.n	800e260 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e250:	2303      	movs	r3, #3
 800e252:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e256:	e003      	b.n	800e260 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800e258:	2301      	movs	r3, #1
 800e25a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e25e:	bf00      	nop
    }
  }

  return res;
 800e260:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e264:	4618      	mov	r0, r3
 800e266:	3748      	adds	r7, #72	; 0x48
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}
 800e26c:	200044c8 	.word	0x200044c8

0800e270 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b090      	sub	sp, #64	; 0x40
 800e274:	af00      	add	r7, sp, #0
 800e276:	4603      	mov	r3, r0
 800e278:	603a      	str	r2, [r7, #0]
 800e27a:	71fb      	strb	r3, [r7, #7]
 800e27c:	460b      	mov	r3, r1
 800e27e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e280:	2301      	movs	r3, #1
 800e282:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800e286:	79bb      	ldrb	r3, [r7, #6]
 800e288:	2b03      	cmp	r3, #3
 800e28a:	d852      	bhi.n	800e332 <USBH_ioctl+0xc2>
 800e28c:	a201      	add	r2, pc, #4	; (adr r2, 800e294 <USBH_ioctl+0x24>)
 800e28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e292:	bf00      	nop
 800e294:	0800e2a5 	.word	0x0800e2a5
 800e298:	0800e2ad 	.word	0x0800e2ad
 800e29c:	0800e2d7 	.word	0x0800e2d7
 800e2a0:	0800e303 	.word	0x0800e303
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e2aa:	e045      	b.n	800e338 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e2ac:	f107 0208 	add.w	r2, r7, #8
 800e2b0:	79fb      	ldrb	r3, [r7, #7]
 800e2b2:	4619      	mov	r1, r3
 800e2b4:	4823      	ldr	r0, [pc, #140]	; (800e344 <USBH_ioctl+0xd4>)
 800e2b6:	f7f8 fd8f 	bl	8006dd8 <USBH_MSC_GetLUNInfo>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d106      	bne.n	800e2ce <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800e2c0:	68fa      	ldr	r2, [r7, #12]
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e2cc:	e034      	b.n	800e338 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e2d4:	e030      	b.n	800e338 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e2d6:	f107 0208 	add.w	r2, r7, #8
 800e2da:	79fb      	ldrb	r3, [r7, #7]
 800e2dc:	4619      	mov	r1, r3
 800e2de:	4819      	ldr	r0, [pc, #100]	; (800e344 <USBH_ioctl+0xd4>)
 800e2e0:	f7f8 fd7a 	bl	8006dd8 <USBH_MSC_GetLUNInfo>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d107      	bne.n	800e2fa <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800e2ea:	8a3b      	ldrh	r3, [r7, #16]
 800e2ec:	461a      	mov	r2, r3
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e2f8:	e01e      	b.n	800e338 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e300:	e01a      	b.n	800e338 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e302:	f107 0208 	add.w	r2, r7, #8
 800e306:	79fb      	ldrb	r3, [r7, #7]
 800e308:	4619      	mov	r1, r3
 800e30a:	480e      	ldr	r0, [pc, #56]	; (800e344 <USBH_ioctl+0xd4>)
 800e30c:	f7f8 fd64 	bl	8006dd8 <USBH_MSC_GetLUNInfo>
 800e310:	4603      	mov	r3, r0
 800e312:	2b00      	cmp	r3, #0
 800e314:	d109      	bne.n	800e32a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800e316:	8a3b      	ldrh	r3, [r7, #16]
 800e318:	0a5b      	lsrs	r3, r3, #9
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	461a      	mov	r2, r3
 800e31e:	683b      	ldr	r3, [r7, #0]
 800e320:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e322:	2300      	movs	r3, #0
 800e324:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e328:	e006      	b.n	800e338 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e32a:	2301      	movs	r3, #1
 800e32c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e330:	e002      	b.n	800e338 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800e332:	2304      	movs	r3, #4
 800e334:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800e338:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3740      	adds	r7, #64	; 0x40
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}
 800e344:	200044c8 	.word	0x200044c8

0800e348 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800e348:	b580      	push	{r7, lr}
 800e34a:	b084      	sub	sp, #16
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	4603      	mov	r3, r0
 800e350:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800e352:	79fb      	ldrb	r3, [r7, #7]
 800e354:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800e356:	79fb      	ldrb	r3, [r7, #7]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d102      	bne.n	800e362 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800e35c:	2301      	movs	r3, #1
 800e35e:	73fb      	strb	r3, [r7, #15]
 800e360:	e001      	b.n	800e366 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e362:	2300      	movs	r3, #0
 800e364:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800e366:	7bfb      	ldrb	r3, [r7, #15]
 800e368:	461a      	mov	r2, r3
 800e36a:	2101      	movs	r1, #1
 800e36c:	4803      	ldr	r0, [pc, #12]	; (800e37c <MX_DriverVbusFS+0x34>)
 800e36e:	f7f3 f945 	bl	80015fc <HAL_GPIO_WritePin>
}
 800e372:	bf00      	nop
 800e374:	3710      	adds	r7, #16
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	40020800 	.word	0x40020800

0800e380 <HAL_GPIO_EXTI_Callback>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

/* @brief  Volume control function by Blue Button of STM32F4-Discovery Board. */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b082      	sub	sp, #8
 800e384:	af00      	add	r7, sp, #0
 800e386:	4603      	mov	r3, r0
 800e388:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == UserButton_Pin)
 800e38a:	88fb      	ldrh	r3, [r7, #6]
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d112      	bne.n	800e3b6 <HAL_GPIO_EXTI_Callback+0x36>
  {
    if( Volume > 70 ) Volume = 60;
 800e390:	4b0b      	ldr	r3, [pc, #44]	; (800e3c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	2b46      	cmp	r3, #70	; 0x46
 800e396:	d903      	bls.n	800e3a0 <HAL_GPIO_EXTI_Callback+0x20>
 800e398:	4b09      	ldr	r3, [pc, #36]	; (800e3c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800e39a:	223c      	movs	r2, #60	; 0x3c
 800e39c:	701a      	strb	r2, [r3, #0]
 800e39e:	e005      	b.n	800e3ac <HAL_GPIO_EXTI_Callback+0x2c>
    else Volume += 2;
 800e3a0:	4b07      	ldr	r3, [pc, #28]	; (800e3c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800e3a2:	781b      	ldrb	r3, [r3, #0]
 800e3a4:	3302      	adds	r3, #2
 800e3a6:	b2da      	uxtb	r2, r3
 800e3a8:	4b05      	ldr	r3, [pc, #20]	; (800e3c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800e3aa:	701a      	strb	r2, [r3, #0]
    BSP_AUDIO_OUT_SetVolume(Volume);
 800e3ac:	4b04      	ldr	r3, [pc, #16]	; (800e3c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f7ff f90b 	bl	800d5cc <BSP_AUDIO_OUT_SetVolume>
  }
}
 800e3b6:	bf00      	nop
 800e3b8:	3708      	adds	r7, #8
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	20000064 	.word	0x20000064

0800e3c4 <WavePlayerStart>:
  * @brief  Starts Wave player.
  * @param  None
  * @retval None
  */
void WavePlayerStart(void)
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b08e      	sub	sp, #56	; 0x38
 800e3c8:	af00      	add	r7, sp, #0
  UINT bytesread = 0;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	633b      	str	r3, [r7, #48]	; 0x30
  char path[] = "0:/";
 800e3ce:	4b17      	ldr	r3, [pc, #92]	; (800e42c <WavePlayerStart+0x68>)
 800e3d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  char* wavefilename = NULL;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	637b      	str	r3, [r7, #52]	; 0x34
  WAVE_FormatTypeDef waveformat;

   /* Get the read out protection status */
   if(f_opendir(&Directory, path) == FR_OK)
 800e3d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3da:	4619      	mov	r1, r3
 800e3dc:	4814      	ldr	r0, [pc, #80]	; (800e430 <WavePlayerStart+0x6c>)
 800e3de:	f7fd fe5c 	bl	800c09a <f_opendir>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d11c      	bne.n	800e422 <WavePlayerStart+0x5e>
   {
        wavefilename = MusicList[MusicIndex];
 800e3e8:	4b12      	ldr	r3, [pc, #72]	; (800e434 <WavePlayerStart+0x70>)
 800e3ea:	781b      	ldrb	r3, [r3, #0]
 800e3ec:	461a      	mov	r2, r3
 800e3ee:	4b12      	ldr	r3, [pc, #72]	; (800e438 <WavePlayerStart+0x74>)
 800e3f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3f4:	637b      	str	r3, [r7, #52]	; 0x34

	/* Open the Wave file to be played */
	if(f_open(&FileRead, wavefilename , FA_READ) == FR_OK)
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e3fa:	4810      	ldr	r0, [pc, #64]	; (800e43c <WavePlayerStart+0x78>)
 800e3fc:	f7fd f846 	bl	800b48c <f_open>
 800e400:	4603      	mov	r3, r0
 800e402:	2b00      	cmp	r3, #0
 800e404:	d10d      	bne.n	800e422 <WavePlayerStart+0x5e>
	{
	  /* Read sizeof(WaveFormat) from the selected file */
	  f_read (&FileRead, &waveformat, sizeof(waveformat), &bytesread);
 800e406:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e40a:	4639      	mov	r1, r7
 800e40c:	222c      	movs	r2, #44	; 0x2c
 800e40e:	480b      	ldr	r0, [pc, #44]	; (800e43c <WavePlayerStart+0x78>)
 800e410:	f7fd fa18 	bl	800b844 <f_read>

	  /* Set WaveDataLenght to the Speech Wave length */
	  WaveDataLength = waveformat.FileSize;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	4a0a      	ldr	r2, [pc, #40]	; (800e440 <WavePlayerStart+0x7c>)
 800e418:	6013      	str	r3, [r2, #0]

	  /* Play the Wave */
	  WavePlayBack(waveformat.SampleRate);
 800e41a:	69bb      	ldr	r3, [r7, #24]
 800e41c:	4618      	mov	r0, r3
 800e41e:	f000 f811 	bl	800e444 <WavePlayBack>
	}
   }
}
 800e422:	bf00      	nop
 800e424:	3738      	adds	r7, #56	; 0x38
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
 800e42a:	bf00      	nop
 800e42c:	002f3a30 	.word	0x002f3a30
 800e430:	20005b28 	.word	0x20005b28
 800e434:	200001f9 	.word	0x200001f9
 800e438:	20000068 	.word	0x20000068
 800e43c:	20005b60 	.word	0x20005b60
 800e440:	200001f0 	.word	0x200001f0

0800e444 <WavePlayBack>:
  * @brief  Plays Wave from a mass storage.
  * @param  AudioFreq: Audio Sampling Frequency
  * @retval None
*/
void WavePlayBack(uint32_t AudioFreq)
{ 
 800e444:	b580      	push	{r7, lr}
 800e446:	b084      	sub	sp, #16
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]
  UINT bytesread = 0;
 800e44c:	2300      	movs	r3, #0
 800e44e:	60fb      	str	r3, [r7, #12]
  
  /* Initialize Wave player (Codec, DMA, I2C) */
  if(WavePlayerInit(AudioFreq) != 0)
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f000 f889 	bl	800e568 <WavePlayerInit>
 800e456:	4603      	mov	r3, r0
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d003      	beq.n	800e464 <WavePlayBack+0x20>
  {
    Error_Handler();
 800e45c:	219e      	movs	r1, #158	; 0x9e
 800e45e:	4836      	ldr	r0, [pc, #216]	; (800e538 <WavePlayBack+0xf4>)
 800e460:	f7fe fe46 	bl	800d0f0 <_Error_Handler>
  }

  /* Get Data from USB Flash Disk */
  f_lseek(&FileRead, 0);
 800e464:	2100      	movs	r1, #0
 800e466:	4835      	ldr	r0, [pc, #212]	; (800e53c <WavePlayBack+0xf8>)
 800e468:	f7fd fbf3 	bl	800bc52 <f_lseek>
  f_read (&FileRead, &Audio_Buffer[0], AUDIO_BUFFER_SIZE, &bytesread);
 800e46c:	f107 030c 	add.w	r3, r7, #12
 800e470:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e474:	4932      	ldr	r1, [pc, #200]	; (800e540 <WavePlayBack+0xfc>)
 800e476:	4831      	ldr	r0, [pc, #196]	; (800e53c <WavePlayBack+0xf8>)
 800e478:	f7fd f9e4 	bl	800b844 <f_read>
  AudioRemSize = WaveDataLength - bytesread;
 800e47c:	4b31      	ldr	r3, [pc, #196]	; (800e544 <WavePlayBack+0x100>)
 800e47e:	681a      	ldr	r2, [r3, #0]
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	1ad3      	subs	r3, r2, r3
 800e484:	4a30      	ldr	r2, [pc, #192]	; (800e548 <WavePlayBack+0x104>)
 800e486:	6013      	str	r3, [r2, #0]
  
//  BSP_AUDIO_OUT_SetMute(AUDIO_MUTE_OFF);
  /* Start playing Wave */
  BSP_AUDIO_OUT_Play((uint16_t*)&Audio_Buffer[0], AUDIO_BUFFER_SIZE);
 800e488:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e48c:	482c      	ldr	r0, [pc, #176]	; (800e540 <WavePlayBack+0xfc>)
 800e48e:	f7ff f839 	bl	800d504 <BSP_AUDIO_OUT_Play>

  /* Check if the device is connected.*/
  while((AudioRemSize != 0))
 800e492:	e048      	b.n	800e526 <WavePlayBack+0xe2>
  { 
      bytesread = 0;
 800e494:	2300      	movs	r3, #0
 800e496:	60fb      	str	r3, [r7, #12]
      
      if(buffer_offset == BUFFER_OFFSET_HALF)
 800e498:	4b2c      	ldr	r3, [pc, #176]	; (800e54c <WavePlayBack+0x108>)
 800e49a:	781b      	ldrb	r3, [r3, #0]
 800e49c:	b2db      	uxtb	r3, r3
 800e49e:	2b01      	cmp	r3, #1
 800e4a0:	d10a      	bne.n	800e4b8 <WavePlayBack+0x74>
      {
        f_read(&FileRead, &Audio_Buffer[0], AUDIO_BUFFER_SIZE/2, (void *)&bytesread);
 800e4a2:	f107 030c 	add.w	r3, r7, #12
 800e4a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e4aa:	4925      	ldr	r1, [pc, #148]	; (800e540 <WavePlayBack+0xfc>)
 800e4ac:	4823      	ldr	r0, [pc, #140]	; (800e53c <WavePlayBack+0xf8>)
 800e4ae:	f7fd f9c9 	bl	800b844 <f_read>
        buffer_offset = BUFFER_OFFSET_NONE;
 800e4b2:	4b26      	ldr	r3, [pc, #152]	; (800e54c <WavePlayBack+0x108>)
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	701a      	strb	r2, [r3, #0]
      }
      
      if(buffer_offset == BUFFER_OFFSET_FULL)
 800e4b8:	4b24      	ldr	r3, [pc, #144]	; (800e54c <WavePlayBack+0x108>)
 800e4ba:	781b      	ldrb	r3, [r3, #0]
 800e4bc:	b2db      	uxtb	r3, r3
 800e4be:	2b02      	cmp	r3, #2
 800e4c0:	d10a      	bne.n	800e4d8 <WavePlayBack+0x94>
      {
        f_read(&FileRead, &Audio_Buffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2, (void *)&bytesread);
 800e4c2:	f107 030c 	add.w	r3, r7, #12
 800e4c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e4ca:	4921      	ldr	r1, [pc, #132]	; (800e550 <WavePlayBack+0x10c>)
 800e4cc:	481b      	ldr	r0, [pc, #108]	; (800e53c <WavePlayBack+0xf8>)
 800e4ce:	f7fd f9b9 	bl	800b844 <f_read>
        buffer_offset = BUFFER_OFFSET_NONE;
 800e4d2:	4b1e      	ldr	r3, [pc, #120]	; (800e54c <WavePlayBack+0x108>)
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	701a      	strb	r2, [r3, #0]
      } 
      if(AudioRemSize > (AUDIO_BUFFER_SIZE / 2))
 800e4d8:	4b1b      	ldr	r3, [pc, #108]	; (800e548 <WavePlayBack+0x104>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e4e0:	d906      	bls.n	800e4f0 <WavePlayBack+0xac>
      {
        AudioRemSize -= bytesread;
 800e4e2:	4b19      	ldr	r3, [pc, #100]	; (800e548 <WavePlayBack+0x104>)
 800e4e4:	681a      	ldr	r2, [r3, #0]
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	1ad3      	subs	r3, r2, r3
 800e4ea:	4a17      	ldr	r2, [pc, #92]	; (800e548 <WavePlayBack+0x104>)
 800e4ec:	6013      	str	r3, [r2, #0]
 800e4ee:	e01a      	b.n	800e526 <WavePlayBack+0xe2>
      }
      else
      {
        AudioRemSize = 0;
 800e4f0:	4b15      	ldr	r3, [pc, #84]	; (800e548 <WavePlayBack+0x104>)
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	601a      	str	r2, [r3, #0]
//        BSP_AUDIO_OUT_SetMute(AUDIO_MUTE_OFF);
        WavePlayerStop();
 800e4f6:	f000 f82f 	bl	800e558 <WavePlayerStop>
//        BSP_AUDIO_OUT_SetMute(AUDIO_MUTE_ON);
        /* Close file */
        f_close(&FileRead);
 800e4fa:	4810      	ldr	r0, [pc, #64]	; (800e53c <WavePlayBack+0xf8>)
 800e4fc:	f7fd fb7f 	bl	800bbfe <f_close>
        if(MusicIndex++ >= 4) MusicIndex = 0;
 800e500:	4b14      	ldr	r3, [pc, #80]	; (800e554 <WavePlayBack+0x110>)
 800e502:	781b      	ldrb	r3, [r3, #0]
 800e504:	1c5a      	adds	r2, r3, #1
 800e506:	b2d1      	uxtb	r1, r2
 800e508:	4a12      	ldr	r2, [pc, #72]	; (800e554 <WavePlayBack+0x110>)
 800e50a:	7011      	strb	r1, [r2, #0]
 800e50c:	2b03      	cmp	r3, #3
 800e50e:	d903      	bls.n	800e518 <WavePlayBack+0xd4>
 800e510:	4b10      	ldr	r3, [pc, #64]	; (800e554 <WavePlayBack+0x110>)
 800e512:	2200      	movs	r2, #0
 800e514:	701a      	strb	r2, [r3, #0]
        else MusicIndex++;
        break;
 800e516:	e00a      	b.n	800e52e <WavePlayBack+0xea>
        else MusicIndex++;
 800e518:	4b0e      	ldr	r3, [pc, #56]	; (800e554 <WavePlayBack+0x110>)
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	3301      	adds	r3, #1
 800e51e:	b2da      	uxtb	r2, r3
 800e520:	4b0c      	ldr	r3, [pc, #48]	; (800e554 <WavePlayBack+0x110>)
 800e522:	701a      	strb	r2, [r3, #0]
        break;
 800e524:	e003      	b.n	800e52e <WavePlayBack+0xea>
  while((AudioRemSize != 0))
 800e526:	4b08      	ldr	r3, [pc, #32]	; (800e548 <WavePlayBack+0x104>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d1b2      	bne.n	800e494 <WavePlayBack+0x50>
      }
  }
}
 800e52e:	bf00      	nop
 800e530:	3710      	adds	r7, #16
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}
 800e536:	bf00      	nop
 800e538:	0800e924 	.word	0x0800e924
 800e53c:	20005b60 	.word	0x20005b60
 800e540:	20004b28 	.word	0x20004b28
 800e544:	200001f0 	.word	0x200001f0
 800e548:	200001f4 	.word	0x200001f4
 800e54c:	200001f8 	.word	0x200001f8
 800e550:	20005328 	.word	0x20005328
 800e554:	200001f9 	.word	0x200001f9

0800e558 <WavePlayerStop>:
  * @brief  Stops playing Wave.
  * @param  None
  * @retval None
  */
void WavePlayerStop(void)
{ 
 800e558:	b580      	push	{r7, lr}
 800e55a:	af00      	add	r7, sp, #0
  BSP_AUDIO_OUT_Stop(CODEC_PDWN_HW);
 800e55c:	2001      	movs	r0, #1
 800e55e:	f7fe fffb 	bl	800d558 <BSP_AUDIO_OUT_Stop>
}
 800e562:	bf00      	nop
 800e564:	bd80      	pop	{r7, pc}
	...

0800e568 <WavePlayerInit>:
* @brief  Initializes the Wave player.
* @param  AudioFreq: Audio sampling frequency
* @retval None
*/
int WavePlayerInit(uint32_t AudioFreq)
{ 
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
  /* MEMS Accelerometer configure to manage PAUSE, RESUME operations */
//  BSP_ACCELERO_Click_ITConfig();

  /* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */  
  return(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, Volume, AudioFreq));  
 800e570:	4b05      	ldr	r3, [pc, #20]	; (800e588 <WavePlayerInit+0x20>)
 800e572:	781b      	ldrb	r3, [r3, #0]
 800e574:	687a      	ldr	r2, [r7, #4]
 800e576:	4619      	mov	r1, r3
 800e578:	2004      	movs	r0, #4
 800e57a:	f7fe ff75 	bl	800d468 <BSP_AUDIO_OUT_Init>
 800e57e:	4603      	mov	r3, r0
}
 800e580:	4618      	mov	r0, r3
 800e582:	3708      	adds	r7, #8
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}
 800e588:	20000064 	.word	0x20000064

0800e58c <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 800e58c:	b480      	push	{r7}
 800e58e:	af00      	add	r7, sp, #0
  buffer_offset = BUFFER_OFFSET_HALF;
 800e590:	4b03      	ldr	r3, [pc, #12]	; (800e5a0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x14>)
 800e592:	2201      	movs	r2, #1
 800e594:	701a      	strb	r2, [r3, #0]
}
 800e596:	bf00      	nop
 800e598:	46bd      	mov	sp, r7
 800e59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59e:	4770      	bx	lr
 800e5a0:	200001f8 	.word	0x200001f8

0800e5a4 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
* @brief  Calculates the remaining file size and new position of the pointer.
* @param  None
* @retval None
*/
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	af00      	add	r7, sp, #0
  buffer_offset = BUFFER_OFFSET_FULL;
 800e5a8:	4b04      	ldr	r3, [pc, #16]	; (800e5bc <BSP_AUDIO_OUT_TransferComplete_CallBack+0x18>)
 800e5aa:	2202      	movs	r2, #2
 800e5ac:	701a      	strb	r2, [r3, #0]
  BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&Audio_Buffer[0], AUDIO_BUFFER_SIZE / 2);
 800e5ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e5b2:	4803      	ldr	r0, [pc, #12]	; (800e5c0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 800e5b4:	f7fe fff8 	bl	800d5a8 <BSP_AUDIO_OUT_ChangeBuffer>
}
 800e5b8:	bf00      	nop
 800e5ba:	bd80      	pop	{r7, pc}
 800e5bc:	200001f8 	.word	0x200001f8
 800e5c0:	20004b28 	.word	0x20004b28

0800e5c4 <BSP_AUDIO_OUT_Error_CallBack>:
* @brief  Manages the DMA FIFO error interrupt.
* @param  None
* @retval None
*/
void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	af00      	add	r7, sp, #0
  /* Stop the program with an infinite loop */
  while (1)
 800e5c8:	e7fe      	b.n	800e5c8 <BSP_AUDIO_OUT_Error_CallBack+0x4>
	...

0800e5cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e5cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e604 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e5d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e5d2:	e003      	b.n	800e5dc <LoopCopyDataInit>

0800e5d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e5d4:	4b0c      	ldr	r3, [pc, #48]	; (800e608 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e5d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e5d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e5da:	3104      	adds	r1, #4

0800e5dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e5dc:	480b      	ldr	r0, [pc, #44]	; (800e60c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e5de:	4b0c      	ldr	r3, [pc, #48]	; (800e610 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e5e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e5e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e5e4:	d3f6      	bcc.n	800e5d4 <CopyDataInit>
  ldr  r2, =_sbss
 800e5e6:	4a0b      	ldr	r2, [pc, #44]	; (800e614 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e5e8:	e002      	b.n	800e5f0 <LoopFillZerobss>

0800e5ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e5ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e5ec:	f842 3b04 	str.w	r3, [r2], #4

0800e5f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e5f0:	4b09      	ldr	r3, [pc, #36]	; (800e618 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e5f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e5f4:	d3f9      	bcc.n	800e5ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e5f6:	f7ff fa21 	bl	800da3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e5fa:	f000 f811 	bl	800e620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e5fe:	f7fe fcaf 	bl	800cf60 <main>
  bx  lr    
 800e602:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e604:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e608:	0800ee1c 	.word	0x0800ee1c
  ldr  r0, =_sdata
 800e60c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e610:	200000e0 	.word	0x200000e0
  ldr  r2, =_sbss
 800e614:	200000e0 	.word	0x200000e0
  ldr  r3, = _ebss
 800e618:	20006b94 	.word	0x20006b94

0800e61c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e61c:	e7fe      	b.n	800e61c <ADC_IRQHandler>
	...

0800e620 <__libc_init_array>:
 800e620:	b570      	push	{r4, r5, r6, lr}
 800e622:	4e0d      	ldr	r6, [pc, #52]	; (800e658 <__libc_init_array+0x38>)
 800e624:	4c0d      	ldr	r4, [pc, #52]	; (800e65c <__libc_init_array+0x3c>)
 800e626:	1ba4      	subs	r4, r4, r6
 800e628:	10a4      	asrs	r4, r4, #2
 800e62a:	2500      	movs	r5, #0
 800e62c:	42a5      	cmp	r5, r4
 800e62e:	d109      	bne.n	800e644 <__libc_init_array+0x24>
 800e630:	4e0b      	ldr	r6, [pc, #44]	; (800e660 <__libc_init_array+0x40>)
 800e632:	4c0c      	ldr	r4, [pc, #48]	; (800e664 <__libc_init_array+0x44>)
 800e634:	f000 f908 	bl	800e848 <_init>
 800e638:	1ba4      	subs	r4, r4, r6
 800e63a:	10a4      	asrs	r4, r4, #2
 800e63c:	2500      	movs	r5, #0
 800e63e:	42a5      	cmp	r5, r4
 800e640:	d105      	bne.n	800e64e <__libc_init_array+0x2e>
 800e642:	bd70      	pop	{r4, r5, r6, pc}
 800e644:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e648:	4798      	blx	r3
 800e64a:	3501      	adds	r5, #1
 800e64c:	e7ee      	b.n	800e62c <__libc_init_array+0xc>
 800e64e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e652:	4798      	blx	r3
 800e654:	3501      	adds	r5, #1
 800e656:	e7f2      	b.n	800e63e <__libc_init_array+0x1e>
 800e658:	0800ee14 	.word	0x0800ee14
 800e65c:	0800ee14 	.word	0x0800ee14
 800e660:	0800ee14 	.word	0x0800ee14
 800e664:	0800ee18 	.word	0x0800ee18

0800e668 <malloc>:
 800e668:	4b02      	ldr	r3, [pc, #8]	; (800e674 <malloc+0xc>)
 800e66a:	4601      	mov	r1, r0
 800e66c:	6818      	ldr	r0, [r3, #0]
 800e66e:	f000 b86d 	b.w	800e74c <_malloc_r>
 800e672:	bf00      	nop
 800e674:	2000007c 	.word	0x2000007c

0800e678 <free>:
 800e678:	4b02      	ldr	r3, [pc, #8]	; (800e684 <free+0xc>)
 800e67a:	4601      	mov	r1, r0
 800e67c:	6818      	ldr	r0, [r3, #0]
 800e67e:	f000 b817 	b.w	800e6b0 <_free_r>
 800e682:	bf00      	nop
 800e684:	2000007c 	.word	0x2000007c

0800e688 <memcpy>:
 800e688:	b510      	push	{r4, lr}
 800e68a:	1e43      	subs	r3, r0, #1
 800e68c:	440a      	add	r2, r1
 800e68e:	4291      	cmp	r1, r2
 800e690:	d100      	bne.n	800e694 <memcpy+0xc>
 800e692:	bd10      	pop	{r4, pc}
 800e694:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e698:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e69c:	e7f7      	b.n	800e68e <memcpy+0x6>

0800e69e <memset>:
 800e69e:	4402      	add	r2, r0
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d100      	bne.n	800e6a8 <memset+0xa>
 800e6a6:	4770      	bx	lr
 800e6a8:	f803 1b01 	strb.w	r1, [r3], #1
 800e6ac:	e7f9      	b.n	800e6a2 <memset+0x4>
	...

0800e6b0 <_free_r>:
 800e6b0:	b538      	push	{r3, r4, r5, lr}
 800e6b2:	4605      	mov	r5, r0
 800e6b4:	2900      	cmp	r1, #0
 800e6b6:	d045      	beq.n	800e744 <_free_r+0x94>
 800e6b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6bc:	1f0c      	subs	r4, r1, #4
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	bfb8      	it	lt
 800e6c2:	18e4      	addlt	r4, r4, r3
 800e6c4:	f000 f8b0 	bl	800e828 <__malloc_lock>
 800e6c8:	4a1f      	ldr	r2, [pc, #124]	; (800e748 <_free_r+0x98>)
 800e6ca:	6813      	ldr	r3, [r2, #0]
 800e6cc:	4610      	mov	r0, r2
 800e6ce:	b933      	cbnz	r3, 800e6de <_free_r+0x2e>
 800e6d0:	6063      	str	r3, [r4, #4]
 800e6d2:	6014      	str	r4, [r2, #0]
 800e6d4:	4628      	mov	r0, r5
 800e6d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6da:	f000 b8a6 	b.w	800e82a <__malloc_unlock>
 800e6de:	42a3      	cmp	r3, r4
 800e6e0:	d90c      	bls.n	800e6fc <_free_r+0x4c>
 800e6e2:	6821      	ldr	r1, [r4, #0]
 800e6e4:	1862      	adds	r2, r4, r1
 800e6e6:	4293      	cmp	r3, r2
 800e6e8:	bf04      	itt	eq
 800e6ea:	681a      	ldreq	r2, [r3, #0]
 800e6ec:	685b      	ldreq	r3, [r3, #4]
 800e6ee:	6063      	str	r3, [r4, #4]
 800e6f0:	bf04      	itt	eq
 800e6f2:	1852      	addeq	r2, r2, r1
 800e6f4:	6022      	streq	r2, [r4, #0]
 800e6f6:	6004      	str	r4, [r0, #0]
 800e6f8:	e7ec      	b.n	800e6d4 <_free_r+0x24>
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	685a      	ldr	r2, [r3, #4]
 800e6fe:	b10a      	cbz	r2, 800e704 <_free_r+0x54>
 800e700:	42a2      	cmp	r2, r4
 800e702:	d9fa      	bls.n	800e6fa <_free_r+0x4a>
 800e704:	6819      	ldr	r1, [r3, #0]
 800e706:	1858      	adds	r0, r3, r1
 800e708:	42a0      	cmp	r0, r4
 800e70a:	d10b      	bne.n	800e724 <_free_r+0x74>
 800e70c:	6820      	ldr	r0, [r4, #0]
 800e70e:	4401      	add	r1, r0
 800e710:	1858      	adds	r0, r3, r1
 800e712:	4282      	cmp	r2, r0
 800e714:	6019      	str	r1, [r3, #0]
 800e716:	d1dd      	bne.n	800e6d4 <_free_r+0x24>
 800e718:	6810      	ldr	r0, [r2, #0]
 800e71a:	6852      	ldr	r2, [r2, #4]
 800e71c:	605a      	str	r2, [r3, #4]
 800e71e:	4401      	add	r1, r0
 800e720:	6019      	str	r1, [r3, #0]
 800e722:	e7d7      	b.n	800e6d4 <_free_r+0x24>
 800e724:	d902      	bls.n	800e72c <_free_r+0x7c>
 800e726:	230c      	movs	r3, #12
 800e728:	602b      	str	r3, [r5, #0]
 800e72a:	e7d3      	b.n	800e6d4 <_free_r+0x24>
 800e72c:	6820      	ldr	r0, [r4, #0]
 800e72e:	1821      	adds	r1, r4, r0
 800e730:	428a      	cmp	r2, r1
 800e732:	bf04      	itt	eq
 800e734:	6811      	ldreq	r1, [r2, #0]
 800e736:	6852      	ldreq	r2, [r2, #4]
 800e738:	6062      	str	r2, [r4, #4]
 800e73a:	bf04      	itt	eq
 800e73c:	1809      	addeq	r1, r1, r0
 800e73e:	6021      	streq	r1, [r4, #0]
 800e740:	605c      	str	r4, [r3, #4]
 800e742:	e7c7      	b.n	800e6d4 <_free_r+0x24>
 800e744:	bd38      	pop	{r3, r4, r5, pc}
 800e746:	bf00      	nop
 800e748:	200001fc 	.word	0x200001fc

0800e74c <_malloc_r>:
 800e74c:	b570      	push	{r4, r5, r6, lr}
 800e74e:	1ccd      	adds	r5, r1, #3
 800e750:	f025 0503 	bic.w	r5, r5, #3
 800e754:	3508      	adds	r5, #8
 800e756:	2d0c      	cmp	r5, #12
 800e758:	bf38      	it	cc
 800e75a:	250c      	movcc	r5, #12
 800e75c:	2d00      	cmp	r5, #0
 800e75e:	4606      	mov	r6, r0
 800e760:	db01      	blt.n	800e766 <_malloc_r+0x1a>
 800e762:	42a9      	cmp	r1, r5
 800e764:	d903      	bls.n	800e76e <_malloc_r+0x22>
 800e766:	230c      	movs	r3, #12
 800e768:	6033      	str	r3, [r6, #0]
 800e76a:	2000      	movs	r0, #0
 800e76c:	bd70      	pop	{r4, r5, r6, pc}
 800e76e:	f000 f85b 	bl	800e828 <__malloc_lock>
 800e772:	4a23      	ldr	r2, [pc, #140]	; (800e800 <_malloc_r+0xb4>)
 800e774:	6814      	ldr	r4, [r2, #0]
 800e776:	4621      	mov	r1, r4
 800e778:	b991      	cbnz	r1, 800e7a0 <_malloc_r+0x54>
 800e77a:	4c22      	ldr	r4, [pc, #136]	; (800e804 <_malloc_r+0xb8>)
 800e77c:	6823      	ldr	r3, [r4, #0]
 800e77e:	b91b      	cbnz	r3, 800e788 <_malloc_r+0x3c>
 800e780:	4630      	mov	r0, r6
 800e782:	f000 f841 	bl	800e808 <_sbrk_r>
 800e786:	6020      	str	r0, [r4, #0]
 800e788:	4629      	mov	r1, r5
 800e78a:	4630      	mov	r0, r6
 800e78c:	f000 f83c 	bl	800e808 <_sbrk_r>
 800e790:	1c43      	adds	r3, r0, #1
 800e792:	d126      	bne.n	800e7e2 <_malloc_r+0x96>
 800e794:	230c      	movs	r3, #12
 800e796:	6033      	str	r3, [r6, #0]
 800e798:	4630      	mov	r0, r6
 800e79a:	f000 f846 	bl	800e82a <__malloc_unlock>
 800e79e:	e7e4      	b.n	800e76a <_malloc_r+0x1e>
 800e7a0:	680b      	ldr	r3, [r1, #0]
 800e7a2:	1b5b      	subs	r3, r3, r5
 800e7a4:	d41a      	bmi.n	800e7dc <_malloc_r+0x90>
 800e7a6:	2b0b      	cmp	r3, #11
 800e7a8:	d90f      	bls.n	800e7ca <_malloc_r+0x7e>
 800e7aa:	600b      	str	r3, [r1, #0]
 800e7ac:	50cd      	str	r5, [r1, r3]
 800e7ae:	18cc      	adds	r4, r1, r3
 800e7b0:	4630      	mov	r0, r6
 800e7b2:	f000 f83a 	bl	800e82a <__malloc_unlock>
 800e7b6:	f104 000b 	add.w	r0, r4, #11
 800e7ba:	1d23      	adds	r3, r4, #4
 800e7bc:	f020 0007 	bic.w	r0, r0, #7
 800e7c0:	1ac3      	subs	r3, r0, r3
 800e7c2:	d01b      	beq.n	800e7fc <_malloc_r+0xb0>
 800e7c4:	425a      	negs	r2, r3
 800e7c6:	50e2      	str	r2, [r4, r3]
 800e7c8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ca:	428c      	cmp	r4, r1
 800e7cc:	bf0d      	iteet	eq
 800e7ce:	6863      	ldreq	r3, [r4, #4]
 800e7d0:	684b      	ldrne	r3, [r1, #4]
 800e7d2:	6063      	strne	r3, [r4, #4]
 800e7d4:	6013      	streq	r3, [r2, #0]
 800e7d6:	bf18      	it	ne
 800e7d8:	460c      	movne	r4, r1
 800e7da:	e7e9      	b.n	800e7b0 <_malloc_r+0x64>
 800e7dc:	460c      	mov	r4, r1
 800e7de:	6849      	ldr	r1, [r1, #4]
 800e7e0:	e7ca      	b.n	800e778 <_malloc_r+0x2c>
 800e7e2:	1cc4      	adds	r4, r0, #3
 800e7e4:	f024 0403 	bic.w	r4, r4, #3
 800e7e8:	42a0      	cmp	r0, r4
 800e7ea:	d005      	beq.n	800e7f8 <_malloc_r+0xac>
 800e7ec:	1a21      	subs	r1, r4, r0
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	f000 f80a 	bl	800e808 <_sbrk_r>
 800e7f4:	3001      	adds	r0, #1
 800e7f6:	d0cd      	beq.n	800e794 <_malloc_r+0x48>
 800e7f8:	6025      	str	r5, [r4, #0]
 800e7fa:	e7d9      	b.n	800e7b0 <_malloc_r+0x64>
 800e7fc:	bd70      	pop	{r4, r5, r6, pc}
 800e7fe:	bf00      	nop
 800e800:	200001fc 	.word	0x200001fc
 800e804:	20000200 	.word	0x20000200

0800e808 <_sbrk_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	4c06      	ldr	r4, [pc, #24]	; (800e824 <_sbrk_r+0x1c>)
 800e80c:	2300      	movs	r3, #0
 800e80e:	4605      	mov	r5, r0
 800e810:	4608      	mov	r0, r1
 800e812:	6023      	str	r3, [r4, #0]
 800e814:	f000 f80a 	bl	800e82c <_sbrk>
 800e818:	1c43      	adds	r3, r0, #1
 800e81a:	d102      	bne.n	800e822 <_sbrk_r+0x1a>
 800e81c:	6823      	ldr	r3, [r4, #0]
 800e81e:	b103      	cbz	r3, 800e822 <_sbrk_r+0x1a>
 800e820:	602b      	str	r3, [r5, #0]
 800e822:	bd38      	pop	{r3, r4, r5, pc}
 800e824:	20006b90 	.word	0x20006b90

0800e828 <__malloc_lock>:
 800e828:	4770      	bx	lr

0800e82a <__malloc_unlock>:
 800e82a:	4770      	bx	lr

0800e82c <_sbrk>:
 800e82c:	4b04      	ldr	r3, [pc, #16]	; (800e840 <_sbrk+0x14>)
 800e82e:	6819      	ldr	r1, [r3, #0]
 800e830:	4602      	mov	r2, r0
 800e832:	b909      	cbnz	r1, 800e838 <_sbrk+0xc>
 800e834:	4903      	ldr	r1, [pc, #12]	; (800e844 <_sbrk+0x18>)
 800e836:	6019      	str	r1, [r3, #0]
 800e838:	6818      	ldr	r0, [r3, #0]
 800e83a:	4402      	add	r2, r0
 800e83c:	601a      	str	r2, [r3, #0]
 800e83e:	4770      	bx	lr
 800e840:	20000204 	.word	0x20000204
 800e844:	20006b94 	.word	0x20006b94

0800e848 <_init>:
 800e848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e84a:	bf00      	nop
 800e84c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e84e:	bc08      	pop	{r3}
 800e850:	469e      	mov	lr, r3
 800e852:	4770      	bx	lr

0800e854 <_fini>:
 800e854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e856:	bf00      	nop
 800e858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e85a:	bc08      	pop	{r3}
 800e85c:	469e      	mov	lr, r3
 800e85e:	4770      	bx	lr
