<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Full-Chip RTL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part107.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part109.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a name="bookmark113">&zwnj;</a>Full-Chip RTL</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This mode uses the full Register Transfer Level (RTL) of the subsystem combined, if necessary, with a cycle- accurate model of any necessary external component (such as a memory). This configuration gives a fully cycle-</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_667.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">To obtain the encrypted RTL of the GDDR/DDR or PCIe subsystems, a second licensed simulation package is required. Please contact Achronix Support to arrange licensing and access to this package.</p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">To obtain the encrypted RTL of the GDDR/DDR or PCIe subsystems, a second licensed simulation package is required. Please contact Achronix Support to arrange licensing and access to this package.</p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">To obtain the encrypted RTL of the GDDR/DDR or PCIe subsystems, a second licensed simulation package is required. Please contact Achronix Support to arrange licensing and access to this package.</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">accurate simulation representing the final silicon operation. For most of these simulations, it is necessary to configure the relevant subsystems using the provided configuration files. As these simulations are using the full RTL of the subsystem, they run slower than the BFM equivalent simulations, while offering complete timing accuracy.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_668.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To enable this mode in the supplied reference design, set the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_669.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="padding-top: 5pt;padding-left: 89pt;text-indent: 0pt;text-align: left;">.</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable in the simulation makefile to</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part107.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part109.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
