ckid0_0:@|S:u_pll.PLLInst_0.CLKOS@|E:u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_77@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_2:@|S:df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0.jtck@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
ckid0_3:@|S:u_pll.CLKOP@|E:u_HV_control.r_check_state[1]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3
ckid0_4:@|S:u2_iddr_tdc2.Inst6_CLKDIVF.CDIVX@|E:u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_101@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4
ckid0_5:@|S:u1_iddr_tdc1.Inst6_CLKDIVF.CDIVX@|E:u_mpt2042_top.u1_lvds_dec.u_lasfifo_decode.FF_101@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5
ckid0_6:@|S:u_pll.PLLInst_0.CLKOS2@|E:r1_150mrst_sync@|F:@syn_dgcc_clockid0_6==1@|M:ClockId_0_6
ckid0_7:@|S:u_eth_top.u_eth_pll.PLLInst_0.CLKOS@|E:u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.pdp_ram_0_0_0@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7
ckid0_8:@|S:i_ethphy_refclk@|E:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv@|F:@syn_dgcc_clockid0_8==1@|M:ClockId_0_8
ckid0_9:@|S:u_ddr3.ddr3_ipcore_inst.U1_clocking.sclk@|E:u1_ddr3_init_ctrl.r_rst_srvcd@|F:@syn_dgcc_clockid0_9==1@|M:ClockId_0_9
ckid0_11:@|S:i_clk_50m@|E:r_rst_n@|F:@syn_dgcc_clockid0_11==1@|M:ClockId_0_11
