# Test vector for Shift_Add_Sub_Mov.circ

Instruction[16]	      Enable[1]    Rn[3]	Rd[3]	Rm[3]	ALU_Opcode[4]	Flags_Update_Mask[4] Imm5[5] Imm32_Enable[1]  Imm32[32]                          Carry
0000001011011101      1            011      101     000     0010            1110                 01011   0                00000000000000000000000000000000   0       #LSL im
0000101011011101      1            011      101     000     0011            1110                 01011   0                00000000000000000000000000000000   0       #LSR im
0001001011011101      1            011      101     000     0100            1110                 01011   0                00000000000000000000000000000000   0       #ASR im

0001100111011101      1            011      101     111     0101            1111                 00000   0                00000000000000000000000000000000   0       #ADD reg
0001101111011101      1            011      101     111     0110            1111                 00000   0                00000000000000000000000000000000   1       #SUB reg

0001110111011110      1            011      110     000     0101            1111                 00000   1                00000000000000000000000000000111   0       #ADD im
0001111111011111      1            011      111     000     0110            1111                 00000   1                00000000000000000000000000000111   1       #SUB im

0010001111011111      1            000      011     000     1001            1100                 00000   1                00000000000000000000000011011111   0       #MOV im