Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 21:21:33 2021
| Host         : 612-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.460        0.000                      0                   96        0.223        0.000                      0                   96        4.600        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.460        0.000                      0                   96        0.223        0.000                      0                   96        4.600        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.428ns (13.220%)  route 2.810ns (86.780%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.706     8.326    cnt[0]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_CE)      -0.244    14.787    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.428ns (13.220%)  route 2.810ns (86.780%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.706     8.326    cnt[0]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_CE)      -0.244    14.787    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.428ns (13.220%)  route 2.810ns (86.780%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.706     8.326    cnt[0]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_CE)      -0.244    14.787    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.428ns (13.220%)  route 2.810ns (86.780%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.706     8.326    cnt[0]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_CE)      -0.244    14.787    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.222ns (35.026%)  route 2.267ns (64.974%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 r  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 f  led[7]_i_5/O
                         net (fo=35, routed)          1.247     7.731    led[7]_i_5_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.053     7.784 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.784    cnt[0]_i_4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.017 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.017    cnt_reg[0]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.075    cnt_reg[4]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.133 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    cnt_reg[8]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.191 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    cnt_reg[12]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.249 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[16]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.307 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    cnt_reg[20]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.365 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.365    cnt_reg[24]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.578 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.578    cnt_reg[28]_i_1_n_6
    SLICE_X1Y66          FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.051    15.082    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.188ns (34.387%)  route 2.267ns (65.613%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 r  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 f  led[7]_i_5/O
                         net (fo=35, routed)          1.247     7.731    led[7]_i_5_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.053     7.784 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.784    cnt[0]_i_4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.017 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.017    cnt_reg[0]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.075    cnt_reg[4]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.133 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    cnt_reg[8]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.191 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    cnt_reg[12]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.249 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[16]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.307 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    cnt_reg[20]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.365 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.365    cnt_reg[24]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.544 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.544    cnt_reg[28]_i_1_n_4
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.343    14.742    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.324    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.051    15.082    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.164ns (33.928%)  route 2.267ns (66.072%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 14.743 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 r  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 f  led[7]_i_5/O
                         net (fo=35, routed)          1.247     7.731    led[7]_i_5_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.053     7.784 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.784    cnt[0]_i_4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.017 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.017    cnt_reg[0]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.075    cnt_reg[4]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.133 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    cnt_reg[8]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.191 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    cnt_reg[12]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.249 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[16]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.307 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    cnt_reg[20]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.520 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.520    cnt_reg[24]_i_1_n_6
    SLICE_X1Y65          FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.344    14.743    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.324    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)        0.051    15.083    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.428ns (13.656%)  route 2.706ns (86.344%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 14.743 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.603     8.223    cnt[0]_i_1_n_0
    SLICE_X1Y65          FDCE                                         r  cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.344    14.743    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.324    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X1Y65          FDCE (Setup_fdce_C_CE)      -0.244    14.788    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.428ns (13.656%)  route 2.706ns (86.344%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 14.743 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.603     8.223    cnt[0]_i_1_n_0
    SLICE_X1Y65          FDCE                                         r  cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.344    14.743    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.324    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X1Y65          FDCE (Setup_fdce_C_CE)      -0.244    14.788    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.428ns (13.656%)  route 2.706ns (86.344%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 14.743 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.455     5.089    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.269     5.358 f  cnt_reg[17]/Q
                         net (fo=2, routed)           0.571     5.929    cnt_reg[17]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.053     5.982 f  led[7]_i_9/O
                         net (fo=1, routed)           0.448     6.431    led[7]_i_9_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.053     6.484 r  led[7]_i_5/O
                         net (fo=35, routed)          1.083     7.567    led[7]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.053     7.620 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.603     8.223    cnt[0]_i_1_n_0
    SLICE_X1Y65          FDCE                                         r  cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.344    14.743    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.324    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X1Y65          FDCE (Setup_fdce_C_CE)      -0.244    14.788    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.954%)  route 0.115ns (39.046%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.577     1.759    clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.100     1.859 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.115     1.974    cnt_reg[22]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.028     2.002 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     2.002    cnt[20]_i_3_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.053 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    cnt_reg[20]_i_1_n_5
    SLICE_X1Y64          FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.778     2.224    clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.465     1.759    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.071     1.830    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.840%)  route 0.115ns (39.160%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.580     1.762    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.100     1.862 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.115     1.978    cnt_reg[2]
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.028     2.006 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     2.006    cnt[0]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.057 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.057    cnt_reg[0]_i_2_n_5
    SLICE_X1Y59          FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.782     2.228    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.466     1.762    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.071     1.833    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.579     1.761    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.100     1.861 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.141     2.002    cnt_reg[11]
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.028     2.030 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.030    cnt[8]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.079 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    cnt_reg[8]_i_1_n_4
    SLICE_X1Y61          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.781     2.227    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.466     1.761    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.071     1.832    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.577     1.759    clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.100     1.859 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.141     2.000    cnt_reg[23]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.028     2.028 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     2.028    cnt[20]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.077 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    cnt_reg[20]_i_1_n_4
    SLICE_X1Y64          FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.778     2.224    clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.465     1.759    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.071     1.830    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.579     1.761    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.100     1.861 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.141     2.002    cnt_reg[7]
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.028     2.030 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.030    cnt[4]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.079 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    cnt_reg[4]_i_1_n_4
    SLICE_X1Y60          FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.781     2.227    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.466     1.761    
    SLICE_X1Y60          FDCE (Hold_fdce_C_D)         0.071     1.832    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.578     1.760    clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.100     1.860 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.141     2.001    cnt_reg[15]
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.028     2.029 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.029    cnt[12]_i_2_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.078 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_4
    SLICE_X1Y62          FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.779     2.225    clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.465     1.760    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.071     1.831    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.576     1.758    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.141     1.999    cnt_reg[31]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.028     2.027 r  cnt[28]_i_2/O
                         net (fo=1, routed)           0.000     2.027    cnt[28]_i_2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.076 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt_reg[28]_i_1_n_4
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.776     2.222    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.464     1.758    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.071     1.829    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.737%)  route 0.141ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.580     1.762    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.100     1.862 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.141     2.003    cnt_reg[3]
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.028     2.031 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.031    cnt[0]_i_4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.080 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.080    cnt_reg[0]_i_2_n_4
    SLICE_X1Y59          FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.782     2.228    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.466     1.762    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.071     1.833    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.177ns (55.525%)  route 0.142ns (44.475%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.577     1.759    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.100     1.859 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.142     2.001    cnt_reg[19]
    SLICE_X1Y63          LUT5 (Prop_lut5_I0_O)        0.028     2.029 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.029    cnt[16]_i_2_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.078 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[16]_i_1_n_4
    SLICE_X1Y63          FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.778     2.224    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.465     1.759    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.071     1.830    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.177ns (55.525%)  route 0.142ns (44.475%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.577     1.759    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.100     1.859 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.142     2.001    cnt_reg[27]
    SLICE_X1Y65          LUT5 (Prop_lut5_I0_O)        0.028     2.029 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     2.029    cnt[24]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.078 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[24]_i_1_n_4
    SLICE_X1Y65          FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.777     2.223    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.464     1.759    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.071     1.830    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y62    led_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y62    led_reg[6]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X2Y62    led_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X3Y61    cnt_inc_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y59    cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y61    cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y61    cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y62    cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y62    cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y62    led_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y62    led_reg[6]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y62    led_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y62    led_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y62    led_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y62    led_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y66    cnt_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y66    cnt_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y66    cnt_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y66    cnt_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y65    cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y65    cnt_reg[25]/C



