v 4
file . "as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20210825193332.899":
  entity as_ram at 2( 42) + 0 on 97;
  architecture behavior of as_ram at 16( 325) + 0 on 98;
file . "tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20210825193332.908":
  entity tb_as_ram at 1( 0) + 0 on 99;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 100;
