Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Mar  5 10:17:57 2020
| Host             : eee-bumblebee running 64-bit major release  (build 9200)
| Command          : report_power -file Hybrid_LHT_power_routed.rpt -pb Hybrid_LHT_power_summary_routed.pb -rpx Hybrid_LHT_power_routed.rpx
| Design           : Hybrid_LHT
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.086        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.486        |
| Device Static (W)        | 0.600        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.041 |        3 |       --- |             --- |
| CLB Logic      |     0.415 |    62833 |       --- |             --- |
|   LUT as Logic |     0.406 |    42814 |    230400 |           18.58 |
|   Register     |     0.007 |     8429 |    460800 |            1.83 |
|   CARRY8       |     0.002 |      239 |     28800 |            0.83 |
|   Others       |     0.000 |      432 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     6656 |    230400 |            2.89 |
| Signals        |     0.733 |    53863 |       --- |             --- |
| Block RAM      |     0.261 |       90 |       312 |           28.85 |
| DSPs           |     0.037 |       61 |      1728 |            3.53 |
| Static Power   |     0.600 |          |           |                 |
| Total          |     2.086 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.871 |       1.726 |      0.144 |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |
| Vccbram         |       0.850 |     0.024 |       0.022 |      0.002 |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.026 |       0.000 |      0.026 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| MWCLK | clk    |             8.3 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Hybrid_LHT                        |     1.486 |
|   u_Hybrid_LHT_Accumulator        |     0.716 |
|     u_Accumulator_with_Switches   |     0.689 |
|       GEN_LABEL[0].u_Accumulator  |     0.011 |
|       GEN_LABEL[10].u_Accumulator |     0.011 |
|       GEN_LABEL[11].u_Accumulator |     0.013 |
|       GEN_LABEL[12].u_Accumulator |     0.011 |
|       GEN_LABEL[13].u_Accumulator |     0.011 |
|       GEN_LABEL[14].u_Accumulator |     0.010 |
|       GEN_LABEL[15].u_Accumulator |     0.011 |
|       GEN_LABEL[16].u_Accumulator |     0.012 |
|       GEN_LABEL[17].u_Accumulator |     0.012 |
|       GEN_LABEL[18].u_Accumulator |     0.010 |
|       GEN_LABEL[19].u_Accumulator |     0.011 |
|       GEN_LABEL[1].u_Accumulator  |     0.012 |
|       GEN_LABEL[20].u_Accumulator |     0.012 |
|       GEN_LABEL[21].u_Accumulator |     0.010 |
|       GEN_LABEL[22].u_Accumulator |     0.012 |
|       GEN_LABEL[23].u_Accumulator |     0.011 |
|       GEN_LABEL[24].u_Accumulator |     0.011 |
|       GEN_LABEL[25].u_Accumulator |     0.010 |
|       GEN_LABEL[26].u_Accumulator |     0.011 |
|       GEN_LABEL[27].u_Accumulator |     0.012 |
|       GEN_LABEL[28].u_Accumulator |     0.013 |
|       GEN_LABEL[29].u_Accumulator |     0.011 |
|       GEN_LABEL[2].u_Accumulator  |     0.011 |
|       GEN_LABEL[30].u_Accumulator |     0.011 |
|       GEN_LABEL[31].u_Accumulator |     0.011 |
|       GEN_LABEL[32].u_Accumulator |     0.011 |
|       GEN_LABEL[33].u_Accumulator |     0.012 |
|       GEN_LABEL[34].u_Accumulator |     0.011 |
|       GEN_LABEL[35].u_Accumulator |     0.013 |
|       GEN_LABEL[36].u_Accumulator |     0.014 |
|       GEN_LABEL[37].u_Accumulator |     0.012 |
|       GEN_LABEL[38].u_Accumulator |     0.012 |
|       GEN_LABEL[39].u_Accumulator |     0.011 |
|       GEN_LABEL[3].u_Accumulator  |     0.012 |
|       GEN_LABEL[40].u_Accumulator |     0.010 |
|       GEN_LABEL[41].u_Accumulator |     0.011 |
|       GEN_LABEL[42].u_Accumulator |     0.010 |
|       GEN_LABEL[43].u_Accumulator |     0.011 |
|       GEN_LABEL[44].u_Accumulator |     0.012 |
|       GEN_LABEL[45].u_Accumulator |     0.010 |
|       GEN_LABEL[46].u_Accumulator |     0.012 |
|       GEN_LABEL[47].u_Accumulator |     0.011 |
|       GEN_LABEL[48].u_Accumulator |     0.011 |
|       GEN_LABEL[49].u_Accumulator |     0.010 |
|       GEN_LABEL[4].u_Accumulator  |     0.012 |
|       GEN_LABEL[50].u_Accumulator |     0.011 |
|       GEN_LABEL[51].u_Accumulator |     0.011 |
|       GEN_LABEL[52].u_Accumulator |     0.011 |
|       GEN_LABEL[53].u_Accumulator |     0.012 |
|       GEN_LABEL[54].u_Accumulator |     0.011 |
|       GEN_LABEL[55].u_Accumulator |     0.011 |
|       GEN_LABEL[56].u_Accumulator |     0.013 |
|       GEN_LABEL[57].u_Accumulator |     0.011 |
|       GEN_LABEL[58].u_Accumulator |     0.013 |
|       GEN_LABEL[59].u_Accumulator |     0.013 |
|       GEN_LABEL[5].u_Accumulator  |     0.013 |
|       GEN_LABEL[6].u_Accumulator  |     0.011 |
|       GEN_LABEL[7].u_Accumulator  |     0.015 |
|       GEN_LABEL[8].u_Accumulator  |     0.011 |
|       GEN_LABEL[9].u_Accumulator  |     0.013 |
|   u_Hybrid_LHT_Kernel             |     0.770 |
|     u_Extract_Active_Votes        |     0.028 |
|     u_Gradient_Kernel_System      |     0.476 |
|       u_Get_Index_and_Fix_Limits  |     0.104 |
|       u_Hough_Kernel              |     0.371 |
+-----------------------------------+-----------+


