{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:52:49 2011 " "Info: Processing started: Wed Nov 30 21:52:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dspjtag.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dspjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSPJTAG-BEH " "Info: Found design unit 1: DSPJTAG-BEH" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DSPJTAG " "Info: Found entity 1: DSPJTAG" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSPJTAG " "Info: Elaborating entity \"DSPJTAG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DSPJTAG.vhd" "Mult0" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Info: Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EXT_EMU0 " "Warning: Inserted always-enabled tri-state buffer between \"EXT_EMU0\" and its non-tri-state driver." {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EXT_EMU1 " "Warning: Inserted always-enabled tri-state buffer between \"EXT_EMU1\" and its non-tri-state driver." {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 32 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "F1_EMU0 " "Warning: Bidir \"F1_EMU0\" has no driver" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "F1_EMU1 " "Warning: Bidir \"F1_EMU1\" has no driver" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "EXT_EMU0 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"EXT_EMU0\" is moved to its source" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 31 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "EXT_EMU1 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"EXT_EMU1\" is moved to its source" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 32 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "EXT_EMU0~synth " "Warning: Node \"EXT_EMU0~synth\"" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "EXT_EMU1~synth " "Warning: Node \"EXT_EMU1~synth\"" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "F1_XWRSTz VCC " "Warning (13410): Pin \"F1_XWRSTz\" is stuck at VCC" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "F1_PORz VCC " "Warning (13410): Pin \"F1_PORz\" is stuck at VCC" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Info: Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Info: Implemented 6 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Info: Implemented 225 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:52:54 2011 " "Info: Processing ended: Wed Nov 30 21:52:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:52:56 2011 " "Info: Processing started: Wed Nov 30 21:52:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSPJTAG EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"DSPJTAG\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_12M Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK_12M\" to use Global clock in PIN 12" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.064 ns register register " "Info: Estimated most critical path is register to register delay of 24.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[7\] 1 REG LAB_X6_Y3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y3; Fanout = 14; REG Node = 'COUNTER\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[7] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.740 ns) 3.031 ns LessThan0~0 2 COMB LAB_X4_Y2 2 " "Info: 2: + IC(2.291 ns) + CELL(0.740 ns) = 3.031 ns; Loc. = LAB_X4_Y2; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { COUNTER[7] LessThan0~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.511 ns) 5.305 ns LessThan0~4 3 COMB LAB_X4_Y3 22 " "Info: 3: + IC(1.763 ns) + CELL(0.511 ns) = 5.305 ns; Loc. = LAB_X4_Y3; Fanout = 22; COMB Node = 'LessThan0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.200 ns) 7.579 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3 4 COMB LAB_X5_Y2 5 " "Info: 4: + IC(2.074 ns) + CELL(0.200 ns) = 7.579 ns; Loc. = LAB_X5_Y2; Fanout = 5; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 } "NODE_NAME" } } { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.978 ns) 11.002 ns Add3~37 5 COMB LAB_X3_Y3 2 " "Info: 5: + IC(2.445 ns) + CELL(0.978 ns) = 11.002 ns; Loc. = LAB_X3_Y3; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 11.125 ns Add3~32 6 COMB LAB_X3_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 11.125 ns; Loc. = LAB_X3_Y3; Fanout = 2; COMB Node = 'Add3~32'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~37 Add3~32 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 11.524 ns Add3~27 7 COMB LAB_X3_Y3 5 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 11.524 ns; Loc. = LAB_X3_Y3; Fanout = 5; COMB Node = 'Add3~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add3~32 Add3~27 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 12.758 ns Add3~20 8 COMB LAB_X3_Y3 2 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 12.758 ns; Loc. = LAB_X3_Y3; Fanout = 2; COMB Node = 'Add3~20'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add3~27 Add3~20 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.625 ns) + CELL(0.747 ns) 16.130 ns LessThan4~22 9 COMB LAB_X7_Y2 1 " "Info: 9: + IC(2.625 ns) + CELL(0.747 ns) = 16.130 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'LessThan4~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { Add3~20 LessThan4~22 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.253 ns LessThan4~17 10 COMB LAB_X7_Y2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 16.253 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'LessThan4~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LessThan4~22 LessThan4~17 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.376 ns LessThan4~12 11 COMB LAB_X7_Y2 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 16.376 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'LessThan4~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LessThan4~17 LessThan4~12 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 16.775 ns LessThan4~7 12 COMB LAB_X7_Y2 1 " "Info: 12: + IC(0.000 ns) + CELL(0.399 ns) = 16.775 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'LessThan4~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { LessThan4~12 LessThan4~7 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 18.009 ns LessThan4~0 13 COMB LAB_X7_Y2 4 " "Info: 13: + IC(0.000 ns) + CELL(1.234 ns) = 18.009 ns; Loc. = LAB_X7_Y2; Fanout = 4; COMB Node = 'LessThan4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { LessThan4~7 LessThan4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 19.189 ns Add4~0 14 COMB LAB_X7_Y2 3 " "Info: 14: + IC(0.440 ns) + CELL(0.740 ns) = 19.189 ns; Loc. = LAB_X7_Y2; Fanout = 3; COMB Node = 'Add4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { LessThan4~0 Add4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.200 ns) 21.466 ns kickoff_num_CDCL6010~2 15 COMB LAB_X7_Y1 1 " "Info: 15: + IC(2.077 ns) + CELL(0.200 ns) = 21.466 ns; Loc. = LAB_X7_Y1; Fanout = 1; COMB Node = 'kickoff_num_CDCL6010~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Add4~0 kickoff_num_CDCL6010~2 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(1.061 ns) 24.064 ns kickoff_num_CDCL6010\[2\] 16 REG LAB_X7_Y2 9 " "Info: 16: + IC(1.537 ns) + CELL(1.061 ns) = 24.064 ns; Loc. = LAB_X7_Y2; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.812 ns ( 36.62 % ) " "Info: Total cell delay = 8.812 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.252 ns ( 63.38 % ) " "Info: Total interconnect delay = 15.252 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.064 ns" { COUNTER[7] LessThan0~0 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 Add3~32 Add3~27 Add3~20 LessThan4~22 LessThan4~17 LessThan4~12 LessThan4~7 LessThan4~0 Add4~0 kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Info: Average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_EMU0 a permanently enabled " "Info: Pin EXT_EMU0 has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { EXT_EMU0 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_EMU0" } } } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 31 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_EMU0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/91/quartus/TIMENET/DSPJTAG/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_EMU1 a permanently enabled " "Info: Pin EXT_EMU1 has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { EXT_EMU1 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_EMU1" } } } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 32 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_EMU1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/91/quartus/TIMENET/DSPJTAG/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F1_EMU0 a permanently disabled " "Info: Pin F1_EMU0 has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { F1_EMU0 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_EMU0" } } } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 39 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_EMU0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/91/quartus/TIMENET/DSPJTAG/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F1_EMU1 a permanently disabled " "Info: Pin F1_EMU1 has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { F1_EMU1 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_EMU1" } } } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_EMU1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/91/quartus/TIMENET/DSPJTAG/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.fit.smsg " "Info: Generated suppressed messages file D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:52:58 2011 " "Info: Processing ended: Wed Nov 30 21:52:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:53:00 2011 " "Info: Processing started: Wed Nov 30 21:53:00 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:53:01 2011 " "Info: Processing ended: Wed Nov 30 21:53:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:53:03 2011 " "Info: Processing started: Wed Nov 30 21:53:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12M " "Info: Assuming node \"CLK_12M\" is an undefined clock" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12M register COUNTER\[0\] register kickoff_num_CDCL6010\[2\] 43.86 MHz 22.802 ns Internal " "Info: Clock \"CLK_12M\" has Internal fmax of 43.86 MHz between source register \"COUNTER\[0\]\" and destination register \"kickoff_num_CDCL6010\[2\]\" (period= 22.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.093 ns + Longest register register " "Info: + Longest register to register delay is 22.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[0\] 1 REG LC_X5_Y3_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N4; Fanout = 6; REG Node = 'COUNTER\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[0] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.511 ns) 2.451 ns LessThan0~2 2 COMB LC_X4_Y3_N0 1 " "Info: 2: + IC(1.940 ns) + CELL(0.511 ns) = 2.451 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { COUNTER[0] LessThan0~2 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.200 ns) 3.800 ns LessThan0~3 3 COMB LC_X4_Y3_N9 5 " "Info: 3: + IC(1.149 ns) + CELL(0.200 ns) = 3.800 ns; Loc. = LC_X4_Y3_N9; Fanout = 5; COMB Node = 'LessThan0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { LessThan0~2 LessThan0~3 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.740 ns) 5.270 ns LessThan0~4 4 COMB LC_X4_Y3_N7 22 " "Info: 4: + IC(0.730 ns) + CELL(0.740 ns) = 5.270 ns; Loc. = LC_X4_Y3_N7; Fanout = 22; COMB Node = 'LessThan0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.200 ns) 7.311 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3 5 COMB LC_X5_Y2_N8 5 " "Info: 5: + IC(1.841 ns) + CELL(0.200 ns) = 7.311 ns; Loc. = LC_X5_Y2_N8; Fanout = 5; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 } "NODE_NAME" } } { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(0.747 ns) 10.368 ns Add3~37 6 COMB LC_X3_Y3_N2 2 " "Info: 6: + IC(2.310 ns) + CELL(0.747 ns) = 10.368 ns; Loc. = LC_X3_Y3_N2; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.491 ns Add3~32 7 COMB LC_X3_Y3_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 10.491 ns; Loc. = LC_X3_Y3_N3; Fanout = 2; COMB Node = 'Add3~32'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~37 Add3~32 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 10.752 ns Add3~27 8 COMB LC_X3_Y3_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 10.752 ns; Loc. = LC_X3_Y3_N4; Fanout = 5; COMB Node = 'Add3~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add3~32 Add3~27 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 11.727 ns Add3~10 9 COMB LC_X3_Y3_N7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 11.727 ns; Loc. = LC_X3_Y3_N7; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add3~27 Add3~10 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.747 ns) 15.324 ns LessThan4~12 10 COMB LC_X7_Y2_N3 1 " "Info: 10: + IC(2.850 ns) + CELL(0.747 ns) = 15.324 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'LessThan4~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { Add3~10 LessThan4~12 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 15.585 ns LessThan4~7 11 COMB LC_X7_Y2_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.261 ns) = 15.585 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; COMB Node = 'LessThan4~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LessThan4~12 LessThan4~7 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.560 ns LessThan4~0 12 COMB LC_X7_Y2_N5 4 " "Info: 12: + IC(0.000 ns) + CELL(0.975 ns) = 16.560 ns; Loc. = LC_X7_Y2_N5; Fanout = 4; COMB Node = 'LessThan4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan4~7 LessThan4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 17.837 ns Add4~0 13 COMB LC_X7_Y2_N7 3 " "Info: 13: + IC(0.766 ns) + CELL(0.511 ns) = 17.837 ns; Loc. = LC_X7_Y2_N7; Fanout = 3; COMB Node = 'Add4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { LessThan4~0 Add4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.200 ns) 19.762 ns kickoff_num_CDCL6010~2 14 COMB LC_X7_Y1_N0 1 " "Info: 14: + IC(1.725 ns) + CELL(0.200 ns) = 19.762 ns; Loc. = LC_X7_Y1_N0; Fanout = 1; COMB Node = 'kickoff_num_CDCL6010~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { Add4~0 kickoff_num_CDCL6010~2 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.591 ns) 22.093 ns kickoff_num_CDCL6010\[2\] 15 REG LC_X7_Y2_N8 9 " "Info: 15: + IC(1.740 ns) + CELL(0.591 ns) = 22.093 ns; Loc. = LC_X7_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.042 ns ( 31.87 % ) " "Info: Total cell delay = 7.042 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.051 ns ( 68.13 % ) " "Info: Total interconnect delay = 15.051 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.093 ns" { COUNTER[0] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 Add3~32 Add3~27 Add3~10 LessThan4~12 LessThan4~7 LessThan4~0 Add4~0 kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.093 ns" { COUNTER[0] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 {} Add3~37 {} Add3~32 {} Add3~27 {} Add3~10 {} LessThan4~12 {} LessThan4~7 {} LessThan4~0 {} Add4~0 {} kickoff_num_CDCL6010~2 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 1.940ns 1.149ns 0.730ns 1.841ns 2.310ns 0.000ns 0.000ns 0.000ns 2.850ns 0.000ns 0.000ns 0.766ns 1.725ns 1.740ns } { 0.000ns 0.511ns 0.200ns 0.740ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 0.747ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns kickoff_num_CDCL6010\[2\] 2 REG LC_X7_Y2_N8 9 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns COUNTER\[0\] 2 REG LC_X5_Y3_N4 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N4; Fanout = 6; REG Node = 'COUNTER\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.093 ns" { COUNTER[0] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 Add3~32 Add3~27 Add3~10 LessThan4~12 LessThan4~7 LessThan4~0 Add4~0 kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.093 ns" { COUNTER[0] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 {} Add3~37 {} Add3~32 {} Add3~27 {} Add3~10 {} LessThan4~12 {} LessThan4~7 {} LessThan4~0 {} Add4~0 {} kickoff_num_CDCL6010~2 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 1.940ns 1.149ns 0.730ns 1.841ns 2.310ns 0.000ns 0.000ns 0.000ns 2.850ns 0.000ns 0.000ns 0.766ns 1.725ns 1.740ns } { 0.000ns 0.511ns 0.200ns 0.740ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 0.747ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SDATA_D SDATA_CDCL6010 CLK_12M 2.416 ns register " "Info: tsu for register \"SDATA_D\" (data pin = \"SDATA_CDCL6010\", clock pin = \"CLK_12M\") is 2.416 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.431 ns + Longest pin register " "Info: + Longest pin to register delay is 5.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDATA_CDCL6010 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'SDATA_CDCL6010'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDATA_CDCL6010 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDATA_CDCL6010~0 2 COMB IOC_X4_Y5_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X4_Y5_N1; Fanout = 1; COMB Node = 'SDATA_CDCL6010~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.740 ns) 4.535 ns SDATA_D~0 3 COMB LC_X6_Y4_N1 1 " "Info: 3: + IC(2.663 ns) + CELL(0.740 ns) = 4.535 ns; Loc. = LC_X6_Y4_N1; Fanout = 1; COMB Node = 'SDATA_D~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { SDATA_CDCL6010~0 SDATA_D~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.431 ns SDATA_D 4 REG LC_X6_Y4_N2 2 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 5.431 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SDATA_D~0 SDATA_D } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 45.35 % ) " "Info: Total cell delay = 2.463 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.968 ns ( 54.65 % ) " "Info: Total interconnect delay = 2.968 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.663ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SDATA_D 2 REG LC_X6_Y4_N2 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.663ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12M F1_TRST F1_TRST~reg0 8.772 ns register " "Info: tco from clock \"CLK_12M\" to destination pin \"F1_TRST\" through register \"F1_TRST~reg0\" is 8.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns F1_TRST~reg0 2 REG LC_X5_Y1_N6 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'F1_TRST~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} F1_TRST~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.048 ns + Longest register pin " "Info: + Longest register to pin delay is 5.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_TRST~reg0 1 REG LC_X5_Y1_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'F1_TRST~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_TRST~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(2.322 ns) 5.048 ns F1_TRST 2 PIN PIN_96 0 " "Info: 2: + IC(2.726 ns) + CELL(2.322 ns) = 5.048 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'F1_TRST'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.00 % ) " "Info: Total cell delay = 2.322 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 54.00 % ) " "Info: Total interconnect delay = 2.726 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { F1_TRST~reg0 {} F1_TRST {} } { 0.000ns 2.726ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} F1_TRST~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { F1_TRST~reg0 {} F1_TRST {} } { 0.000ns 2.726ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "EXT_EMU1~reg0 F1_EMU1 CLK_12M -1.121 ns register " "Info: th for register \"EXT_EMU1~reg0\" (data pin = \"F1_EMU1\", clock pin = \"CLK_12M\") is -1.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns EXT_EMU1~reg0 2 REG LC_X5_Y1_N8 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; REG Node = 'EXT_EMU1~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.690 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_EMU1 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'F1_EMU1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_EMU1 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns F1_EMU1~0 2 COMB IOC_X8_Y2_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y2_N2; Fanout = 1; COMB Node = 'F1_EMU1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { F1_EMU1 F1_EMU1~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(1.183 ns) 4.690 ns EXT_EMU1~reg0 3 REG LC_X5_Y1_N8 2 " "Info: 3: + IC(2.375 ns) + CELL(1.183 ns) = 4.690 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; REG Node = 'EXT_EMU1~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 49.36 % ) " "Info: Total cell delay = 2.315 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 50.64 % ) " "Info: Total interconnect delay = 2.375 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { F1_EMU1 F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { F1_EMU1 {} F1_EMU1~0 {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 2.375ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { F1_EMU1 F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { F1_EMU1 {} F1_EMU1~0 {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 2.375ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:53:04 2011 " "Info: Processing ended: Wed Nov 30 21:53:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:53:07 2011 " "Info: Processing started: Wed Nov 30 21:53:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DSPJTAG.vho DSPJTAG_vhd.sdo D:/altera/91/quartus/TIMENET/DSPJTAG/simulation/modelsim/ simulation " "Info: Generated files \"DSPJTAG.vho\" and \"DSPJTAG_vhd.sdo\" in directory \"D:/altera/91/quartus/TIMENET/DSPJTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:53:08 2011 " "Info: Processing ended: Wed Nov 30 21:53:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
