

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary'
================================================================
* Date:           Sat Oct 15 11:10:35 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      811|    33645|  4.055 us|  0.168 ms|  811|  33645|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_138           |A_IO_L2_in_intra_trans           |        1|      515|   5.000 ns|   2.575 us|    1|  515|       no|
        |grp_A_IO_L2_in_inter_trans_boundary_fu_148  |A_IO_L2_in_inter_trans_boundary  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_280_1     |      808|    33128|  202 ~ 8282|          -|          -|     4|        no|
        | + VITIS_LOOP_281_2    |      200|     8280|   50 ~ 2070|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_282_3  |       48|     2068|    12 ~ 517|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       46|      360|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      209|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       78|      632|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_boundary_fu_148  |A_IO_L2_in_inter_trans_boundary  |        0|   0|  11|   70|    0|
    |grp_A_IO_L2_in_intra_trans_fu_138           |A_IO_L2_in_intra_trans           |        0|   0|  35|  290|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0|  46|  360|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_local_A_ping_V  |        8|  0|   0|    0|     8|  256|     1|         2048|
    |local_A_pong_V_U  |A_IO_L2_in_local_A_ping_V  |        8|  0|   0|    0|     8|  256|     1|         2048|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                           |       16|  0|   0|    0|    16|  512|     2|         4096|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_14_fu_181_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_15_fu_197_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_fu_169_p2              |         +|   0|  0|  10|           3|           1|
    |icmp_ln1069_18_fu_175_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_19_fu_191_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_fu_163_p2            |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_203_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  63|          21|          19|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  37|          7|    1|          7|
    |ap_done                                                  |   9|          2|    1|          2|
    |arb_3_reg_126                                            |   9|          2|    1|          2|
    |c0_V_fu_52                                               |   9|          2|    3|          6|
    |c1_V_reg_78                                              |   9|          2|    3|          6|
    |c2_V_reg_102                                             |   9|          2|    3|          6|
    |fifo_A_A_IO_L2_in_173_read                               |   9|          2|    1|          2|
    |fifo_A_PE_1_079_write                                    |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_138_intra_trans_en_offset  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_138_local_A_q0             |  14|          3|  256|        768|
    |intra_trans_en_5_reg_89                                  |   9|          2|    1|          2|
    |intra_trans_en_6_reg_113                                 |   9|          2|    1|          2|
    |local_A_ping_V_ce0                                       |   9|          2|    1|          2|
    |local_A_ping_V_ce1                                       |   9|          2|    1|          2|
    |local_A_ping_V_we1                                       |   9|          2|    1|          2|
    |local_A_pong_V_ce0                                       |   9|          2|    1|          2|
    |local_A_pong_V_ce1                                       |   9|          2|    1|          2|
    |local_A_pong_V_we1                                       |   9|          2|    1|          2|
    |real_start                                               |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 209|         45|  280|        822|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |add_ln870_14_reg_227                                     |  3|   0|    3|          0|
    |add_ln870_15_reg_235                                     |  3|   0|    3|          0|
    |add_ln870_reg_219                                        |  3|   0|    3|          0|
    |ap_CS_fsm                                                |  6|   0|    6|          0|
    |ap_done_reg                                              |  1|   0|    1|          0|
    |arb_3_reg_126                                            |  1|   0|    1|          0|
    |c0_V_fu_52                                               |  3|   0|    3|          0|
    |c1_V_reg_78                                              |  3|   0|    3|          0|
    |c2_V_reg_102                                             |  3|   0|    3|          0|
    |grp_A_IO_L2_in_inter_trans_boundary_fu_148_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_138_ap_start_reg           |  1|   0|    1|          0|
    |intra_trans_en_5_reg_89                                  |  1|   0|    1|          0|
    |intra_trans_en_6_reg_113                                 |  1|   0|    1|          0|
    |intra_trans_en_reg_64                                    |  1|   0|    1|          0|
    |start_once_reg                                           |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 32|   0|   32|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary|  return value|
|fifo_A_A_IO_L2_in_173_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_PE_1_079_din            |  out|   32|     ap_fifo|        fifo_A_PE_1_079|       pointer|
|fifo_A_PE_1_079_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_1_079|       pointer|
|fifo_A_PE_1_079_write          |  out|    1|     ap_fifo|        fifo_A_PE_1_079|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

