#ifndef PANEL_AC094_P_3_A0004_H
#define PANEL_AC094_P_3_A0004_H

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	4

#define SDC_AUTO_MIN_FPS_CMD_OFFSET 2
#define SDC_MANUAL_MIN_FPS_CMD_OFFSET 2
#define SDC_AUTO_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MANUAL_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MIN_FPS_CMD_SIZE 2

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
};

enum SEED_MODE_ID {
	VIVID = 100,
	EXPERT = 101,
	NATURAL = 102,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc60_dv2[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_dv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 11, {0x90,0x02,0x03,0x04,0x06,0x07,0x02,0x03,0x04,0x06,0x07}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xB0,0x30,0x23,0x28,0x07,0xFD,0xFC,0x02,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xEE,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x69,0x4E,0x34,0x19,0xE7,0xCC,0xB2,0x97,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xF0,0x22,0x21,0x18,0x00,0xFE,0xEF,0xF4,0xAC}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x5E,0x46,0x2F,0x16,0xEA,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 9,  {0x8C,0x08,0x0D,0x0D,0x0C,0x09,0x05,0x03,0x00}},
	{REGFLAG_CMD, 9,  {0x8D,0x0D,0x0F,0x0B,0x08,0x06,0x04,0x03,0x00}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x10,0x08,0x00,0x0F,0x70}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc60_dv3[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_dv3[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc60_dv5[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_dv5[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	/* EM_DUTY, 92.5*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x15,0x08,0x08,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x1C,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x2C,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* 4 black frame */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0x81,0x43}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* page0 */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table dsi_on_cmd_sdc60_dv7[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* 4 black frame */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0x81,0x43}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_dvgamma[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* 4 black frame */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0x81,0x43}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* !!! gamma re-write,they must at the last,please add code before them!!! */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2F}},
	{REGFLAG_CMD, 2,  {0x99,0x98}},
	{REGFLAG_CMD, 6,  {0x95,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x96,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x97,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x99,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
	/* !!! gamma re-write,they must at the last,please add code before them!!! */
};

/* --------------- timing@fhd_sdc_90 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc90_dv2[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}}, /* 90HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_dv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 11, {0x90,0x02,0x03,0x04,0x06,0x07,0x02,0x03,0x04,0x06,0x07}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xB0,0x30,0x23,0x28,0x07,0xFD,0xFC,0x02,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xEE,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x69,0x4E,0x34,0x19,0xE7,0xCC,0xB2,0x97,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xF0,0x22,0x21,0x18,0x00,0xFE,0xEF,0xF4,0xAC}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x5E,0x46,0x2F,0x16,0xEA,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 9,  {0x8C,0x08,0x0D,0x0D,0x0C,0x09,0x05,0x03,0x00}},
	{REGFLAG_CMD, 9,  {0x8D,0x0D,0x0F,0x0B,0x08,0x06,0x04,0x03,0x00}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x10,0x08,0x00,0x0F,0x70}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}}, /* 90HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc90_dv3[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}}, /* 90HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_dv3[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}}, /* 90HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc90_dv5[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3,  {0x00,0x00,0x00}},

};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_dv5[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	/* EM_DUTY, 92.5*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x15,0x08,0x08,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x1C,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x46,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* page0 */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc90[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3,  {0x00,0x00,0x00}},

};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table dsi_on_cmd_sdc90_dv7[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_dvgamma[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	/* !!! gamma re-write,they must at the last,please add code before them!!! */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2F}},
	{REGFLAG_CMD, 2,  {0x99,0xA4}},
	{REGFLAG_CMD, 6,  {0x95,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x96,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x97,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x99,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
	/* !!! gamma re-write,they must at the last,please add code before them!!! */
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc120_dv2[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}}, /* 120HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBD,0x45}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_dv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 11, {0x90,0x02,0x03,0x04,0x06,0x07,0x02,0x03,0x04,0x06,0x07}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xB0,0x30,0x23,0x28,0x07,0xFD,0xFC,0x02,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xEE,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x69,0x4E,0x34,0x19,0xE7,0xCC,0xB2,0x97,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xF0,0x22,0x21,0x18,0x00,0xFE,0xEF,0xF4,0xAC}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x5E,0x46,0x2F,0x16,0xEA,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 9,  {0x8C,0x08,0x0D,0x0D,0x0C,0x09,0x05,0x03,0x00}},
	{REGFLAG_CMD, 9,  {0x8D,0x0D,0x0F,0x0B,0x08,0x06,0x04,0x03,0x00}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x10,0x08,0x00,0x0F,0x70}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}}, /* 120HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBD,0x45}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc120_dv3[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_dv3[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}}, /* 120hz */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc120_dv5[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_dv5[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	/* EM_DUTY, 92.5*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x15,0x08,0x08,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x1C,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_sdc120[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0x80}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x2C,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table dsi_on_cmd_sdc120_dv7[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_dvgamma[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	/* !!! gamma re-write,they must at the last,please add code before them!!!*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2F}},
	{REGFLAG_CMD, 2,  {0x99,0x98}},
	{REGFLAG_CMD, 6,  {0x95,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x96,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x97,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x99,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
	/* !!! gamma re-write,they must at the last,please add code before them!!!*/
};

/* --------------- timing@fhd_oplus_oa120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_oa120_dv2[] = {
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}}, /* 120HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBD,0x45}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_dv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 11, {0x90,0x02,0x03,0x04,0x06,0x07,0x02,0x03,0x04,0x06,0x07}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xB0,0x30,0x23,0x28,0x07,0xFD,0xFC,0x02,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xEE,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x69,0x4E,0x34,0x19,0xE7,0xCC,0xB2,0x97,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8B,0x68,0x45,0x21,0xDF,0xBB,0x98,0x75,0xF0,0x22,0x21,0x18,0x00,0xFE,0xEF,0xF4,0xAC}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x7D,0x5E,0x3E,0x1E,0xE2,0xC2,0xA2,0x83,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x6A,0x4F,0x35,0x19,0xE7,0xCB,0xB1,0x96,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x5E,0x46,0x2F,0x17,0xE9,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x66,0x4C,0x33,0x18,0xE8,0xCD,0xB4,0x9A,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x5E,0x46,0x2F,0x16,0xEA,0xD1,0xBA,0xA2,0xE0,0x22,0x21,0x20,0x00,0x00,0xF1,0xF0,0xAC}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 9,  {0x8C,0x08,0x0D,0x0D,0x0C,0x09,0x05,0x03,0x00}},
	{REGFLAG_CMD, 9,  {0x8D,0x0D,0x0F,0x0B,0x08,0x06,0x04,0x03,0x00}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x10,0x08,0x00,0x0F,0x70}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x00}}, /* 120HZ */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBD,0x45}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_oa120_dv3[] = {
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}}, /* 120hz */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_dv3[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}}, /* 120hz */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_oa120_dv5[] = {
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3,  {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_dv5[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* OD */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5,  {0x97,0xFE,0x0F,0xFF,0x0F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	/* EM_DUTY, 92.5*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x57,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x15,0x08,0x08,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x1C,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 5, {0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA5,0x04,0x04,0x04,0x04,0x04,0x15,0x10,0x04,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD, 18, {0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAA,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 18, {0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD, 19, {0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x00,0x20,0x10,0x23}},
	{REGFLAG_CMD, 19, {0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD, 19, {0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD, 19, {0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD, 19, {0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD, 19, {0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*CTC*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0xBA,0x8B,0x5D,0x2D,0xD3,0xA3,0x75,0x46,0xF0,0x30,0x66,0x56,0x15,0xEB,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0xB1,0x85,0x00,0x2A,0xD6,0xA8,0x7B,0x4F,0xF0,0x30,0x63,0x2C,0x00,0xFA,0xFC,0xB2,0xA9}},
	{REGFLAG_CMD, 9, {0x8D,0x04,0x10,0x10,0x10,0x0D,0x06,0x06,0x06}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x34,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table timing_switch_cmd_oa120[] = {
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},   //cmd Q start
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},    //cmd Q done
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table dsi_on_cmd_oa120_dv7[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120_dvgamma[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	/* peak luminance 1023 enable */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0xA0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x74,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD5, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF2, 0x00}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	{REGFLAG_CMD, 2, {0xF2, 0x01}},
	/* EM_DUTY, 93.3*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x64}},
	{REGFLAG_CMD, 5,  {0x80,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x4E,0x05}},
	{REGFLAG_CMD, 5,  {0x86,0x00,0x00,0xCB,0x05}},
	{REGFLAG_CMD, 5,  {0x87,0x00,0x02,0xD7,0x1E}},
	{REGFLAG_CMD, 5,  {0x88,0x00,0x03,0x31,0x1E}},
	{REGFLAG_CMD, 5,  {0x89,0x00,0x03,0xB8,0x1E}},
	{REGFLAG_CMD, 5,  {0x8A,0x00,0x04,0x03,0x1E}},
	{REGFLAG_CMD, 5,  {0x8B,0x00,0x04,0x36,0x1E}},
	{REGFLAG_CMD, 5,  {0x8C,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8D,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8E,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x8F,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x90,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x91,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x92,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x93,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x94,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x95,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x96,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x97,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 5,  {0x98,0x00,0x04,0xB0,0x1E}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	/* HRST */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x01}},
	{REGFLAG_CMD, 15,  {0x82,0x00,0x00,0x40,0x0A,0x00,0x11,0x08,0x04,0x00,0x0F,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 15,  {0x83,0x00,0x00,0xC0,0x00,0x10,0x18,0x08,0x18,0x00,0x00,0x00,0x00,0x3E,0xFC}},
	{REGFLAG_CMD, 2,  {0x94,0x09}},
	{REGFLAG_CMD, 2,  {0x98,0x08}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x09}},
	{REGFLAG_CMD, 3,  {0x8E,0x08,0x10}},
	{REGFLAG_CMD, 2,  {0xB4,0x04}},
	{REGFLAG_CMD, 2,  {0xEE,0x40}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0A}},
	{REGFLAG_CMD, 5,  {0x82,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x83,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x90,0x08,0x08,0x00,0x40}},
	{REGFLAG_CMD, 5,  {0x91,0x08,0x18,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9E,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 5,  {0x9F,0x20,0x20,0x00,0xC0}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 9,  {0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x82,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x84,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x86,0x00}},
	{REGFLAG_CMD, 2,  {0x87,0x00}},
	{REGFLAG_CMD, 2,  {0x88,0x00}},
	{REGFLAG_CMD, 9,  {0x89,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8A,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x8B,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9,  {0x81,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x83,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 9,  {0x85,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20}},
	{REGFLAG_CMD, 2,  {0x8C,0x10}},
	{REGFLAG_CMD, 2,  {0x8D,0x03}},
	{REGFLAG_CMD, 2,  {0x8E,0xBF}},
	{REGFLAG_CMD, 9,  {0x8F,0x33,0xBF,0xBF,0x33,0xBF,0xBF,0x03,0xBF}},
	{REGFLAG_CMD, 9,  {0x90,0x00,0x05,0x05,0x00,0x05,0x05,0x00,0x05}},
	{REGFLAG_CMD, 9,  {0x91,0x08,0x08,0x08,0x08,0x18,0x18,0x18,0x18}},
	{REGFLAG_CMD, 6,  {0x93,0x08,0x00,0x00,0x00,0x10}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2,  {0xCF,0x84}},
	{REGFLAG_CMD, 2,  {0xD0,0x40}},
	{REGFLAG_CMD, 2,  {0xD1,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x00}},
	{REGFLAG_CMD, 2,  {0xD3,0x00}},
	{REGFLAG_CMD, 2,  {0xD4,0x00}},
	{REGFLAG_CMD, 2,  {0xD5,0x17}},
	{REGFLAG_CMD, 2,  {0xD6,0x17}},
	{REGFLAG_CMD, 2,  {0xD7,0x00}},
	{REGFLAG_CMD, 2,  {0xD8,0x00}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDB,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x2D,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x5F,0x79,0x07}},
	/* ESD */
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2,  {0xD2, 0x05}},
	{REGFLAG_CMD, 2,  {0xD3, 0x01}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x01}},
	{REGFLAG_CMD, 12,  {0x84, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x85, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x86, 0x41, 0x00, 0x24, 0x1E, 0x3B, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x87, 0x41, 0x00, 0x25, 0x22, 0x2D, 0x44, 0x50, 0x00, 0x00, 0x3E, 0xFC}},
	{REGFLAG_CMD, 12,  {0x88, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x89, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8A, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8B, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8C, 0x43, 0x10, 0x25, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 12,  {0x8D, 0x43, 0x10, 0x23, 0x18, 0x55, 0x66, 0x50, 0x00, 0x00, 0x3D, 0xFC}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x09}},
	{REGFLAG_CMD, 11,  {0x98, 0x26, 0x24, 0x25, 0x26, 0x24, 0x26, 0x24, 0x26, 0x26, 0x24}},
	{REGFLAG_CMD, 4,  {0xFF, 0x08, 0x38, 0x0A}},
	{REGFLAG_CMD, 6,  {0x84, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x85, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x86, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x87, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x88, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x89, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8A, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x8B, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8C, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x8D, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x92, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x93, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x94, 0x1E, 0x3E, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0x95, 0x1E, 0x36, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x96, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x97, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x98, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0x99, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9A, 0x18, 0x55, 0x66, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0x9B, 0x18, 0x55, 0x66, 0x24, 0x42}},
	{REGFLAG_CMD, 6,  {0xA0, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA1, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA2, 0x5A, 0xF3, 0x44, 0x25, 0x42}},
	{REGFLAG_CMD, 6,  {0xA3, 0x5A, 0xE6, 0x44, 0x26, 0x42}},
	{REGFLAG_CMD, 6,  {0xA4, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA5, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA6, 0x40, 0x40, 0x66, 0x24, 0x40}},
	{REGFLAG_CMD, 6,  {0xA7, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA8, 0x40, 0x40, 0x66, 0x26, 0x40}},
	{REGFLAG_CMD, 6,  {0xA9, 0x40, 0x40, 0x66, 0x24, 0x40}},
	/*FOD icon issue*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2,  {0xB1,0x04}},
	/* OD */
	{REGFLAG_CMD,4,{0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD,5,{0x98,0x08,0x00,0x8C,0x02}},
	{REGFLAG_CMD,17,{0xA0,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA4,0x04,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x04,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xA5,0x04,0x04,0x04,0x04,0x03,0x08,0x06,0x03,0x04,0x00,0x04,0x09,0x05,0x04,0x03,0x04}},
	{REGFLAG_CMD,18,{0xA9,0x00,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,17,{0xAA,0x04,0x04,0x04,0x04,0x04,0x06,0x06,0x04,0x04,0x00,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,18,{0xAE,0x02,0x01,0x01,0x00,0x01,0x00,0x04,0x04,0x00,0x03,0x04,0x04,0x05,0x04,0x04,0x04,0x04}},
	{REGFLAG_CMD,19,{0xB0,0x01,0x01,0x01,0x01,0x0B,0x01,0x16,0x00,0x05,0x03,0x35,0x03,0x15,0x0F,0x05,0x20,0x10,0x23}},
	{REGFLAG_CMD,19,{0xB1,0x00,0x00,0x00,0x01,0x05,0xFE,0xFE,0x05,0x01,0x01,0x69,0xFE,0x37,0x30,0x24,0x16,0x08,0x03}},
	{REGFLAG_CMD,19,{0xB4,0x03,0x06,0x06,0x06,0x06,0x06,0x14,0x06,0x05,0x01,0x24,0x02,0x13,0x0E,0x06,0x20,0x0F,0x22}},
	{REGFLAG_CMD,19,{0xB5,0x1D,0x13,0x04,0xFF,0x10,0x0F,0x0F,0x0C,0x02,0x03,0x74,0x3C,0x38,0x2F,0x26,0x15,0x0A,0x04}},
	{REGFLAG_CMD,19,{0xB8,0x04,0x04,0x02,0x08,0x02,0x01,0x18,0x07,0x05,0x03,0x34,0x16,0x13,0x0F,0x08,0x55,0x28,0x24}},
	{REGFLAG_CMD,19,{0xB9,0x1D,0x13,0x07,0x04,0x30,0x2B,0x24,0x05,0x02,0x01,0x70,0x3B,0x33,0x2B,0x1F,0x10,0x05,0x01}},
	/*1pulse*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xCE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0xAA,0x04}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*ODC POWER*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x49}},
	{REGFLAG_CMD, 2, {0xDC,0x03}},
	/*VDDI*/
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2, {0x95,0x66}},
	//PHBM
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 2, {0xC0,0x94}},
	{REGFLAG_CMD, 2, {0xC1,0x20}},
	{REGFLAG_CMD, 3, {0xC4,0x04,0x40}},
	{REGFLAG_CMD, 2, {0xC9,0x40}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x43,0x07,0x73,0x21,0x75,0xA7,0x00,0xC3,0x00,0x44,
						0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x13}},
	{REGFLAG_CMD, 2, {0xD1,0x88}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 2, {0xAE,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x04}},
	{REGFLAG_CMD, 2, {0x81,0x40}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 2, {0x80,0x08}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xDC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2,  {0x80,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xA2,0x10}},
	{REGFLAG_CMD, 2,  {0xA6,0x00}},
	{REGFLAG_CMD, 2,  {0xA7,0x00}},
	{REGFLAG_CMD, 8,  {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8,  {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0xB6,0xB0}},
	{REGFLAG_CMD, 2,  {0xB8,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xBC,0x52}},
	{REGFLAG_CMD, 2,  {0xBD,0x34}},
	{REGFLAG_CMD, 2,  {0xBE,0x52}},
	/*EM Duty*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5,  {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5,  {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2,  {0xCB,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x00,0x00}},
	/* page0 */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	/* 3pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	/* demura */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x53}},
	{REGFLAG_CMD, 2, {0x86,0x72}},
	{REGFLAG_CMD, 64, {0x90,0x00,0x00,0x17,0x27,0x27,0x00,0x10,0x00,0x27,0x1D,
			0x2C,0x2C,0x00,0x18,0x00,0x40,0x2A,0x30,0x30,0x00,
			0x40,0x00,0x2D,0x3D,0x31,0x61,0x00,0x61,0x00,0x56,
			0x76,0x6D,0x7D,0x00,0x9D,0x00,0x10,0x30,0x28,0x50,
			0x00,0x80,0x00,0x38,0x60,0x60,0x7D,0x00,0x86,0x14,
			0xB0,0x20,0x03,0xF3,0x01,0x33,0x3F,0x00,0xFF,0xFF,0xFF,0x03,0xFF}},
	{REGFLAG_CMD, 28, {0x93,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,
			0x20,0x20,0x20,0x70,0x00,0x10,0x20,0x20,0x20,0x20,0x20,0x20,0x70,0x00}},
	/* !!! gamma re-write,they must at the last,please add code before them!!!*/
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x2F}},
	{REGFLAG_CMD, 2,  {0x99,0x98}},
	{REGFLAG_CMD, 6,  {0x95,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x96,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6,  {0x97,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2,  {0x99,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
	/* !!! gamma re-write,they must at the last,please add code before them!!!*/
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
//#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x39,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* AOD Lv  */
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x0D,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xA0,0x0F}},
	{REGFLAG_CMD, 2, {0xA1,0xFF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x90}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
};

struct LCM_setting_table aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xA0,0x0D}},
	{REGFLAG_CMD, 2, {0xA1,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xA0,0x0D}},
	{REGFLAG_CMD, 2, {0xA1,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 1,  {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x04}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xA0,0x0D}},
	{REGFLAG_CMD, 2, {0xA1,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_high_mode[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x0D,0xBB}},
};

struct LCM_setting_table aod_low_mode[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x0A,0x81}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_60hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_90hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_120hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_60hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_90hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x04}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_120hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0x82,0x05}},
	{REGFLAG_CMD, 2, {0xD0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEB,0xDA,0xC9,0xB9,0xA8,0x97,0x86,0x75,0x64,0x54,0x43,0x32,0x21,0x10}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x90,0x98,0xA0,0xFF,0xA8,0xB0,0xB8,0xC0,0xFF,0xC7,0xCF,0xD7,0xDF,0xFF,0xE7,0xEF,0xF7,0xFF}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xEE,0xDD,0xCC,0xBB,0xAA,0x99,0x88,0x77,0x66,0x55,0x44,0x33,0x22,0x11,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEB,0xDA,0xC9,0xB9,0xA8,0x97,0x86,0x75,0x64,0x54,0x43,0x32,0x21,0x10}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x90,0x98,0xA0,0xFF,0xA8,0xB0,0xB8,0xC0,0xFF,0xC7,0xCF,0xD7,0xDF,0xFF,0xE7,0xEF,0xF7,0xFF}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xEE,0xDD,0xCC,0xBB,0xAA,0x99,0x88,0x77,0x66,0x55,0x44,0x33,0x22,0x11,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEB,0xDA,0xC9,0xB9,0xA8,0x97,0x86,0x75,0x64,0x54,0x43,0x32,0x21,0x10}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x90,0x98,0xA0,0xFF,0xA8,0xB0,0xB8,0xC0,0xFF,0xC7,0xCF,0xD7,0xDF,0xFF,0xE7,0xEF,0xF7,0xFF}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xEE,0xDD,0xCC,0xBB,0xAA,0x99,0x88,0x77,0x66,0x55,0x44,0x33,0x22,0x11,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x2B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x83,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table lhbm_pressed_icon_gamma_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2F}},
	{REGFLAG_CMD, 2, {0x99,0xE4}},
	{REGFLAG_CMD, 6, {0x93,0x0A,0x9B,0x6C,0xC5,0xE4}},
	{REGFLAG_CMD, 6, {0x94,0x0B,0xAC,0x32,0x56,0xAA}},
	{REGFLAG_CMD, 6, {0x95,0x0B,0xAD,0xB3,0xB4,0x2B}},
	{REGFLAG_CMD, 6, {0x96,0x0C,0xBD,0x34,0x13,0xAC}},
	{REGFLAG_CMD, 6, {0x97,0x0C,0xBD,0x66,0x38,0xDE}},
	{REGFLAG_CMD, 2, {0x99,0x00}},
};

struct LCM_setting_table lhbm_pressed_icon_grayscale_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 7, {0xC2,0xFE,0xFE,0xDD,0x61,0x00,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table lhbm_pressed_icon_on_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x13}},
};

struct LCM_setting_table lhbm_pressed_icon_off_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
};

struct LCM_setting_table lhbm_dbv_alpha_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x9A,0x04,0x00}},
};
//#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* --------------- adfr common --------------- */
/* SDC Auto Off Min Fps */

#define MIN_FPS_CMD_ROW 2
#define MIN_FPS_CMD_COL 4

struct LCM_setting_table auto_off_minfps_cmd_120hz_dv2[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_120hz_1hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x30,0x80,0x12,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0x05,0x0B,0x17,0x77,0x77,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_90hz_dv2[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x10,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_90hz_1hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x20,0x80,0x12,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0x05,0x08,0x11,0x59,0x59,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_60hz_dv2[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x01,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x01,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_60hz_1hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x01,0x30,0x80,0x12,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0x05,0x0B,0x17,0x77,0x77,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table multi_te_enable[] = {
	/* Multi TE On */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x96}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x80}},
	{REGFLAG_CMD, 2, {0xA7,0x04}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x50,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x50}},
	{REGFLAG_CMD, 2, {0xB7,0xF0}},
};

struct LCM_setting_table multi_te_disable[] = {
	/* Multi TE Off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x56}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 2, {0xB7,0x00}},
};

/* ---------------panel seed setting --------------- */
struct LCM_setting_table dsi_set_seed_natural[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEA,0xD8,0xC6,0xB5,0xA3,0x91,0x7F,0x6D,0x5C,0x4A,0x38,0x26,0x14,0x01}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x8B,0x8F,0x92,0xFF,0x96,0x99,0x9D,0xA0,0xFF,0xA4,0xA7,0xAB,0xAE,0xFF,0xB2,0xB5,0xB9,0xBC}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xED,0xDB,0xC9,0xB7,0xA5,0x93,0x81,0x6F,0x5D,0x4B,0x39,0x27,0x15,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_set_seed_expert[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_set_seed_vivid[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEB,0xDA,0xC9,0xB9,0xA8,0x97,0x86,0x75,0x64,0x54,0x43,0x32,0x21,0x10}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x90,0x98,0xA0,0xFF,0xA8,0xB0,0xB8,0xC0,0xFF,0xC7,0xCF,0xD7,0xDF,0xFF,0xE7,0xEF,0xF7,0xFF}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xEE,0xDD,0xCC,0xBB,0xAA,0x99,0x88,0x77,0x66,0x55,0x44,0x33,0x22,0x11,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

/* ---------------panel pwm settting --------------- */
struct LCM_setting_table dsi_set_backlight[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,{0xB0,0x55}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x80,0x01}},
	{REGFLAG_CMD, 2,{0x81,0x02}},
	{REGFLAG_CMD, 2,{0x88,0x78}},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x29     }},
	{REGFLAG_CMD, 0x02, {0x82,0x22               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4E     }},
	{REGFLAG_CMD, 0x02, {0x88,0x7A               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 0x02, {0xCC,0x01               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 0x05, {0xC6,0x02,0xD6,0x00,0x10}},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 0x02, {0xCC,0x00               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 4,{0x8F,0x77,0x31,0x1C}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3,{0x51,0x0F,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 6,{0x96,0xAA,0xB4,0xC9,0xDF,0xF5}},
	{REGFLAG_CMD, 6,{0xFE,0xFF,0x0B,0x21,0x37,0x4D}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8B}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8C}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0x62}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8D}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8E}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0x8E}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8F}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xA4}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x90}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x91}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xBA}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x92}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xD0}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x93}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xE6}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x94}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x8A,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 4,{0x8F,0xC7,0xF3,0x1C}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x8B,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,{0xB0,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,{0xB0,0x55}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x80,0x01}},
	{REGFLAG_CMD, 2,{0x81,0x02}},
	{REGFLAG_CMD, 2,{0x88,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 4,{0x8F,0x7C,0x31,0xCD}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3,{0x51,0x0F,0xFE}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 6,{0x96,0xFF,0x88,0x8F,0x97,0x9F}},
	{REGFLAG_CMD, 6,{0xFE,0xFF,0xA6,0xAE,0xB6,0xBE}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8B}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8C}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xC5}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8D}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xCD}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8E}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xD5}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x8F}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xDD}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x90}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x91}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xE4}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x92}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xEC}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x93}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xF4}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x94}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2,{0x96,0xFF}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 3,{0xFD,0x00,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x8A,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x10}},
	{REGFLAG_CMD, 4,{0x8F,0xC7,0xF3,0x1C}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2,{0x8B,0x78}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,{0xB0,0x00}},
	{REGFLAG_CMD, 4,{0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc120_1pul[] = {
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA2,0x10}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC0,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc90_1pul[] = {
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x07}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA2,0x10}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC0,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc60_1pul[] = {
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x01,0x11,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8, {0xB1,0xFF,0xFF,0xFF,0x01,0x00,0x00,0x00}},
	{REGFLAG_CMD, 8, {0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA2,0x10}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x08,0x7F}},      // TE offset on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x2C,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_oa120_1pul[] = {
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA2,0x10}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC0,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xFE,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xC1,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x80}},
	{REGFLAG_CMD, 2, {0xB8,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x52}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x01}},      // TE offset off
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_power_on_sdc120_1pul[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x02}},
	/* EM Duty */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	/* 1pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_power_on_sdc90_1pul[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x07}},
	/* EM Duty */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	/* 1pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_power_on_sdc60_1pul[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x02}},
	/* EM Duty */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD, 2, {0xCB,0x00}},
	/* 1pulse hstv */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x00}},
	{REGFLAG_CMD, 2, {0x8D,0x03}},
	{REGFLAG_CMD, 2, {0x8E,0xBF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_18to3pul_120hz[] = {
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x00			}},
	{REGFLAG_CMD,0x03,{0x51,0x04,0x40				}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x23			}},
	{REGFLAG_CMD,0x02,{0xCB,0x01					}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x65			}},
	{REGFLAG_CMD,0x05,{0x81,0x00,0x00,0x30,0x03 	}},
	{REGFLAG_CMD,0x05,{0x82,0x00,0x00,0x30,0x03 	}},
	{REGFLAG_CMD,0x05,{0x83,0x00,0x00,0x30,0x03 	}},
	{REGFLAG_CMD,0x05,{0x84,0x00,0x00,0x30,0x03 	}},
	{REGFLAG_CMD,0x05,{0x85,0x00,0x00,0x30,0x03 	}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x23			}},
	{REGFLAG_CMD,0x02,{0xCB,0x00					}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x24			}},
	{REGFLAG_CMD,0x06,{0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD,0x04,{0xFE,0x30,0x00,0x50			}},
	{REGFLAG_CMD,0x06,{0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD,0x04,{0xFE,0xB0,0x00,0xF0			}},
	{REGFLAG_CMD,0x06,{0xCB,0x01,0x20,0x01,0x40,0x01}},
	{REGFLAG_CMD,0x04,{0xFE,0x80,0x02,0x00			}},
	{REGFLAG_CMD,0x06,{0xCC,0x02,0xB0,0x03,0x40,0x03}},
	{REGFLAG_CMD,0x04,{0xFE,0x80,0x04,0x80			}},
	{REGFLAG_CMD,0x06,{0xCD,0x05,0xC0,0x06,0xB8,0x08}},
	{REGFLAG_CMD,0x04,{0xFE,0xC8,0x0A,0xD0			}},
	{REGFLAG_CMD,0x06,{0xCE,0x0D,0x10,0x0E,0x48,0x0F}},
	{REGFLAG_CMD,0x04,{0xFE,0x70,0x0F,0xF0			}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x4F			}},
	{REGFLAG_CMD,0x02,{0x80,0x01					}},
	{REGFLAG_CMD,0x02,{0x81,0x02					}},
	{REGFLAG_CMD,0x02,{0x88,0x78					}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x24			}},
	{REGFLAG_CMD,0x06,{0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD,0x04,{0xFE,0x30,0x00,0x50			}},
	{REGFLAG_CMD,0x06,{0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD,0x04,{0xFE,0xB0,0x00,0xF0			}},
	{REGFLAG_CMD,0x06,{0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD,0x04,{0xFE,0xF0,0x02,0x70			}},
	{REGFLAG_CMD,0x06,{0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD,0x04,{0xFE,0xF0,0x04,0xF0			}},
	{REGFLAG_CMD,0x06,{0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD,0x04,{0xFE,0x00,0x0A,0xD0			}},
	{REGFLAG_CMD,0x06,{0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD,0x04,{0xFE,0x70,0x0F,0xF0			}},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x4F			}},
	{REGFLAG_CMD,0x02,{0x8B,0x78					}},
	{REGFLAG_CMD,0x04,{0xFF,0x08,0x38,0x00			}},
};

struct LCM_setting_table dsi_pwm_switch_3to18pul_120hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x40,0x01,0x98,0x02}},
	{REGFLAG_CMD, 0x04, {0xFE,0x18,0x02,0xA0          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x30,0x03,0xB0,0x04}},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x07,0x10,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x18,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0D,0xF0,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x09          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_18to3pul_60hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x40               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65          }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x20,0x01,0x40,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0x80,0x02,0x00          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xB0,0x03,0x40,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0x80,0x04,0x80          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xC0,0x06,0xB8,0x08}},
	{REGFLAG_CMD, 0x04, {0xFE,0xC8,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0D,0x10,0x0E,0x48,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_3to18pul_60hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39                }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x40,0x01,0x98,0x02 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x18,0x02,0xA0           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x30,0x03,0xB0,0x04 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x07,0x10,0x09 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x18,0x0A,0xD0           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0D,0xF0,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                     }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                     }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
};

struct LCM_setting_table dsi_pwm_switch_3to18pul_90hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x40,0x01,0x98,0x02}},
	{REGFLAG_CMD, 0x04, {0xFE,0x18,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x38,0x03,0xB8,0x04}},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x05,0x00          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x06,0x10,0x07,0x20,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x00,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_18to3pul_90hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x40               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65          }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x20,0x01,0x40,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x01,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xA0,0x03,0x30,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x04,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xA0,0x06,0xB0,0x08}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD0,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0D,0x10,0x0E,0x48,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_1to18pul_90hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00            }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39                 }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D            }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                      }},
	{REGFLAG_CMD, 0x02, {0xD0,0x04                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23            }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x66            }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x40,0x04       }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x40,0x04       }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x40,0x04       }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x40,0x04       }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x40,0x04       }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23            }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24            }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50            }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0            }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x88,0x02  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x08,0x02,0x70            }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x08,0x03,0x88,0x03  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0            }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xD0,0x08  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x0A,0xB0            }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0x90,0x0D,0xA0,0x0F  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0            }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F            }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                      }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                      }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B            }},
	{REGFLAG_CMD, 0x02, {0x8C,0x10                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F            }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                      }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24            }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50            }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0            }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70            }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03  }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0            }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0            }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F  }},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0            }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F            }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00            }},
};

struct LCM_setting_table dsi_pwm_switch_18to1pul_90hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x40               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D          }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                    }},
	{REGFLAG_CMD, 0x02, {0xD0,0x07                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x66          }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x16,0x01     }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x16,0x01     }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x16,0x01     }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x16,0x01     }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x16,0x01     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x20,0x01,0x50,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x58,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x06,0x10,0x07,0x18,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x0B,0x00          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0D,0x60,0x0E,0xA0,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0xA0,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B          }},
	{REGFLAG_CMD, 0x02, {0x8C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_1to18pul_120hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D          }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                    }},
	{REGFLAG_CMD, 0x02, {0xD0,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65          }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x30,0x03     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x88,0x02}},
	{REGFLAG_CMD, 0x04, {0xFE,0x08,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x08,0x03,0x88,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xD0,0x08}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x0A,0xB0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0x90,0x0D,0xA0,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B          }},
	{REGFLAG_CMD, 0x02, {0x8C,0x10                    }},
	{REGFLAG_CMD, 0x02, {0x8D,0x03                    }},
	{REGFLAG_CMD, 0x02, {0x8E,0xBF                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_18to1pul_120hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x40               }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D          }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                    }},
	{REGFLAG_CMD, 0x02, {0xD0,0x02                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65          }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x10,0x01     }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x10,0x01     }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x10,0x01     }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x10,0x01     }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x10,0x01     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23          }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x20,0x01,0x50,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x58,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x06,0x10,0x07,0x18,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x0B,0x00          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0D,0x60,0x0E,0xA0,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0xA0,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                    }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                    }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B          }},
	{REGFLAG_CMD, 0x02, {0x8C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                    }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24          }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50          }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00}},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70          }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03}},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0          }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09}},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0          }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F}},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0          }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F          }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
};

struct LCM_setting_table dsi_pwm_switch_18to1pul_60hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x40                }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D           }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                     }},
	{REGFLAG_CMD, 0x02, {0xD0,0x02                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23           }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65           }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x10,0x01      }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x10,0x01      }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x10,0x01      }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x10,0x01      }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x10,0x01      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23           }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x02           }},
	{REGFLAG_CMD, 0x06, {0xB0,0x01,0x11,0x80,0x00,0x00 }},
	{REGFLAG_CMD, 0x03, {0xFE,0x00,0x00                }},
	{REGFLAG_CMD, 0x06, {0xB1,0xFF,0xFF,0xFF,0x01,0x00 }},
	{REGFLAG_CMD, 0x03, {0xFE,0x00,0x00                }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x20,0x01,0x50,0x01 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xD0,0x02,0x70           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x58,0x03 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x06,0x10,0x07,0x18,0x09 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x10,0x0B,0x00           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0D,0x60,0x0E,0xA0,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0xA0,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                     }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                     }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B           }},
	{REGFLAG_CMD, 0x02, {0x8C,0x00                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                     }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
};

struct LCM_setting_table dsi_pwm_switch_1to18pul_60hz[] = {
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
	{REGFLAG_CMD, 0x03, {0x51,0x04,0x39                }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x2D           }},
	{REGFLAG_CMD, 0x02, {0x80,0x00                     }},
	{REGFLAG_CMD, 0x02, {0xD0,0x01                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23           }},
	{REGFLAG_CMD, 0x02, {0xCB,0x01                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x65           }},
	{REGFLAG_CMD, 0x05, {0x81,0x00,0x00,0x30,0x03      }},
	{REGFLAG_CMD, 0x05, {0x82,0x00,0x00,0x30,0x03      }},
	{REGFLAG_CMD, 0x05, {0x83,0x00,0x00,0x30,0x03      }},
	{REGFLAG_CMD, 0x05, {0x84,0x00,0x00,0x30,0x03      }},
	{REGFLAG_CMD, 0x05, {0x85,0x00,0x00,0x30,0x03      }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x23           }},
	{REGFLAG_CMD, 0x02, {0xCB,0x00                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x02           }},
	{REGFLAG_CMD, 0x06, {0xB0,0x01,0x11,0x80,0x00,0x00 }},
	{REGFLAG_CMD, 0x03, {0xFE,0x00,0x00                }},
	{REGFLAG_CMD, 0x06, {0xB1,0xFF,0xFF,0xFF,0x01,0x00 }},
	{REGFLAG_CMD, 0x03, {0xFE,0x00,0x00                }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x88,0x02 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x08,0x02,0x70           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x03,0x08,0x03,0x88,0x03 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xD0,0x08 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xD8,0x0A,0xB0           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0x90,0x0D,0xA0,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0x40,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x80,0x01                     }},
	{REGFLAG_CMD, 0x02, {0x81,0x00                     }},
	{REGFLAG_CMD, 0x02, {0x88,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x0B           }},
	{REGFLAG_CMD, 0x02, {0x8C,0x10                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x81,0x02                     }},
	{REGFLAG_CMD, 0x02, {0x8A,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x24           }},
	{REGFLAG_CMD, 0x06, {0xC9,0x00,0x00,0x00,0x10,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x30,0x00,0x50           }},
	{REGFLAG_CMD, 0x06, {0xCA,0x00,0x70,0x00,0x90,0x00 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xB0,0x00,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCB,0x01,0x30,0x01,0x70,0x01 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x02,0x70           }},
	{REGFLAG_CMD, 0x06, {0xCC,0x02,0xF0,0x03,0x70,0x03 }},
	{REGFLAG_CMD, 0x04, {0xFE,0xF0,0x04,0xF0           }},
	{REGFLAG_CMD, 0x06, {0xCD,0x05,0xF0,0x06,0xF0,0x09 }},
	{REGFLAG_CMD, 0x04, {0xFE,0x00,0x0A,0xD0           }},
	{REGFLAG_CMD, 0x06, {0xCE,0x0C,0xD0,0x0E,0x20,0x0F }},
	{REGFLAG_CMD, 0x04, {0xFE,0x70,0x0F,0xF0           }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00          }},
	{REGFLAG_CMD, 0x02, {0x2C,0x00                    }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x4F           }},
	{REGFLAG_CMD, 0x02, {0x8B,0x78                     }},
	{REGFLAG_CMD, 0x04, {0xFF,0x08,0x38,0x00           }},
};


struct LCM_setting_table dsi_pwm_switch_1to3pul_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xDF}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xDF}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xDE}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xDE}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x10               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x02               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE5}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE5}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE6}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE4}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x00               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};

struct LCM_setting_table dsi_pwm_switch_1to3pul_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x04               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE1}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE1}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE0}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xDF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x10               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x07               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE3}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE3}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE3}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE5}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x00               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};

struct LCM_setting_table dsi_pwm_switch_1to3pul_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x30,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x40,0x04}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE1}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE1}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE0}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xDF}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x10               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 1, {0x2C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D     }},
	{REGFLAG_CMD, 2, {0x80,0x00               }},
	{REGFLAG_CMD, 2, {0xD0,0x02               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCB,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x65     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x10,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x66     }},
	{REGFLAG_CMD, 5, {0x81,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x82,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x83,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x84,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 5, {0x85,0x00,0x00,0x16,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCB,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE3}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE3}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE4}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE5}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x80,0x01               }},
	{REGFLAG_CMD, 2, {0x81,0x00               }},
	{REGFLAG_CMD, 2, {0x88,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B     }},
	{REGFLAG_CMD, 2, {0x8C,0x10               }},
	{REGFLAG_CMD, 2, {0x8D,0x03               }},
	{REGFLAG_CMD, 2, {0x8E,0xBF               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x81,0x02               }},
	{REGFLAG_CMD, 2, {0x8A,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x01               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x6F     }},
	{REGFLAG_CMD, 5, {0xC8,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xC9,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCA,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 5, {0xCB,0x02,0xD6,0x00,0xE2}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 2, {0x00,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x23     }},
	{REGFLAG_CMD, 2, {0xCC,0x00               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F     }},
	{REGFLAG_CMD, 2, {0x8B,0x78               }},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00     }},
};
#endif
