/* include/bspopts.h.in.  Generated from configure.ac by autoheader.  */

/* default baud for console and other serial devices */
#undef BSP_CONSOLE_BAUD

/* enables the data cache, if defined to a value other than zero */
#undef BSP_DATA_CACHE_ENABLED

/* If defined, then the BSP Framework will put a non-zero pattern into the
   RTEMS Workspace and C program heap. This should assist in finding code that
   assumes memory starts set to zero. */
#undef BSP_DIRTY_MEMORY

/* place the FDT blob into the read-only data area */
#undef BSP_FDT_BLOB_READ_ONLY

/* maximum size of the FDT blob in bytes */
#undef BSP_FDT_BLOB_SIZE_MAX

/* enables the instruction cache, if defined to a value other than zero */
#undef BSP_INSTRUCTION_CACHE_ENABLED

/* indicate that the interrupt stack is at the work area begin */
#undef BSP_INTERRUPT_STACK_AT_WORK_AREA_BEGIN

/* If defined, print a message and wait until pressed before resetting board
   when application exits. */
#undef BSP_PRESS_KEY_FOR_RESET

/* If defined, prints the exception context when an unexpected exception
   occurs. */
#undef BSP_PRINT_EXCEPTION_CONTEXT

/* If defined, reset the board when the application exits. */
#undef BSP_RESET_BOARD_AT_EXIT

/* if defined use dcbt instruction */
#undef BSP_USE_DATA_CACHE_BLOCK_TOUCH

/* enable usage of interrupts for the UART modules */
#undef BSP_USE_UART_INTERRUPTS

/* Define to the address where bug reports for this package should be sent. */
#undef PACKAGE_BUGREPORT

/* Define to the full name of this package. */
#undef PACKAGE_NAME

/* Define to the full name and version of this package. */
#undef PACKAGE_STRING

/* Define to the one symbol short name of this package. */
#undef PACKAGE_TARNAME

/* Define to the home page for this package. */
#undef PACKAGE_URL

/* Define to the version of this package. */
#undef PACKAGE_VERSION

/* the cache alignment */
#undef PPC_CACHE_ALIGNMENT

/* the L1 data cache size */
#undef PPC_CACHE_DATA_L1_SIZE

/* the L2 data cache size */
#undef PPC_CACHE_DATA_L2_SIZE

/* the L1 instruction cache size */
#undef PPC_CACHE_INSTRUCTION_L1_SIZE

/* the L2 instruction cache size */
#undef PPC_CACHE_INSTRUCTION_L2_SIZE

/* only support Book E exception types */
#undef PPC_EXC_CONFIG_BOOKE_ONLY

/* use fixed high-level exception handler */
#undef PPC_EXC_CONFIG_USE_FIXED_HANDLER

/* divider of the platform clock to get the clock most on-chip peripherals */
#undef QORIQ_BUS_CLOCK_DIVIDER

/* chip number, e.g. 1020, 2040, 2080, 4240 */
#undef QORIQ_CHIP_NUMBER

/* chip series, e.g. 'P' or 'T' */
#undef QORIQ_CHIP_SERIES

/* global timer used for the timecounter, 0..3 maps to A0..A3, and 4..7 maps
   to B0..B3 */
#undef QORIQ_CLOCK_TIMECOUNTER

/* global timer used for system clock, 0..3 maps to A0..A3, and 4..7 maps to
   B0..B3 */
#undef QORIQ_CLOCK_TIMER

/* maximum virtual processor count */
#undef QORIQ_CPU_COUNT

/* PHY address for eTSEC interface 1 */
#undef QORIQ_ETSEC_1_PHY_ADDR

/* PHY address for eTSEC interface 2 */
#undef QORIQ_ETSEC_2_PHY_ADDR

/* PHY address for eTSEC interface 3 */
#undef QORIQ_ETSEC_3_PHY_ADDR

/* defined if the processor core has a hypervisor mode */
#undef QORIQ_HAS_HYPERVISOR_MODE

/* initial BUCSR value */
#undef QORIQ_INITIAL_BUCSR

/* initial HID0 value (EN_L2MMU_MHD is set by default on the T-series) */
#undef QORIQ_INITIAL_HID0

/* initial MSR value */
#undef QORIQ_INITIAL_MSR

/* initial SPEFSCR value */
#undef QORIQ_INITIAL_SPEFSCR

/* inter-processor communication area begin */
#undef QORIQ_INTERCOM_AREA_BEGIN

/* inter-processor communication area size */
#undef QORIQ_INTERCOM_AREA_SIZE

/* defined if we are a hypervisor guest */
#undef QORIQ_IS_HYPERVISOR_GUEST

/* MAS7 value for device TLB1 entries */
#undef QORIQ_MMU_DEVICE_MAS7

/* the number of threads per core */
#undef QORIQ_PHYSICAL_THREAD_COUNT

/* TLB1 entry count */
#undef QORIQ_TLB1_ENTRY_COUNT

/* use 1 to enable UART 0, otherwise use 0 */
#undef QORIQ_UART_0_ENABLE

/* use 1 to enable UART 1, otherwise use 0 */
#undef QORIQ_UART_1_ENABLE

/* use 1 to enable UART 0 to Intercom bridge, otherwise use 0 */
#undef QORIQ_UART_BRIDGE_0_ENABLE

/* use 1 to enable UART 1 to Intercom bridge, otherwise use 0 */
#undef QORIQ_UART_BRIDGE_1_ENABLE

/* UART to Intercom bridge master core index */
#undef QORIQ_UART_BRIDGE_MASTER_CORE

/* UART to Intercom bridge slave core index */
#undef QORIQ_UART_BRIDGE_SLAVE_CORE

/* UART to Intercom bridge task priority */
#undef QORIQ_UART_BRIDGE_TASK_PRIORITY
