#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec  3 09:25:26 2025
# Process ID: 226309
# Current directory: /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1
# Command line: vivado -log ibert_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ibert_test.tcl
# Log file: /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/ibert_test.vds
# Journal file: /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/vivado.jou
# Running On: WPS-171005, OS: Linux, CPU Frequency: 1244.182 MHz, CPU Physical cores: 16, Host memory: 67199 MB
#-----------------------------------------------------------
source ibert_test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top ibert_test -part xczu6eg-ffvb1156-1-e -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu6eg'
INFO: [Device 21-403] Loading part xczu6eg-ffvb1156-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 226364
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3249.254 ; gain = 237.832 ; free physical = 19912 ; free virtual = 100704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.398; parent = 3255.195; children = 973.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ibert_test' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:21]
INFO: [Synth 8-638] synthesizing module 'top' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/synth/top.vhd:59]
INFO: [Synth 8-3491] module 'top_proc_sys_reset_0_0' declared at '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'top_proc_sys_reset_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/synth/top.vhd:358]
INFO: [Synth 8-638] synthesizing module 'top_proc_sys_reset_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'top_smartconnect_0_0' declared at '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'top_smartconnect_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/synth/top.vhd:371]
INFO: [Synth 8-638] synthesizing module 'top_smartconnect_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_smartconnect_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_zynq_ultra_ps_e_0_0' declared at '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'top_zynq_ultra_ps_e_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/synth/top.vhd:450]
INFO: [Synth 8-638] synthesizing module 'top_zynq_ultra_ps_e_0_0' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/top_zynq_ultra_ps_e_0_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/synth/top.vhd:59]
WARNING: [Synth 8-7071] port 'M00_AXI_0_araddr' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arburst' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arcache' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arlen' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arlock' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arprot' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arqos' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arready' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arsize' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_aruser' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_arvalid' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awaddr' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awburst' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awcache' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awlen' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awlock' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awprot' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awqos' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awready' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awsize' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awuser' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_awvalid' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_bready' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_bresp' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_bvalid' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_rdata' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_rlast' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_rready' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_rresp' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_rvalid' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_wdata' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_wlast' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_wready' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_wstrb' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7071] port 'M00_AXI_0_wvalid' of module 'top' is unconnected for instance 'system' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
WARNING: [Synth 8-7023] instance 'system' of module 'top' has 36 connections declared, but only 1 given [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-638] synthesizing module 'sys_clk' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/sys_clk_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'ibert' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/.Xil/Vivado-226309-WPS-171005/realtime/ibert_stub.vhdl:35]
WARNING: [Synth 8-7071] port 'rxoutclk_o' of module 'ibert' is unconnected for instance 'u_ibert_gth_core' [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:160]
WARNING: [Synth 8-7023] instance 'u_ibert_gth_core' of module 'ibert' has 24 connections declared, but only 23 given [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:160]
INFO: [Synth 8-6155] done synthesizing module 'ibert_test' (0#1) [/home/bouthsarath/ibert_dfe/src/hw/hdl/ibert_test.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3323.160 ; gain = 311.738 ; free physical = 19920 ; free virtual = 100713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.367; parent = 3323.164; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.973 ; gain = 329.551 ; free physical = 19920 ; free virtual = 100713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4314.180; parent = 3340.977; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.973 ; gain = 329.551 ; free physical = 19920 ; free virtual = 100713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4314.180; parent = 3340.977; children = 973.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.910 ; gain = 0.000 ; free physical = 19920 ; free virtual = 100713
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_in_context.xdc] for cell 'system/proc_sys_reset_0'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_in_context.xdc] for cell 'system/proc_sys_reset_0'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0/top_smartconnect_0_0_in_context.xdc] for cell 'system/smartconnect_0'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0/top_smartconnect_0_0_in_context.xdc] for cell 'system/smartconnect_0'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system/zynq_ultra_ps_e_0'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc] for cell 'u_ibert_gth_core'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc] for cell 'u_ibert_gth_core'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk0'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk0'
Parsing XDC File [/home/bouthsarath/ibert_dfe/src/hw/cstr/ibert_ultrascale_gth.xdc]
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/src/hw/cstr/ibert_ultrascale_gth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bouthsarath/ibert_dfe/src/hw/cstr/ibert_ultrascale_gth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:22]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:23]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:25]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:28]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:29]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:31]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:34]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:35]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:37]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:38]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:40]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:41]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:43]
WARNING: [Vivado 12-508] No pins matched 'u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK'. [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc:44]
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/bouthsarath/ibert_dfe/src/hw/cstr/example_ip_ibert_ultrascale_gth.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ibert_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.691 ; gain = 0.000 ; free physical = 19942 ; free virtual = 100734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.691 ; gain = 0.000 ; free physical = 19942 ; free virtual = 100734
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3444.691 ; gain = 433.270 ; free physical = 20032 ; free virtual = 100825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4385.883; parent = 3412.680; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu6eg-ffvb1156-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.691 ; gain = 433.270 ; free physical = 20032 ; free virtual = 100825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4385.883; parent = 3412.680; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[0]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[1]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[2]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[3]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[4]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[5]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[6]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[7]. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 64).
Applied set_property KEEP_HIERARCHY = SOFT for system. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ibert_gth_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_clk0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.691 ; gain = 433.270 ; free physical = 20032 ; free virtual = 100825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4385.883; parent = 3412.680; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.691 ; gain = 433.270 ; free physical = 20032 ; free virtual = 100825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4385.883; parent = 3412.680; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1973 (col length:168)
BRAMs: 1428 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.691 ; gain = 433.270 ; free physical = 20032 ; free virtual = 100829
Synthesis current peak Physical Memory [PSS] (MB): peak = 2525.790; parent = 2369.669; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4385.883; parent = 3412.680; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3862.684 ; gain = 851.262 ; free physical = 19697 ; free virtual = 100494
Synthesis current peak Physical Memory [PSS] (MB): peak = 3079.873; parent = 2923.786; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4835.891; parent = 3862.688; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3862.684 ; gain = 851.262 ; free physical = 19697 ; free virtual = 100494
Synthesis current peak Physical Memory [PSS] (MB): peak = 3080.006; parent = 2923.919; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4835.891; parent = 3862.688; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3881.715 ; gain = 870.293 ; free physical = 19681 ; free virtual = 100478
Synthesis current peak Physical Memory [PSS] (MB): peak = 3080.900; parent = 2924.813; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4854.922; parent = 3881.719; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.127; parent = 2925.040; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.143; parent = 2925.056; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.186; parent = 2925.099; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.248; parent = 2925.161; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.248; parent = 2925.161; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.252; parent = 2925.165; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |top_proc_sys_reset_0_0  |         1|
|2     |top_smartconnect_0_0    |         1|
|3     |top_zynq_ultra_ps_e_0_0 |         1|
|4     |sys_clk                 |         1|
|5     |ibert                   |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ibert_bbox                   |     1|
|2     |sys_clk_bbox                 |     1|
|3     |top_proc_sys_reset_0_0_bbox  |     1|
|4     |top_smartconnect_0_0_bbox    |     1|
|5     |top_zynq_ultra_ps_e_0_0_bbox |     1|
|6     |BUFG_GT                      |     1|
|7     |IBUFDS_GTE4                  |     2|
|8     |OBUF                         |     3|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.652 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
Synthesis current peak Physical Memory [PSS] (MB): peak = 3081.283; parent = 2925.196; children = 156.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.859; parent = 3887.656; children = 973.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3887.652 ; gain = 772.512 ; free physical = 19679 ; free virtual = 100476
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3887.660 ; gain = 876.230 ; free physical = 19679 ; free virtual = 100476
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.660 ; gain = 0.000 ; free physical = 19679 ; free virtual = 100476
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT BUFG_GT_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3928.309 ; gain = 0.000 ; free physical = 19754 ; free virtual = 100551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0212580
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3928.309 ; gain = 1859.867 ; free physical = 19811 ; free virtual = 100608
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/synth_1/ibert_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ibert_test_utilization_synth.rpt -pb ibert_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 09:25:52 2025...
