###############################################################
QDMA Test on All PFs Starts
###############################################################
***********************************************
AXI-MM for Func 01000 Start
qdma01000-MM-0 H2C added.
qdma01000-MM-0 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 0, q_type C2H, start failed -22.
Deleted Queues 0 -> 0.
unable to open device /dev/qdma01000-MM-0, -1.
open device: No such file or directory
unable to open device /dev/qdma01000-MM-0, -1.
open device: No such file or directory
dma-ctl: Warn: Default dir set to 'h2c'
ERR! qidx 0 invalid.
################################################################################
###		qdma01000, pci 01:00.00, reg dump
################################################################################
AXI Master Lite Bar #2
[      0] ST_C2H_QID                                      0x1        1
[    0x4] ST_C2H_PKTLEN                                   0x400      1024
[    0x8] ST_C2H_CONTROL                                  0          0
[    0xc] ST_H2C_CONTROL                                  0          0
[   0x10] ST_H2C_STATUS                                   0          0
[   0x14] ST_H2C_XFER_CNT                                 0          0
[   0x20] ST_C2H_PKT_CNT                                  0x1        1
[   0x30] ST_C2H_CMPT_DATA_0                              0          0
[   0x34] ST_C2H_CMPT_DATA_1                              0          0
[   0x38] ST_C2H_CMPT_DATA_2                              0          0
[   0x3c] ST_C2H_CMPT_DATA_3                              0          0
[   0x40] ST_C2H_CMPT_DATA_4                              0          0
[   0x44] ST_C2H_CMPT_DATA_5                              0          0
[   0x48] ST_C2H_CMPT_DATA_6                              0          0
[   0x4c] ST_C2H_CMPT_DATA_7                              0          0
[   0x50] ST_C2H_CMPT_SIZE                                0          0
[   0x60] ST_SCRATCH_REG_0                                0          0
[   0x64] ST_SCRATCH_REG_1                                0          0
[   0x88] ST_C2H_PKT_DROP                                 0          0
[   0x8c] ST_C2H_PKT_ACCEPT                               0          0
[   0x90] DSC_BYPASS_LOOP                                 0          0
[   0x94] USER_INTERRUPT                                  0          0
[   0x98] USER_INTERRUPT_MASK                             0          0
[   0x9c] USER_INTERRUPT_VEC                              0          0
[   0xa0] DMA_CONTROL                                     0          0
[   0xa4] VDM_MSG_READ                                    0          0

CONFIG BAR #0
[    0x0] CFG_BLK_IDENTIFIER                              0x1fd30001 533921793
[    0x8] CFG_BLK_PCIE_MAX_PLD_SIZE                       0x51       81
[    0xc] CFG_BLK_PCIE_MAX_READ_REQ_SIZE                  0x52       82
[   0x10] CFG_BLK_SYSTEM_ID                               0xff01     65281
[   0x14] CFG_BLK_MSIX_ENABLE                             0x1        1
[   0x18] CFG_PCIE_DATA_WIDTH                             0x1        1
[   0x1c] CFG_PCIE_CTL                                    0x1        1
[   0x20] CFG_BLK_MSI_ENABLE                              0x0        0
[   0x40] CFG_AXI_USER_MAX_PLD_SIZE                       0x55       85
[   0x44] CFG_AXI_USER_MAX_READ_REQ_SIZE                  0x55       85
[   0x4c] CFG_BLK_MISC_CTL                                0x10009    65545
[   0x68] CFG_PL_CRED_CTL                                 0x0        0
[   0x80] CFG_BLK_SCRATCH                                 0x0        0
[   0xa0] CFG_GIC                                         0x0        0
[   0xe0] RAM_SBE_MSK_1_A                                 0xffffffff 4294967295
[   0xe4] RAM_SBE_STS_1_A                                 0x0        0
[   0xe8] RAM_DBE_MSK_1_A                                 0xffffffff 4294967295
[   0xec] RAM_DBE_STS_1_A                                 0x0        0
[   0xf0] RAM_SBE_MSK_A                                   0xffffffff 4294967295
[   0xf4] RAM_SBE_STS_A                                   0x0        0
[   0xf8] RAM_DBE_MSK_A                                   0xffffffff 4294967295
[   0xfc] RAM_DBE_STS_A                                   0x0        0
[  0x100] GLBL2_IDENTIFIER                                0x1fd70001 534183937
[  0x114] GLBL2_CHANNEL_INST                              0x30101    196865
[  0x118] GLBL2_CHANNEL_MDMA                              0x30f0f    200463
[  0x11c] GLBL2_CHANNEL_STRM                              0x30000    196608
[  0x120] GLBL2_CHANNEL_CAP                               0x200      512
[  0x128] GLBL2_CHANNEL_PASID_CAP                         0x0        0
[  0x130] GLBL2_SYSTEM_ID                                 0x0        0
[  0x134] GLBL2_MISC_CAP                                  0x120000b  18874379
[  0x158] GLBL2_RRQ_BRG_THROT                             0x86045000 2248429568
[  0x15c] GLBL2_RRQ_PCIE_THROT                            0x6045000  100945920
[  0x160] GLBL2_RRQ_AXIMM_THROT                           0x0        0
[  0x164] GLBL2_RRQ_PCIE_LAT0                             0x0        0
[  0x168] GLBL2_RRQ_PCIE_LAT1                             0x0        0
[  0x16c] GLBL2_RRQ_AXIMM_LAT0                            0x0        0
[  0x170] GLBL2_RRQ_AXIMM_LAT1                            0x0        0
[  0x1b8] GLBL2_DBG_PCIE_RQ0                              0x3d28000  64126976
[  0x1bc] GLBL2_DBG_PCIE_RQ1                              0x1b1200   1774080
[  0x1c0] GLBL2_DBG_AXIMM_WR0                             0x0        0
[  0x1c4] GLBL2_DBG_AXIMM_WR1                             0x0        0
[  0x1c8] GLBL2_DBG_AXIMM_RD0                             0x0        0
[  0x1cc] GLBL2_DBG_AXIMM_RD1                             0x0        0
[  0x1d0] GLBL2_DBG_FAB0                                  0x0        0
[  0x1d4] GLBL2_DBG_FAB1                                  0x0        0
[  0x1f4] GLBL2_DBG_MATCH_SEL                             0x0        0
[  0x1f8] GLBL2_DBG_MATCH_MSK                             0x0        0
[  0x1fc] GLBL2_DBG_MATCH_PAT                             0x0        0
[  0x204] GLBL_RNG_SZ_1                                   0x801      2049
[  0x208] GLBL_RNG_SZ_2                                   0x41       65
[  0x20c] GLBL_RNG_SZ_3                                   0x81       129
[  0x210] GLBL_RNG_SZ_4                                   0xc1       193
[  0x214] GLBL_RNG_SZ_5                                   0x101      257
[  0x218] GLBL_RNG_SZ_6                                   0x181      385
[  0x21c] GLBL_RNG_SZ_7                                   0x201      513
[  0x220] GLBL_RNG_SZ_8                                   0x301      769
[  0x224] GLBL_RNG_SZ_9                                   0x401      1025
[  0x228] GLBL_RNG_SZ_A                                   0x601      1537
[  0x22c] GLBL_RNG_SZ_B                                   0xc01      3073
[  0x230] GLBL_RNG_SZ_C                                   0x1001     4097
[  0x234] GLBL_RNG_SZ_D                                   0x1801     6145
[  0x238] GLBL_RNG_SZ_E                                   0x2001     8193
[  0x23c] GLBL_RNG_SZ_F                                   0x3001     12289
[  0x240] GLBL_RNG_SZ_10                                  0x4001     16385
[  0x248] GLBL_ERR_STAT                                   0x200      512
[  0x24c] GLBL_ERR_MASK                                   0x1015f    65887
[  0x250] GLBL_DSC_CFG                                    0x502015   5251093
[  0x254] GLBL_DSC_ERR_STS                                0x0        0
[  0x258] GLBL_DSC_ERR_MSK                                0x1f9037e  33096574
[  0x25c] GLBL_DSC_ERR_LOG0                               0x0        0
[  0x260] GLBL_DSC_ERR_LOG1                               0x0        0
[  0x264] GLBL_TRQ_ERR_STS                                0x8        8
[  0x268] GLBL_TRQ_ERR_MSK                                0xb3       179
[  0x26c] GLBL_TRQ_ERR_LOG                                0x580012ec 1476399852
[  0x270] GLBL_DSC_DBG_DAT0                               0x0        0
[  0x274] GLBL_DSC_DBG_DAT1                               0x0        0
[  0x278] GLBL_DSC_DBG_CTL                                0x0        0
[  0x27c] GLBL_DSC_ERR_LOG2                               0x0        0
[  0x2c4] GLBL_GLBL_INTERRUPT_CFG                         0x0        0
[  0x2c8] GLBL_VCH_HOST_PROFILE                           0x0        0
[  0x308] GLBL_BRIDGE_HOST_PROFILE                        0x0        0
[  0x30c] AXIMM_IRQ_DEST_ADDR                             0x0        0
[  0x314] FAB_ERR_LOG                                     0x0        0
[  0x318] GLBL_REQ_ERR_STS                                0x0        0
[  0x31c] GLBL_REQ_ERR_MSK                                0x0        0
[  0x320] GLBL_DSC_DBG_LAT0_A                             0x0        0
[  0x324] GLBL_DSC_DBG_LAT1_A                             0x0        0
[  0x328] GLBL_DSC_CRD_CTR0_A                             0x0        0
[  0x32c] GLBL_DSC_CRD_CTR1_A                             0x0        0
[  0x330] GLBL_DSC_CRD_CTR2_A                             0x0        0
[  0x334] GLBL_DSC_CRD_CTR3_A                             0x0        0
[  0x338] GLBL_DSC_IMM_CRD_CTR0_A                         0x0        0
[  0x33c] GLBL_DSC_IMM_CRD_CTR1_A                         0x0        0
[  0x340] GLBL_DSC_IMM_CRD_CTR2_A                         0x0        0
[  0x344] GLBL_DSC_IMM_CRD_CTR3_A                         0x0        0
[  0x348] GLBL_DSC_H2C_OUT_CTR0_A                         0x0        0
[  0x34c] GLBL_DSC_H2C_OUT_CTR1_A                         0x0        0
[  0x350] GLBL_DSC_H2C_OUT_CTR2_A                         0x0        0
[  0x354] GLBL_DSC_H2C_OUT_CTR3_A                         0x0        0
[  0x358] GLBL_DSC_C2H_OUT_CTR0_A                         0x0        0
[  0x35c] GLBL_DSC_C2H_OUT_CTR1_A                         0x0        0
[  0x360] GLBL_DSC_C2H_OUT_CTR2_A                         0x0        0
[  0x364] GLBL_DSC_C2H_OUT_CTR3_A                         0x0        0
[  0x368] T                                               0x0        0
[  0x36c] GLBL_PERF_CNTR_CTL_A1                           0x0        0
[  0x370] GLBL_FREE_CNT_A0                                0x0        0
[  0x374] GLBL_FREE_CNT_A1                                0x0        0
[  0x378] GLBL_AXIS_H2C_CNT_A0                            0x0        0
[  0x37c] GLBL_AXIS_H2C_CNT_A1                            0x0        0
[  0x380] GLBL_AXIS_H2C_CNT_A2                            0x0        0
[  0x384] GLBL_AXIS_H2C_CNT_A3                            0x0        0
[  0x388] GLBL_AXIS_H2C_CNT_A4                            0x0        0
[  0x38c] GLBL_AXIS_H2C_CNT_A5                            0x0        0
[  0x390] GLBL_AXIS_C2H_CNT_A0                            0x0        0
[  0x394] GLBL_AXIS_C2H_CNT_A1                            0x0        0
[  0x398] GLBL_AXIS_C2H_CNT_A2                            0x0        0
[  0x39c] GLBL_AXIS_C2H_CNT_A3                            0x0        0
[  0x3a0] GLBL_AXIS_C2H_CNT_A4                            0x0        0
[  0x3a4] GLBL_AXIS_C2H_CNT_A5                            0x0        0
[  0x3a8] GLBL_M_AXI_WR_CNT_A0                            0x0        0
[  0x3ac] GLBL_M_AXI_WR_CNT_A1                            0x0        0
[  0x3b0] GLBL_M_AXI_WR_CNT_A2                            0x0        0
[  0x3b4] GLBL_M_AXI_WR_CNT_A3                            0x0        0
[  0x3b8] GLBL_M_AXI_WR_CNT_A4                            0x0        0
[  0x3bc] GLBL_M_AXI_WR_CNT_A5                            0x0        0
[  0x3c0] GLBL_M_AXI_RD_CNT_A0                            0x0        0
[  0x3c4] GLBL_M_AXI_RD_CNT_A1                            0x0        0
[  0x3c8] GLBL_M_AXI_RD_CNT_A2                            0x0        0
[  0x3cc] GLBL_M_AXI_RD_CNT_A3                            0x0        0
[  0x3d0] GLBL_M_AXI_RD_CNT_A4                            0x0        0
[  0x3d4] GLBL_M_AXI_RD_CNT_A5                            0x0        0
[  0x3d8] GLBL_M_AXIB_WR_CNT_A0                           0x0        0
[  0x3dc] GLBL_M_AXIB_WR_CNT_A1                           0x0        0
[  0x3e0] GLBL_M_AXIB_WR_CNT_A2                           0x0        0
[  0x3e4] GLBL_M_AXIB_WR_CNT_A3                           0x0        0
[  0x3e8] GLBL_M_AXIB_WR_CNT_A4                           0x0        0
[  0x3ec] GLBL_M_AXIB_WR_CNT_A5                           0x0        0
[  0x3f0] GLBL_M_AXIB_RD_CNT_A0                           0x0        0
[  0x3f4] GLBL_M_AXIB_RD_CNT_A1                           0x0        0
[  0x3f8] GLBL_M_AXIB_RD_CNT_A2                           0x0        0
[  0x3fc] GLBL_M_AXIB_RD_CNT_A3                           0x0        0
[  0x400] GLBL_M_AXIB_RD_CNT_A4                           0x80000    524288
[  0x404] GLBL_M_AXIB_RD_CNT_A5                           0x0        0
[  0x408] GLBL_S_AXI_WR_CNT_A0                            0x0        0
[  0x40c] GLBL_S_AXI_WR_CNT_A1                            0x0        0
[  0x410] GLBL_S_AXI_WR_CNT_A2                            0x0        0
[  0x414] GLBL_S_AXI_WR_CNT_A3                            0x0        0
[  0x418] GLBL_S_AXI_WR_CNT_A4                            0x0        0
[  0x41c] GLBL_S_AXI_WR_CNT_A5                            0x0        0
[  0x420] GLBL_S_AXI_RD_CNT_A0                            0x0        0
[  0x424] GLBL_S_AXI_RD_CNT_A1                            0x0        0
[  0x428] GLBL_S_AXI_RD_CNT_A2                            0x0        0
[  0x42c] GLBL_S_AXI_RD_CNT_A3                            0x0        0
[  0x430] GLBL_S_AXI_RD_CNT_A4                            0x0        0
[  0x434] GLBL_S_AXI_RD_CNT_A5                            0x0        0
[  0x438] GLBL_S_AXIS_CMP_CNT_A0                          0x0        0
[  0x43c] GLBL_S_AXIS_CMP_CNT_A1                          0x0        0
[  0x440] GLBL_S_AXIS_CMP_CNT_A2                          0x0        0
[  0x444] GLBL_S_AXIS_CMP_CNT_A3                          0x0        0
[  0x448] GLBL_S_AXIS_CMP_CNT_A4                          0x0        0
[  0x44c] GLBL_S_AXIS_CMP_CNT_A5                          0x0        0
[  0x804] IND_CTXT_DATA                                   0x0        0
[  0x824] IND_CTXT_MASK                                   0x0        0
[  0x844] IND_CTXT_CMD                                    0x20f      527
[  0xa00] C2H_TIMER_CNT                                   0x1        1
[  0xa40] C2H_CNT_TH                                      0x2        2
[  0xa80] C2H_PFCH_CFG_1                                  0xc000c    786444
[  0xa84] C2H_PFCH_CFG_2                                  0x804003c8 2151678920
[  0xab0] C2H_BUF_SZ                                      0x1000     4096
[  0xaf0] C2H_ERR_STAT                                    0x0        0
[  0xaf4] C2H_ERR_MASK                                    0x3f6df    259807
[  0xaf8] C2H_FATAL_ERR_STAT                              0x0        0
[  0xafc] C2H_FATAL_ERR_MASK                              0x1fdf1b   2088731
[  0xb00] C2H_FATAL_ERR_ENABLE                            0x0        0
[  0xb04] GLBL_ERR_INT                                    0x1002000  16785408
[  0xb08] C2H_PFCH_CFG                                    0x1000100  16777472
[  0xb0c] C2H_INT_TIMER_TICK                              0x19       25
[  0xb2c] C2H_DBG_PFCH_ERR_CTXT                           0x0        0
[  0xb30] C2H_FIRST_ERR_QID                               0x0        0
[  0xb44] STAT_NUM_DSC_CRDT_SENT                          0x2        2
[  0xb48] STAT_NUM_FCH_DSC_RCVD                           0x0        0
[  0xb4c] STAT_NUM_BYP_DSC_RCVD                           0x0        0
[  0xb50] C2H_WRB_COAL_CFG                                0x40064014 1074151444
[  0xb54] C2H_INTR_H2C_REQ                                0x0        0
[  0xb58] C2H_INTR_C2H_MM_REQ                             0x0        0
[  0xb5c] C2H_INTR_ERR_INT_REQ                            0x0        0
[  0xb60] C2H_INTR_C2H_ST_REQ                             0x0        0
[  0xb64] C2H_INTR_H2C_ERR_C2H_MM_MSIX_ACK                0x0        0
[  0xb68] C2H_INTR_H2C_ERR_C2H_MM_MSIX_FAIL               0x0        0
[  0xb6c] C2H_INTR_H2C_ERR_C2H_MM_MSIX_NO_MSIX            0x0        0
[  0xb70] C2H_INTR_H2C_ERR_C2H_MM_CTXT_INVAL              0x0        0
[  0xb74] C2H_INTR_C2H_ST_MSIX_ACK                        0x0        0
[  0xb78] C2H_INTR_C2H_ST_MSIX_FAIL                       0x0        0
[  0xb7c] C2H_INTR_C2H_ST_NO_MSIX                         0x0        0
[  0xb80] C2H_INTR_C2H_ST_CTXT_INVAL                      0x0        0
[  0xb84] C2H_STAT_WR_CMP                                 0x0        0
[  0xb88] C2H_STAT_DBG_DMA_ENG_4                          0x1b       27
[  0xb8c] C2H_STAT_DBG_DMA_ENG_5                          0x80000000 2147483648
[  0xb90] C2H_DBG_PFCH_QID                                0x0        0
[  0xb94] C2H_DBG_PFCH                                    0x0        0
[  0xb98] C2H_INT_DBG                                     0x0        0
[  0xb9c] C2H_STAT_IMM_ACCEPTED                           0x0        0
[  0xba0] C2H_STAT_MARKER_ACCEPTED                        0x0        0
[  0xba4] C2H_STAT_DISABLE_CMP_ACCEPTED                   0x0        0
[  0xba8] C2H_PLD_FIFO_CRDT_CNT                           0xc00      3072
[  0xbac] C2H_INTR_DYN_REQ                                0x0        0
[  0xbb0] C2H_INTR_DYN_MISC                               0x0        0
[  0xbb4] C2H_DROP_LEN_MISMATCH                           0x0        0
[  0xbb8] C2H_DROP_DESC_RSP_LEN                           0x0        0
[  0xbbc] C2H_DROP_QID_FIFO_LEN                           0x0        0
[  0xbc0] C2H_DROP_PLD_CNT                                0x0        0
[  0xbc4] C2H_CMPT_FORMAT_0                               0x20001    131073
[  0xbc8] C2H_CMPT_FORMAT_1                               0x0        0
[  0xbcc] C2H_CMPT_FORMAT_2                               0x0        0
[  0xbd0] C2H_CMPT_FORMAT_3                               0x0        0
[  0xbd4] C2H_CMPT_FORMAT_4                               0x0        0
[  0xbd8] C2H_CMPT_FORMAT_5                               0x0        0
[  0xbdc] C2H_CMPT_FORMAT_6                               0x0        0
[  0xbe0] C2H_PFCH_CACHE_DEPTH                            0x1f0010   2031632
[  0xbe4] C2H_WRB_COAL_BUF_DEPTH                          0x10       16
[  0xbe8] C2H_PFCH_CRDT                                   0x0        0
[  0xbf4] C2H_PLD_PKT_ID                                  0x10000    65536
[  0xbf8] C2H_PLD_PKT_ID_1                                0x0        0
[  0xbfc] C2H_DROP_PLD_CNT_1                              0x0        0
[  0xe00] H2C_ERR_STAT                                    0x0        0
[  0xe04] H2C_ERR_MASK                                    0x3f       63
[  0xe08] H2C_FIRST_ERR_QID                               0x0        0
[  0xe20] H2C_FATAL_ERR_EN                                0x0        0
[  0xe24] H2C_REQ_THROT_PCIE                              0x86046000 2248433664
[  0xe2c] H2C_REQ_THROT_AXIMM                             0x82044000 2181316608
[ 0x1004] C2H_MM_CTL                                      0x0        0
[ 0x1040] C2H_MM_STATUS                                   0x0        0
[ 0x1048] C2H_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1054] C2H_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1058] C2H_MM_ERR_CODE                                 0x0        0
[ 0x105c] C2H_MM_ERR_INFO                                 0x0        0
[ 0x10c0] C2H_MM_PERF_MON_CTL                             0x0        0
[ 0x10c4] C2H_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x10c8] C2H_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x10cc] C2H_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x10d0] C2H_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x10e8] C2H_MM_DBG                                      0x0        0
[ 0x1204] H2C_MM_CTL                                      0x0        0
[ 0x1240] H2C_MM_STATUS                                   0x0        0
[ 0x1248] H2C_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1254] H2C_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1258] H2C_MM_ERR_CODE                                 0x0        0
[ 0x125c] H2C_MM_ERR_INFO                                 0x0        0
[ 0x12c0] H2C_MM_PERF_MON_CTL                             0x0        0
[ 0x12c4] H2C_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x12c8] H2C_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x12cc] H2C_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x12d0] H2C_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x12e8] H2C_MM_DBG                                      0x0        0
[ 0x12ec] H2C_MM_DATA_THROTTLE                            0x0        0
[ 0x1400] C2H_CRDT_COAL_CFG_1                             0x4010     16400
[ 0x1404] C2H_CRDT_COAL_CFG_2                             0x80060    524384
[ 0x1408] C2H_PFCH_BYP_QID                                0x0        0
[ 0x140c] C2H_PFCH_BYP_TAG                                0x0        0
[ 0x1410] C2H_WATER_MARK                                  0xc00005   12582917
[ 0x1450] C2H_NOTIFY_EMPTY                                0x10002    65538
[ 0x1454] C2H_STAT_S_AXIS_C2H_ACCEPTED_1                  0x0        0
[ 0x1458] C2H_STAT_S_AXIS_WRB_ACCEPTED_1                  0x0        0
[ 0x145c] C2H_STAT_DESC_RSP_PKT_ACCEPTED_1                0x0        0
[ 0x1460] C2H_STAT_AXIS_PKG_CMP_1                         0x0        0
[ 0x1464] C2H_STAT_S_AXIS_WRB_ACCEPTED_2                  0x0        0
[ 0x1468] C2H_ST_PLD_FIFO_DEPTH                           0x200      512
[ 0x146c] C2H_STAT_DBG_DMA_ENG_6                          0x0        0
[ 0x1470] C2H_STAT_DBG_DMA_ENG_7                          0x0        0
[ 0x1474] C2H_STAT_PCIE_CMP_1                             0x0        0
[ 0x1478] C2H_PLD_FIFO_ALMOST_FULL                        0x800001bf 2147484095
[ 0x147c] PFCH_CFG_3                                      0x8000     32768
[ 0x1480] CMPT_CFG_0                                      0x0        0
[ 0x1484] PFCH_CFG_4                                      0x800320   8389408
ERR! qidx 0 invalid.
QID 0 NOT configured.
qdma01000-MM-1 H2C added.
qdma01000-MM-1 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 1, q_type C2H, start failed -22.
Deleted Queues 1 -> 1.
unable to open device /dev/qdma01000-MM-1, -1.
open device: No such file or directory
unable to open device /dev/qdma01000-MM-1, -1.
open device: No such file or directory
dma-ctl: Warn: Default dir set to 'h2c'
ERR! qidx 1 invalid.
################################################################################
###		qdma01000, pci 01:00.00, reg dump
################################################################################
AXI Master Lite Bar #2
[      0] ST_C2H_QID                                      0x1        1
[    0x4] ST_C2H_PKTLEN                                   0x400      1024
[    0x8] ST_C2H_CONTROL                                  0          0
[    0xc] ST_H2C_CONTROL                                  0          0
[   0x10] ST_H2C_STATUS                                   0          0
[   0x14] ST_H2C_XFER_CNT                                 0          0
[   0x20] ST_C2H_PKT_CNT                                  0x1        1
[   0x30] ST_C2H_CMPT_DATA_0                              0          0
[   0x34] ST_C2H_CMPT_DATA_1                              0          0
[   0x38] ST_C2H_CMPT_DATA_2                              0          0
[   0x3c] ST_C2H_CMPT_DATA_3                              0          0
[   0x40] ST_C2H_CMPT_DATA_4                              0          0
[   0x44] ST_C2H_CMPT_DATA_5                              0          0
[   0x48] ST_C2H_CMPT_DATA_6                              0          0
[   0x4c] ST_C2H_CMPT_DATA_7                              0          0
[   0x50] ST_C2H_CMPT_SIZE                                0          0
[   0x60] ST_SCRATCH_REG_0                                0          0
[   0x64] ST_SCRATCH_REG_1                                0          0
[   0x88] ST_C2H_PKT_DROP                                 0          0
[   0x8c] ST_C2H_PKT_ACCEPT                               0          0
[   0x90] DSC_BYPASS_LOOP                                 0          0
[   0x94] USER_INTERRUPT                                  0          0
[   0x98] USER_INTERRUPT_MASK                             0          0
[   0x9c] USER_INTERRUPT_VEC                              0          0
[   0xa0] DMA_CONTROL                                     0          0
[   0xa4] VDM_MSG_READ                                    0          0

CONFIG BAR #0
[    0x0] CFG_BLK_IDENTIFIER                              0x1fd30001 533921793
[    0x8] CFG_BLK_PCIE_MAX_PLD_SIZE                       0x51       81
[    0xc] CFG_BLK_PCIE_MAX_READ_REQ_SIZE                  0x52       82
[   0x10] CFG_BLK_SYSTEM_ID                               0xff01     65281
[   0x14] CFG_BLK_MSIX_ENABLE                             0x1        1
[   0x18] CFG_PCIE_DATA_WIDTH                             0x1        1
[   0x1c] CFG_PCIE_CTL                                    0x1        1
[   0x20] CFG_BLK_MSI_ENABLE                              0x0        0
[   0x40] CFG_AXI_USER_MAX_PLD_SIZE                       0x55       85
[   0x44] CFG_AXI_USER_MAX_READ_REQ_SIZE                  0x55       85
[   0x4c] CFG_BLK_MISC_CTL                                0x10009    65545
[   0x68] CFG_PL_CRED_CTL                                 0x0        0
[   0x80] CFG_BLK_SCRATCH                                 0x0        0
[   0xa0] CFG_GIC                                         0x0        0
[   0xe0] RAM_SBE_MSK_1_A                                 0xffffffff 4294967295
[   0xe4] RAM_SBE_STS_1_A                                 0x0        0
[   0xe8] RAM_DBE_MSK_1_A                                 0xffffffff 4294967295
[   0xec] RAM_DBE_STS_1_A                                 0x0        0
[   0xf0] RAM_SBE_MSK_A                                   0xffffffff 4294967295
[   0xf4] RAM_SBE_STS_A                                   0x0        0
[   0xf8] RAM_DBE_MSK_A                                   0xffffffff 4294967295
[   0xfc] RAM_DBE_STS_A                                   0x0        0
[  0x100] GLBL2_IDENTIFIER                                0x1fd70001 534183937
[  0x114] GLBL2_CHANNEL_INST                              0x30101    196865
[  0x118] GLBL2_CHANNEL_MDMA                              0x30f0f    200463
[  0x11c] GLBL2_CHANNEL_STRM                              0x30000    196608
[  0x120] GLBL2_CHANNEL_CAP                               0x200      512
[  0x128] GLBL2_CHANNEL_PASID_CAP                         0x0        0
[  0x130] GLBL2_SYSTEM_ID                                 0x0        0
[  0x134] GLBL2_MISC_CAP                                  0x120000b  18874379
[  0x158] GLBL2_RRQ_BRG_THROT                             0x86045000 2248429568
[  0x15c] GLBL2_RRQ_PCIE_THROT                            0x6045000  100945920
[  0x160] GLBL2_RRQ_AXIMM_THROT                           0x0        0
[  0x164] GLBL2_RRQ_PCIE_LAT0                             0x0        0
[  0x168] GLBL2_RRQ_PCIE_LAT1                             0x0        0
[  0x16c] GLBL2_RRQ_AXIMM_LAT0                            0x0        0
[  0x170] GLBL2_RRQ_AXIMM_LAT1                            0x0        0
[  0x1b8] GLBL2_DBG_PCIE_RQ0                              0x3d28000  64126976
[  0x1bc] GLBL2_DBG_PCIE_RQ1                              0x1b1200   1774080
[  0x1c0] GLBL2_DBG_AXIMM_WR0                             0x0        0
[  0x1c4] GLBL2_DBG_AXIMM_WR1                             0x0        0
[  0x1c8] GLBL2_DBG_AXIMM_RD0                             0x0        0
[  0x1cc] GLBL2_DBG_AXIMM_RD1                             0x0        0
[  0x1d0] GLBL2_DBG_FAB0                                  0x0        0
[  0x1d4] GLBL2_DBG_FAB1                                  0x0        0
[  0x1f4] GLBL2_DBG_MATCH_SEL                             0x0        0
[  0x1f8] GLBL2_DBG_MATCH_MSK                             0x0        0
[  0x1fc] GLBL2_DBG_MATCH_PAT                             0x0        0
[  0x204] GLBL_RNG_SZ_1                                   0x801      2049
[  0x208] GLBL_RNG_SZ_2                                   0x41       65
[  0x20c] GLBL_RNG_SZ_3                                   0x81       129
[  0x210] GLBL_RNG_SZ_4                                   0xc1       193
[  0x214] GLBL_RNG_SZ_5                                   0x101      257
[  0x218] GLBL_RNG_SZ_6                                   0x181      385
[  0x21c] GLBL_RNG_SZ_7                                   0x201      513
[  0x220] GLBL_RNG_SZ_8                                   0x301      769
[  0x224] GLBL_RNG_SZ_9                                   0x401      1025
[  0x228] GLBL_RNG_SZ_A                                   0x601      1537
[  0x22c] GLBL_RNG_SZ_B                                   0xc01      3073
[  0x230] GLBL_RNG_SZ_C                                   0x1001     4097
[  0x234] GLBL_RNG_SZ_D                                   0x1801     6145
[  0x238] GLBL_RNG_SZ_E                                   0x2001     8193
[  0x23c] GLBL_RNG_SZ_F                                   0x3001     12289
[  0x240] GLBL_RNG_SZ_10                                  0x4001     16385
[  0x248] GLBL_ERR_STAT                                   0x200      512
[  0x24c] GLBL_ERR_MASK                                   0x1015f    65887
[  0x250] GLBL_DSC_CFG                                    0x502015   5251093
[  0x254] GLBL_DSC_ERR_STS                                0x0        0
[  0x258] GLBL_DSC_ERR_MSK                                0x1f9037e  33096574
[  0x25c] GLBL_DSC_ERR_LOG0                               0x0        0
[  0x260] GLBL_DSC_ERR_LOG1                               0x0        0
[  0x264] GLBL_TRQ_ERR_STS                                0x8        8
[  0x268] GLBL_TRQ_ERR_MSK                                0xb3       179
[  0x26c] GLBL_TRQ_ERR_LOG                                0x580012ec 1476399852
[  0x270] GLBL_DSC_DBG_DAT0                               0x0        0
[  0x274] GLBL_DSC_DBG_DAT1                               0x0        0
[  0x278] GLBL_DSC_DBG_CTL                                0x0        0
[  0x27c] GLBL_DSC_ERR_LOG2                               0x0        0
[  0x2c4] GLBL_GLBL_INTERRUPT_CFG                         0x0        0
[  0x2c8] GLBL_VCH_HOST_PROFILE                           0x0        0
[  0x308] GLBL_BRIDGE_HOST_PROFILE                        0x0        0
[  0x30c] AXIMM_IRQ_DEST_ADDR                             0x0        0
[  0x314] FAB_ERR_LOG                                     0x0        0
[  0x318] GLBL_REQ_ERR_STS                                0x0        0
[  0x31c] GLBL_REQ_ERR_MSK                                0x0        0
[  0x320] GLBL_DSC_DBG_LAT0_A                             0x0        0
[  0x324] GLBL_DSC_DBG_LAT1_A                             0x0        0
[  0x328] GLBL_DSC_CRD_CTR0_A                             0x0        0
[  0x32c] GLBL_DSC_CRD_CTR1_A                             0x0        0
[  0x330] GLBL_DSC_CRD_CTR2_A                             0x0        0
[  0x334] GLBL_DSC_CRD_CTR3_A                             0x0        0
[  0x338] GLBL_DSC_IMM_CRD_CTR0_A                         0x0        0
[  0x33c] GLBL_DSC_IMM_CRD_CTR1_A                         0x0        0
[  0x340] GLBL_DSC_IMM_CRD_CTR2_A                         0x0        0
[  0x344] GLBL_DSC_IMM_CRD_CTR3_A                         0x0        0
[  0x348] GLBL_DSC_H2C_OUT_CTR0_A                         0x0        0
[  0x34c] GLBL_DSC_H2C_OUT_CTR1_A                         0x0        0
[  0x350] GLBL_DSC_H2C_OUT_CTR2_A                         0x0        0
[  0x354] GLBL_DSC_H2C_OUT_CTR3_A                         0x0        0
[  0x358] GLBL_DSC_C2H_OUT_CTR0_A                         0x0        0
[  0x35c] GLBL_DSC_C2H_OUT_CTR1_A                         0x0        0
[  0x360] GLBL_DSC_C2H_OUT_CTR2_A                         0x0        0
[  0x364] GLBL_DSC_C2H_OUT_CTR3_A                         0x0        0
[  0x368] T                                               0x0        0
[  0x36c] GLBL_PERF_CNTR_CTL_A1                           0x0        0
[  0x370] GLBL_FREE_CNT_A0                                0x0        0
[  0x374] GLBL_FREE_CNT_A1                                0x0        0
[  0x378] GLBL_AXIS_H2C_CNT_A0                            0x0        0
[  0x37c] GLBL_AXIS_H2C_CNT_A1                            0x0        0
[  0x380] GLBL_AXIS_H2C_CNT_A2                            0x0        0
[  0x384] GLBL_AXIS_H2C_CNT_A3                            0x0        0
[  0x388] GLBL_AXIS_H2C_CNT_A4                            0x0        0
[  0x38c] GLBL_AXIS_H2C_CNT_A5                            0x0        0
[  0x390] GLBL_AXIS_C2H_CNT_A0                            0x0        0
[  0x394] GLBL_AXIS_C2H_CNT_A1                            0x0        0
[  0x398] GLBL_AXIS_C2H_CNT_A2                            0x0        0
[  0x39c] GLBL_AXIS_C2H_CNT_A3                            0x0        0
[  0x3a0] GLBL_AXIS_C2H_CNT_A4                            0x0        0
[  0x3a4] GLBL_AXIS_C2H_CNT_A5                            0x0        0
[  0x3a8] GLBL_M_AXI_WR_CNT_A0                            0x0        0
[  0x3ac] GLBL_M_AXI_WR_CNT_A1                            0x0        0
[  0x3b0] GLBL_M_AXI_WR_CNT_A2                            0x0        0
[  0x3b4] GLBL_M_AXI_WR_CNT_A3                            0x0        0
[  0x3b8] GLBL_M_AXI_WR_CNT_A4                            0x0        0
[  0x3bc] GLBL_M_AXI_WR_CNT_A5                            0x0        0
[  0x3c0] GLBL_M_AXI_RD_CNT_A0                            0x0        0
[  0x3c4] GLBL_M_AXI_RD_CNT_A1                            0x0        0
[  0x3c8] GLBL_M_AXI_RD_CNT_A2                            0x0        0
[  0x3cc] GLBL_M_AXI_RD_CNT_A3                            0x0        0
[  0x3d0] GLBL_M_AXI_RD_CNT_A4                            0x0        0
[  0x3d4] GLBL_M_AXI_RD_CNT_A5                            0x0        0
[  0x3d8] GLBL_M_AXIB_WR_CNT_A0                           0x0        0
[  0x3dc] GLBL_M_AXIB_WR_CNT_A1                           0x0        0
[  0x3e0] GLBL_M_AXIB_WR_CNT_A2                           0x0        0
[  0x3e4] GLBL_M_AXIB_WR_CNT_A3                           0x0        0
[  0x3e8] GLBL_M_AXIB_WR_CNT_A4                           0x0        0
[  0x3ec] GLBL_M_AXIB_WR_CNT_A5                           0x0        0
[  0x3f0] GLBL_M_AXIB_RD_CNT_A0                           0x0        0
[  0x3f4] GLBL_M_AXIB_RD_CNT_A1                           0x0        0
[  0x3f8] GLBL_M_AXIB_RD_CNT_A2                           0x0        0
[  0x3fc] GLBL_M_AXIB_RD_CNT_A3                           0x0        0
[  0x400] GLBL_M_AXIB_RD_CNT_A4                           0x80000    524288
[  0x404] GLBL_M_AXIB_RD_CNT_A5                           0x0        0
[  0x408] GLBL_S_AXI_WR_CNT_A0                            0x0        0
[  0x40c] GLBL_S_AXI_WR_CNT_A1                            0x0        0
[  0x410] GLBL_S_AXI_WR_CNT_A2                            0x0        0
[  0x414] GLBL_S_AXI_WR_CNT_A3                            0x0        0
[  0x418] GLBL_S_AXI_WR_CNT_A4                            0x0        0
[  0x41c] GLBL_S_AXI_WR_CNT_A5                            0x0        0
[  0x420] GLBL_S_AXI_RD_CNT_A0                            0x0        0
[  0x424] GLBL_S_AXI_RD_CNT_A1                            0x0        0
[  0x428] GLBL_S_AXI_RD_CNT_A2                            0x0        0
[  0x42c] GLBL_S_AXI_RD_CNT_A3                            0x0        0
[  0x430] GLBL_S_AXI_RD_CNT_A4                            0x0        0
[  0x434] GLBL_S_AXI_RD_CNT_A5                            0x0        0
[  0x438] GLBL_S_AXIS_CMP_CNT_A0                          0x0        0
[  0x43c] GLBL_S_AXIS_CMP_CNT_A1                          0x0        0
[  0x440] GLBL_S_AXIS_CMP_CNT_A2                          0x0        0
[  0x444] GLBL_S_AXIS_CMP_CNT_A3                          0x0        0
[  0x448] GLBL_S_AXIS_CMP_CNT_A4                          0x0        0
[  0x44c] GLBL_S_AXIS_CMP_CNT_A5                          0x0        0
[  0x804] IND_CTXT_DATA                                   0x0        0
[  0x824] IND_CTXT_MASK                                   0x0        0
[  0x844] IND_CTXT_CMD                                    0x20f      527
[  0xa00] C2H_TIMER_CNT                                   0x1        1
[  0xa40] C2H_CNT_TH                                      0x2        2
[  0xa80] C2H_PFCH_CFG_1                                  0xc000c    786444
[  0xa84] C2H_PFCH_CFG_2                                  0x804003c8 2151678920
[  0xab0] C2H_BUF_SZ                                      0x1000     4096
[  0xaf0] C2H_ERR_STAT                                    0x0        0
[  0xaf4] C2H_ERR_MASK                                    0x3f6df    259807
[  0xaf8] C2H_FATAL_ERR_STAT                              0x0        0
[  0xafc] C2H_FATAL_ERR_MASK                              0x1fdf1b   2088731
[  0xb00] C2H_FATAL_ERR_ENABLE                            0x0        0
[  0xb04] GLBL_ERR_INT                                    0x1002000  16785408
[  0xb08] C2H_PFCH_CFG                                    0x1000100  16777472
[  0xb0c] C2H_INT_TIMER_TICK                              0x19       25
[  0xb2c] C2H_DBG_PFCH_ERR_CTXT                           0x0        0
[  0xb30] C2H_FIRST_ERR_QID                               0x0        0
[  0xb44] STAT_NUM_DSC_CRDT_SENT                          0x2        2
[  0xb48] STAT_NUM_FCH_DSC_RCVD                           0x0        0
[  0xb4c] STAT_NUM_BYP_DSC_RCVD                           0x0        0
[  0xb50] C2H_WRB_COAL_CFG                                0x40064014 1074151444
[  0xb54] C2H_INTR_H2C_REQ                                0x0        0
[  0xb58] C2H_INTR_C2H_MM_REQ                             0x0        0
[  0xb5c] C2H_INTR_ERR_INT_REQ                            0x0        0
[  0xb60] C2H_INTR_C2H_ST_REQ                             0x0        0
[  0xb64] C2H_INTR_H2C_ERR_C2H_MM_MSIX_ACK                0x0        0
[  0xb68] C2H_INTR_H2C_ERR_C2H_MM_MSIX_FAIL               0x0        0
[  0xb6c] C2H_INTR_H2C_ERR_C2H_MM_MSIX_NO_MSIX            0x0        0
[  0xb70] C2H_INTR_H2C_ERR_C2H_MM_CTXT_INVAL              0x0        0
[  0xb74] C2H_INTR_C2H_ST_MSIX_ACK                        0x0        0
[  0xb78] C2H_INTR_C2H_ST_MSIX_FAIL                       0x0        0
[  0xb7c] C2H_INTR_C2H_ST_NO_MSIX                         0x0        0
[  0xb80] C2H_INTR_C2H_ST_CTXT_INVAL                      0x0        0
[  0xb84] C2H_STAT_WR_CMP                                 0x0        0
[  0xb88] C2H_STAT_DBG_DMA_ENG_4                          0x1b       27
[  0xb8c] C2H_STAT_DBG_DMA_ENG_5                          0x80000000 2147483648
[  0xb90] C2H_DBG_PFCH_QID                                0x0        0
[  0xb94] C2H_DBG_PFCH                                    0x0        0
[  0xb98] C2H_INT_DBG                                     0x0        0
[  0xb9c] C2H_STAT_IMM_ACCEPTED                           0x0        0
[  0xba0] C2H_STAT_MARKER_ACCEPTED                        0x0        0
[  0xba4] C2H_STAT_DISABLE_CMP_ACCEPTED                   0x0        0
[  0xba8] C2H_PLD_FIFO_CRDT_CNT                           0xc00      3072
[  0xbac] C2H_INTR_DYN_REQ                                0x0        0
[  0xbb0] C2H_INTR_DYN_MISC                               0x0        0
[  0xbb4] C2H_DROP_LEN_MISMATCH                           0x0        0
[  0xbb8] C2H_DROP_DESC_RSP_LEN                           0x0        0
[  0xbbc] C2H_DROP_QID_FIFO_LEN                           0x0        0
[  0xbc0] C2H_DROP_PLD_CNT                                0x0        0
[  0xbc4] C2H_CMPT_FORMAT_0                               0x20001    131073
[  0xbc8] C2H_CMPT_FORMAT_1                               0x0        0
[  0xbcc] C2H_CMPT_FORMAT_2                               0x0        0
[  0xbd0] C2H_CMPT_FORMAT_3                               0x0        0
[  0xbd4] C2H_CMPT_FORMAT_4                               0x0        0
[  0xbd8] C2H_CMPT_FORMAT_5                               0x0        0
[  0xbdc] C2H_CMPT_FORMAT_6                               0x0        0
[  0xbe0] C2H_PFCH_CACHE_DEPTH                            0x1f0010   2031632
[  0xbe4] C2H_WRB_COAL_BUF_DEPTH                          0x10       16
[  0xbe8] C2H_PFCH_CRDT                                   0x0        0
[  0xbf4] C2H_PLD_PKT_ID                                  0x10000    65536
[  0xbf8] C2H_PLD_PKT_ID_1                                0x0        0
[  0xbfc] C2H_DROP_PLD_CNT_1                              0x0        0
[  0xe00] H2C_ERR_STAT                                    0x0        0
[  0xe04] H2C_ERR_MASK                                    0x3f       63
[  0xe08] H2C_FIRST_ERR_QID                               0x0        0
[  0xe20] H2C_FATAL_ERR_EN                                0x0        0
[  0xe24] H2C_REQ_THROT_PCIE                              0x86046000 2248433664
[  0xe2c] H2C_REQ_THROT_AXIMM                             0x82044000 2181316608
[ 0x1004] C2H_MM_CTL                                      0x0        0
[ 0x1040] C2H_MM_STATUS                                   0x0        0
[ 0x1048] C2H_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1054] C2H_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1058] C2H_MM_ERR_CODE                                 0x0        0
[ 0x105c] C2H_MM_ERR_INFO                                 0x0        0
[ 0x10c0] C2H_MM_PERF_MON_CTL                             0x0        0
[ 0x10c4] C2H_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x10c8] C2H_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x10cc] C2H_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x10d0] C2H_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x10e8] C2H_MM_DBG                                      0x0        0
[ 0x1204] H2C_MM_CTL                                      0x0        0
[ 0x1240] H2C_MM_STATUS                                   0x0        0
[ 0x1248] H2C_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1254] H2C_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1258] H2C_MM_ERR_CODE                                 0x0        0
[ 0x125c] H2C_MM_ERR_INFO                                 0x0        0
[ 0x12c0] H2C_MM_PERF_MON_CTL                             0x0        0
[ 0x12c4] H2C_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x12c8] H2C_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x12cc] H2C_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x12d0] H2C_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x12e8] H2C_MM_DBG                                      0x0        0
[ 0x12ec] H2C_MM_DATA_THROTTLE                            0x0        0
[ 0x1400] C2H_CRDT_COAL_CFG_1                             0x4010     16400
[ 0x1404] C2H_CRDT_COAL_CFG_2                             0x80060    524384
[ 0x1408] C2H_PFCH_BYP_QID                                0x0        0
[ 0x140c] C2H_PFCH_BYP_TAG                                0x0        0
[ 0x1410] C2H_WATER_MARK                                  0xc00005   12582917
[ 0x1450] C2H_NOTIFY_EMPTY                                0x10002    65538
[ 0x1454] C2H_STAT_S_AXIS_C2H_ACCEPTED_1                  0x0        0
[ 0x1458] C2H_STAT_S_AXIS_WRB_ACCEPTED_1                  0x0        0
[ 0x145c] C2H_STAT_DESC_RSP_PKT_ACCEPTED_1                0x0        0
[ 0x1460] C2H_STAT_AXIS_PKG_CMP_1                         0x0        0
[ 0x1464] C2H_STAT_S_AXIS_WRB_ACCEPTED_2                  0x0        0
[ 0x1468] C2H_ST_PLD_FIFO_DEPTH                           0x200      512
[ 0x146c] C2H_STAT_DBG_DMA_ENG_6                          0x0        0
[ 0x1470] C2H_STAT_DBG_DMA_ENG_7                          0x0        0
[ 0x1474] C2H_STAT_PCIE_CMP_1                             0x0        0
[ 0x1478] C2H_PLD_FIFO_ALMOST_FULL                        0x800001bf 2147484095
[ 0x147c] PFCH_CFG_3                                      0x8000     32768
[ 0x1480] CMPT_CFG_0                                      0x0        0
[ 0x1484] PFCH_CFG_4                                      0x800320   8389408
ERR! qidx 1 invalid.
QID 1 NOT configured.
qdma01000-MM-2 H2C added.
qdma01000-MM-2 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 2, q_type C2H, start failed -22.
Deleted Queues 2 -> 2.
unable to open device /dev/qdma01000-MM-2, -1.
open device: No such file or directory
unable to open device /dev/qdma01000-MM-2, -1.
open device: No such file or directory
dma-ctl: Warn: Default dir set to 'h2c'
ERR! qidx 2 invalid.
################################################################################
###		qdma01000, pci 01:00.00, reg dump
################################################################################
AXI Master Lite Bar #2
[      0] ST_C2H_QID                                      0x1        1
[    0x4] ST_C2H_PKTLEN                                   0x400      1024
[    0x8] ST_C2H_CONTROL                                  0          0
[    0xc] ST_H2C_CONTROL                                  0          0
[   0x10] ST_H2C_STATUS                                   0          0
[   0x14] ST_H2C_XFER_CNT                                 0          0
[   0x20] ST_C2H_PKT_CNT                                  0x1        1
[   0x30] ST_C2H_CMPT_DATA_0                              0          0
[   0x34] ST_C2H_CMPT_DATA_1                              0          0
[   0x38] ST_C2H_CMPT_DATA_2                              0          0
[   0x3c] ST_C2H_CMPT_DATA_3                              0          0
[   0x40] ST_C2H_CMPT_DATA_4                              0          0
[   0x44] ST_C2H_CMPT_DATA_5                              0          0
[   0x48] ST_C2H_CMPT_DATA_6                              0          0
[   0x4c] ST_C2H_CMPT_DATA_7                              0          0
[   0x50] ST_C2H_CMPT_SIZE                                0          0
[   0x60] ST_SCRATCH_REG_0                                0          0
[   0x64] ST_SCRATCH_REG_1                                0          0
[   0x88] ST_C2H_PKT_DROP                                 0          0
[   0x8c] ST_C2H_PKT_ACCEPT                               0          0
[   0x90] DSC_BYPASS_LOOP                                 0          0
[   0x94] USER_INTERRUPT                                  0          0
[   0x98] USER_INTERRUPT_MASK                             0          0
[   0x9c] USER_INTERRUPT_VEC                              0          0
[   0xa0] DMA_CONTROL                                     0          0
[   0xa4] VDM_MSG_READ                                    0          0

CONFIG BAR #0
[    0x0] CFG_BLK_IDENTIFIER                              0x1fd30001 533921793
[    0x8] CFG_BLK_PCIE_MAX_PLD_SIZE                       0x51       81
[    0xc] CFG_BLK_PCIE_MAX_READ_REQ_SIZE                  0x52       82
[   0x10] CFG_BLK_SYSTEM_ID                               0xff01     65281
[   0x14] CFG_BLK_MSIX_ENABLE                             0x1        1
[   0x18] CFG_PCIE_DATA_WIDTH                             0x1        1
[   0x1c] CFG_PCIE_CTL                                    0x1        1
[   0x20] CFG_BLK_MSI_ENABLE                              0x0        0
[   0x40] CFG_AXI_USER_MAX_PLD_SIZE                       0x55       85
[   0x44] CFG_AXI_USER_MAX_READ_REQ_SIZE                  0x55       85
[   0x4c] CFG_BLK_MISC_CTL                                0x10009    65545
[   0x68] CFG_PL_CRED_CTL                                 0x0        0
[   0x80] CFG_BLK_SCRATCH                                 0x0        0
[   0xa0] CFG_GIC                                         0x0        0
[   0xe0] RAM_SBE_MSK_1_A                                 0xffffffff 4294967295
[   0xe4] RAM_SBE_STS_1_A                                 0x0        0
[   0xe8] RAM_DBE_MSK_1_A                                 0xffffffff 4294967295
[   0xec] RAM_DBE_STS_1_A                                 0x0        0
[   0xf0] RAM_SBE_MSK_A                                   0xffffffff 4294967295
[   0xf4] RAM_SBE_STS_A                                   0x0        0
[   0xf8] RAM_DBE_MSK_A                                   0xffffffff 4294967295
[   0xfc] RAM_DBE_STS_A                                   0x0        0
[  0x100] GLBL2_IDENTIFIER                                0x1fd70001 534183937
[  0x114] GLBL2_CHANNEL_INST                              0x30101    196865
[  0x118] GLBL2_CHANNEL_MDMA                              0x30f0f    200463
[  0x11c] GLBL2_CHANNEL_STRM                              0x30000    196608
[  0x120] GLBL2_CHANNEL_CAP                               0x200      512
[  0x128] GLBL2_CHANNEL_PASID_CAP                         0x0        0
[  0x130] GLBL2_SYSTEM_ID                                 0x0        0
[  0x134] GLBL2_MISC_CAP                                  0x120000b  18874379
[  0x158] GLBL2_RRQ_BRG_THROT                             0x86045000 2248429568
[  0x15c] GLBL2_RRQ_PCIE_THROT                            0x6045000  100945920
[  0x160] GLBL2_RRQ_AXIMM_THROT                           0x0        0
[  0x164] GLBL2_RRQ_PCIE_LAT0                             0x0        0
[  0x168] GLBL2_RRQ_PCIE_LAT1                             0x0        0
[  0x16c] GLBL2_RRQ_AXIMM_LAT0                            0x0        0
[  0x170] GLBL2_RRQ_AXIMM_LAT1                            0x0        0
[  0x1b8] GLBL2_DBG_PCIE_RQ0                              0x3d28000  64126976
[  0x1bc] GLBL2_DBG_PCIE_RQ1                              0x1b1200   1774080
[  0x1c0] GLBL2_DBG_AXIMM_WR0                             0x0        0
[  0x1c4] GLBL2_DBG_AXIMM_WR1                             0x0        0
[  0x1c8] GLBL2_DBG_AXIMM_RD0                             0x0        0
[  0x1cc] GLBL2_DBG_AXIMM_RD1                             0x0        0
[  0x1d0] GLBL2_DBG_FAB0                                  0x0        0
[  0x1d4] GLBL2_DBG_FAB1                                  0x0        0
[  0x1f4] GLBL2_DBG_MATCH_SEL                             0x0        0
[  0x1f8] GLBL2_DBG_MATCH_MSK                             0x0        0
[  0x1fc] GLBL2_DBG_MATCH_PAT                             0x0        0
[  0x204] GLBL_RNG_SZ_1                                   0x801      2049
[  0x208] GLBL_RNG_SZ_2                                   0x41       65
[  0x20c] GLBL_RNG_SZ_3                                   0x81       129
[  0x210] GLBL_RNG_SZ_4                                   0xc1       193
[  0x214] GLBL_RNG_SZ_5                                   0x101      257
[  0x218] GLBL_RNG_SZ_6                                   0x181      385
[  0x21c] GLBL_RNG_SZ_7                                   0x201      513
[  0x220] GLBL_RNG_SZ_8                                   0x301      769
[  0x224] GLBL_RNG_SZ_9                                   0x401      1025
[  0x228] GLBL_RNG_SZ_A                                   0x601      1537
[  0x22c] GLBL_RNG_SZ_B                                   0xc01      3073
[  0x230] GLBL_RNG_SZ_C                                   0x1001     4097
[  0x234] GLBL_RNG_SZ_D                                   0x1801     6145
[  0x238] GLBL_RNG_SZ_E                                   0x2001     8193
[  0x23c] GLBL_RNG_SZ_F                                   0x3001     12289
[  0x240] GLBL_RNG_SZ_10                                  0x4001     16385
[  0x248] GLBL_ERR_STAT                                   0x200      512
[  0x24c] GLBL_ERR_MASK                                   0x1015f    65887
[  0x250] GLBL_DSC_CFG                                    0x502015   5251093
[  0x254] GLBL_DSC_ERR_STS                                0x0        0
[  0x258] GLBL_DSC_ERR_MSK                                0x1f9037e  33096574
[  0x25c] GLBL_DSC_ERR_LOG0                               0x0        0
[  0x260] GLBL_DSC_ERR_LOG1                               0x0        0
[  0x264] GLBL_TRQ_ERR_STS                                0x8        8
[  0x268] GLBL_TRQ_ERR_MSK                                0xb3       179
[  0x26c] GLBL_TRQ_ERR_LOG                                0x580012ec 1476399852
[  0x270] GLBL_DSC_DBG_DAT0                               0x0        0
[  0x274] GLBL_DSC_DBG_DAT1                               0x0        0
[  0x278] GLBL_DSC_DBG_CTL                                0x0        0
[  0x27c] GLBL_DSC_ERR_LOG2                               0x0        0
[  0x2c4] GLBL_GLBL_INTERRUPT_CFG                         0x0        0
[  0x2c8] GLBL_VCH_HOST_PROFILE                           0x0        0
[  0x308] GLBL_BRIDGE_HOST_PROFILE                        0x0        0
[  0x30c] AXIMM_IRQ_DEST_ADDR                             0x0        0
[  0x314] FAB_ERR_LOG                                     0x0        0
[  0x318] GLBL_REQ_ERR_STS                                0x0        0
[  0x31c] GLBL_REQ_ERR_MSK                                0x0        0
[  0x320] GLBL_DSC_DBG_LAT0_A                             0x0        0
[  0x324] GLBL_DSC_DBG_LAT1_A                             0x0        0
[  0x328] GLBL_DSC_CRD_CTR0_A                             0x0        0
[  0x32c] GLBL_DSC_CRD_CTR1_A                             0x0        0
[  0x330] GLBL_DSC_CRD_CTR2_A                             0x0        0
[  0x334] GLBL_DSC_CRD_CTR3_A                             0x0        0
[  0x338] GLBL_DSC_IMM_CRD_CTR0_A                         0x0        0
[  0x33c] GLBL_DSC_IMM_CRD_CTR1_A                         0x0        0
[  0x340] GLBL_DSC_IMM_CRD_CTR2_A                         0x0        0
[  0x344] GLBL_DSC_IMM_CRD_CTR3_A                         0x0        0
[  0x348] GLBL_DSC_H2C_OUT_CTR0_A                         0x0        0
[  0x34c] GLBL_DSC_H2C_OUT_CTR1_A                         0x0        0
[  0x350] GLBL_DSC_H2C_OUT_CTR2_A                         0x0        0
[  0x354] GLBL_DSC_H2C_OUT_CTR3_A                         0x0        0
[  0x358] GLBL_DSC_C2H_OUT_CTR0_A                         0x0        0
[  0x35c] GLBL_DSC_C2H_OUT_CTR1_A                         0x0        0
[  0x360] GLBL_DSC_C2H_OUT_CTR2_A                         0x0        0
[  0x364] GLBL_DSC_C2H_OUT_CTR3_A                         0x0        0
[  0x368] T                                               0x0        0
[  0x36c] GLBL_PERF_CNTR_CTL_A1                           0x0        0
[  0x370] GLBL_FREE_CNT_A0                                0x0        0
[  0x374] GLBL_FREE_CNT_A1                                0x0        0
[  0x378] GLBL_AXIS_H2C_CNT_A0                            0x0        0
[  0x37c] GLBL_AXIS_H2C_CNT_A1                            0x0        0
[  0x380] GLBL_AXIS_H2C_CNT_A2                            0x0        0
[  0x384] GLBL_AXIS_H2C_CNT_A3                            0x0        0
[  0x388] GLBL_AXIS_H2C_CNT_A4                            0x0        0
[  0x38c] GLBL_AXIS_H2C_CNT_A5                            0x0        0
[  0x390] GLBL_AXIS_C2H_CNT_A0                            0x0        0
[  0x394] GLBL_AXIS_C2H_CNT_A1                            0x0        0
[  0x398] GLBL_AXIS_C2H_CNT_A2                            0x0        0
[  0x39c] GLBL_AXIS_C2H_CNT_A3                            0x0        0
[  0x3a0] GLBL_AXIS_C2H_CNT_A4                            0x0        0
[  0x3a4] GLBL_AXIS_C2H_CNT_A5                            0x0        0
[  0x3a8] GLBL_M_AXI_WR_CNT_A0                            0x0        0
[  0x3ac] GLBL_M_AXI_WR_CNT_A1                            0x0        0
[  0x3b0] GLBL_M_AXI_WR_CNT_A2                            0x0        0
[  0x3b4] GLBL_M_AXI_WR_CNT_A3                            0x0        0
[  0x3b8] GLBL_M_AXI_WR_CNT_A4                            0x0        0
[  0x3bc] GLBL_M_AXI_WR_CNT_A5                            0x0        0
[  0x3c0] GLBL_M_AXI_RD_CNT_A0                            0x0        0
[  0x3c4] GLBL_M_AXI_RD_CNT_A1                            0x0        0
[  0x3c8] GLBL_M_AXI_RD_CNT_A2                            0x0        0
[  0x3cc] GLBL_M_AXI_RD_CNT_A3                            0x0        0
[  0x3d0] GLBL_M_AXI_RD_CNT_A4                            0x0        0
[  0x3d4] GLBL_M_AXI_RD_CNT_A5                            0x0        0
[  0x3d8] GLBL_M_AXIB_WR_CNT_A0                           0x0        0
[  0x3dc] GLBL_M_AXIB_WR_CNT_A1                           0x0        0
[  0x3e0] GLBL_M_AXIB_WR_CNT_A2                           0x0        0
[  0x3e4] GLBL_M_AXIB_WR_CNT_A3                           0x0        0
[  0x3e8] GLBL_M_AXIB_WR_CNT_A4                           0x0        0
[  0x3ec] GLBL_M_AXIB_WR_CNT_A5                           0x0        0
[  0x3f0] GLBL_M_AXIB_RD_CNT_A0                           0x0        0
[  0x3f4] GLBL_M_AXIB_RD_CNT_A1                           0x0        0
[  0x3f8] GLBL_M_AXIB_RD_CNT_A2                           0x0        0
[  0x3fc] GLBL_M_AXIB_RD_CNT_A3                           0x0        0
[  0x400] GLBL_M_AXIB_RD_CNT_A4                           0x80000    524288
[  0x404] GLBL_M_AXIB_RD_CNT_A5                           0x0        0
[  0x408] GLBL_S_AXI_WR_CNT_A0                            0x0        0
[  0x40c] GLBL_S_AXI_WR_CNT_A1                            0x0        0
[  0x410] GLBL_S_AXI_WR_CNT_A2                            0x0        0
[  0x414] GLBL_S_AXI_WR_CNT_A3                            0x0        0
[  0x418] GLBL_S_AXI_WR_CNT_A4                            0x0        0
[  0x41c] GLBL_S_AXI_WR_CNT_A5                            0x0        0
[  0x420] GLBL_S_AXI_RD_CNT_A0                            0x0        0
[  0x424] GLBL_S_AXI_RD_CNT_A1                            0x0        0
[  0x428] GLBL_S_AXI_RD_CNT_A2                            0x0        0
[  0x42c] GLBL_S_AXI_RD_CNT_A3                            0x0        0
[  0x430] GLBL_S_AXI_RD_CNT_A4                            0x0        0
[  0x434] GLBL_S_AXI_RD_CNT_A5                            0x0        0
[  0x438] GLBL_S_AXIS_CMP_CNT_A0                          0x0        0
[  0x43c] GLBL_S_AXIS_CMP_CNT_A1                          0x0        0
[  0x440] GLBL_S_AXIS_CMP_CNT_A2                          0x0        0
[  0x444] GLBL_S_AXIS_CMP_CNT_A3                          0x0        0
[  0x448] GLBL_S_AXIS_CMP_CNT_A4                          0x0        0
[  0x44c] GLBL_S_AXIS_CMP_CNT_A5                          0x0        0
[  0x804] IND_CTXT_DATA                                   0x0        0
[  0x824] IND_CTXT_MASK                                   0x0        0
[  0x844] IND_CTXT_CMD                                    0x20f      527
[  0xa00] C2H_TIMER_CNT                                   0x1        1
[  0xa40] C2H_CNT_TH                                      0x2        2
[  0xa80] C2H_PFCH_CFG_1                                  0xc000c    786444
[  0xa84] C2H_PFCH_CFG_2                                  0x804003c8 2151678920
[  0xab0] C2H_BUF_SZ                                      0x1000     4096
[  0xaf0] C2H_ERR_STAT                                    0x0        0
[  0xaf4] C2H_ERR_MASK                                    0x3f6df    259807
[  0xaf8] C2H_FATAL_ERR_STAT                              0x0        0
[  0xafc] C2H_FATAL_ERR_MASK                              0x1fdf1b   2088731
[  0xb00] C2H_FATAL_ERR_ENABLE                            0x0        0
[  0xb04] GLBL_ERR_INT                                    0x1002000  16785408
[  0xb08] C2H_PFCH_CFG                                    0x1000100  16777472
[  0xb0c] C2H_INT_TIMER_TICK                              0x19       25
[  0xb2c] C2H_DBG_PFCH_ERR_CTXT                           0x0        0
[  0xb30] C2H_FIRST_ERR_QID                               0x0        0
[  0xb44] STAT_NUM_DSC_CRDT_SENT                          0x2        2
[  0xb48] STAT_NUM_FCH_DSC_RCVD                           0x0        0
[  0xb4c] STAT_NUM_BYP_DSC_RCVD                           0x0        0
[  0xb50] C2H_WRB_COAL_CFG                                0x40064014 1074151444
[  0xb54] C2H_INTR_H2C_REQ                                0x0        0
[  0xb58] C2H_INTR_C2H_MM_REQ                             0x0        0
[  0xb5c] C2H_INTR_ERR_INT_REQ                            0x0        0
[  0xb60] C2H_INTR_C2H_ST_REQ                             0x0        0
[  0xb64] C2H_INTR_H2C_ERR_C2H_MM_MSIX_ACK                0x0        0
[  0xb68] C2H_INTR_H2C_ERR_C2H_MM_MSIX_FAIL               0x0        0
[  0xb6c] C2H_INTR_H2C_ERR_C2H_MM_MSIX_NO_MSIX            0x0        0
[  0xb70] C2H_INTR_H2C_ERR_C2H_MM_CTXT_INVAL              0x0        0
[  0xb74] C2H_INTR_C2H_ST_MSIX_ACK                        0x0        0
[  0xb78] C2H_INTR_C2H_ST_MSIX_FAIL                       0x0        0
[  0xb7c] C2H_INTR_C2H_ST_NO_MSIX                         0x0        0
[  0xb80] C2H_INTR_C2H_ST_CTXT_INVAL                      0x0        0
[  0xb84] C2H_STAT_WR_CMP                                 0x0        0
[  0xb88] C2H_STAT_DBG_DMA_ENG_4                          0x1b       27
[  0xb8c] C2H_STAT_DBG_DMA_ENG_5                          0x80000000 2147483648
[  0xb90] C2H_DBG_PFCH_QID                                0x0        0
[  0xb94] C2H_DBG_PFCH                                    0x0        0
[  0xb98] C2H_INT_DBG                                     0x0        0
[  0xb9c] C2H_STAT_IMM_ACCEPTED                           0x0        0
[  0xba0] C2H_STAT_MARKER_ACCEPTED                        0x0        0
[  0xba4] C2H_STAT_DISABLE_CMP_ACCEPTED                   0x0        0
[  0xba8] C2H_PLD_FIFO_CRDT_CNT                           0xc00      3072
[  0xbac] C2H_INTR_DYN_REQ                                0x0        0
[  0xbb0] C2H_INTR_DYN_MISC                               0x0        0
[  0xbb4] C2H_DROP_LEN_MISMATCH                           0x0        0
[  0xbb8] C2H_DROP_DESC_RSP_LEN                           0x0        0
[  0xbbc] C2H_DROP_QID_FIFO_LEN                           0x0        0
[  0xbc0] C2H_DROP_PLD_CNT                                0x0        0
[  0xbc4] C2H_CMPT_FORMAT_0                               0x20001    131073
[  0xbc8] C2H_CMPT_FORMAT_1                               0x0        0
[  0xbcc] C2H_CMPT_FORMAT_2                               0x0        0
[  0xbd0] C2H_CMPT_FORMAT_3                               0x0        0
[  0xbd4] C2H_CMPT_FORMAT_4                               0x0        0
[  0xbd8] C2H_CMPT_FORMAT_5                               0x0        0
[  0xbdc] C2H_CMPT_FORMAT_6                               0x0        0
[  0xbe0] C2H_PFCH_CACHE_DEPTH                            0x1f0010   2031632
[  0xbe4] C2H_WRB_COAL_BUF_DEPTH                          0x10       16
[  0xbe8] C2H_PFCH_CRDT                                   0x0        0
[  0xbf4] C2H_PLD_PKT_ID                                  0x10000    65536
[  0xbf8] C2H_PLD_PKT_ID_1                                0x0        0
[  0xbfc] C2H_DROP_PLD_CNT_1                              0x0        0
[  0xe00] H2C_ERR_STAT                                    0x0        0
[  0xe04] H2C_ERR_MASK                                    0x3f       63
[  0xe08] H2C_FIRST_ERR_QID                               0x0        0
[  0xe20] H2C_FATAL_ERR_EN                                0x0        0
[  0xe24] H2C_REQ_THROT_PCIE                              0x86046000 2248433664
[  0xe2c] H2C_REQ_THROT_AXIMM                             0x82044000 2181316608
[ 0x1004] C2H_MM_CTL                                      0x0        0
[ 0x1040] C2H_MM_STATUS                                   0x0        0
[ 0x1048] C2H_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1054] C2H_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1058] C2H_MM_ERR_CODE                                 0x0        0
[ 0x105c] C2H_MM_ERR_INFO                                 0x0        0
[ 0x10c0] C2H_MM_PERF_MON_CTL                             0x0        0
[ 0x10c4] C2H_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x10c8] C2H_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x10cc] C2H_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x10d0] C2H_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x10e8] C2H_MM_DBG                                      0x0        0
[ 0x1204] H2C_MM_CTL                                      0x0        0
[ 0x1240] H2C_MM_STATUS                                   0x0        0
[ 0x1248] H2C_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1254] H2C_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1258] H2C_MM_ERR_CODE                                 0x0        0
[ 0x125c] H2C_MM_ERR_INFO                                 0x0        0
[ 0x12c0] H2C_MM_PERF_MON_CTL                             0x0        0
[ 0x12c4] H2C_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x12c8] H2C_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x12cc] H2C_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x12d0] H2C_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x12e8] H2C_MM_DBG                                      0x0        0
[ 0x12ec] H2C_MM_DATA_THROTTLE                            0x0        0
[ 0x1400] C2H_CRDT_COAL_CFG_1                             0x4010     16400
[ 0x1404] C2H_CRDT_COAL_CFG_2                             0x80060    524384
[ 0x1408] C2H_PFCH_BYP_QID                                0x0        0
[ 0x140c] C2H_PFCH_BYP_TAG                                0x0        0
[ 0x1410] C2H_WATER_MARK                                  0xc00005   12582917
[ 0x1450] C2H_NOTIFY_EMPTY                                0x10002    65538
[ 0x1454] C2H_STAT_S_AXIS_C2H_ACCEPTED_1                  0x0        0
[ 0x1458] C2H_STAT_S_AXIS_WRB_ACCEPTED_1                  0x0        0
[ 0x145c] C2H_STAT_DESC_RSP_PKT_ACCEPTED_1                0x0        0
[ 0x1460] C2H_STAT_AXIS_PKG_CMP_1                         0x0        0
[ 0x1464] C2H_STAT_S_AXIS_WRB_ACCEPTED_2                  0x0        0
[ 0x1468] C2H_ST_PLD_FIFO_DEPTH                           0x200      512
[ 0x146c] C2H_STAT_DBG_DMA_ENG_6                          0x0        0
[ 0x1470] C2H_STAT_DBG_DMA_ENG_7                          0x0        0
[ 0x1474] C2H_STAT_PCIE_CMP_1                             0x0        0
[ 0x1478] C2H_PLD_FIFO_ALMOST_FULL                        0x800001bf 2147484095
[ 0x147c] PFCH_CFG_3                                      0x8000     32768
[ 0x1480] CMPT_CFG_0                                      0x0        0
[ 0x1484] PFCH_CFG_4                                      0x800320   8389408
ERR! qidx 2 invalid.
QID 2 NOT configured.
Queue compatibility check failed against existing queues
/dev/qdma01000-MM-3, W off 0x0, 0x400 failed -1.
write file: Input/output error
/dev/qdma01000-MM-3, read off 0x0 + 0x400 failed -1.
read file: Invalid argument
dma-ctl: Warn: Default dir set to 'h2c'

****************************************************************************
                        Context Dump for qdma01000 H2C QID# 3

****************************************************************************
qdma01000-MM-3 dump context failed -16.
################################################################################
###		qdma01000, pci 01:00.00, reg dump
################################################################################
AXI Master Lite Bar #2
[      0] ST_C2H_QID                                      0x1        1
[    0x4] ST_C2H_PKTLEN                                   0x400      1024
[    0x8] ST_C2H_CONTROL                                  0          0
[    0xc] ST_H2C_CONTROL                                  0          0
[   0x10] ST_H2C_STATUS                                   0          0
[   0x14] ST_H2C_XFER_CNT                                 0          0
[   0x20] ST_C2H_PKT_CNT                                  0x1        1
[   0x30] ST_C2H_CMPT_DATA_0                              0          0
[   0x34] ST_C2H_CMPT_DATA_1                              0          0
[   0x38] ST_C2H_CMPT_DATA_2                              0          0
[   0x3c] ST_C2H_CMPT_DATA_3                              0          0
[   0x40] ST_C2H_CMPT_DATA_4                              0          0
[   0x44] ST_C2H_CMPT_DATA_5                              0          0
[   0x48] ST_C2H_CMPT_DATA_6                              0          0
[   0x4c] ST_C2H_CMPT_DATA_7                              0          0
[   0x50] ST_C2H_CMPT_SIZE                                0          0
[   0x60] ST_SCRATCH_REG_0                                0          0
[   0x64] ST_SCRATCH_REG_1                                0          0
[   0x88] ST_C2H_PKT_DROP                                 0          0
[   0x8c] ST_C2H_PKT_ACCEPT                               0          0
[   0x90] DSC_BYPASS_LOOP                                 0          0
[   0x94] USER_INTERRUPT                                  0          0
[   0x98] USER_INTERRUPT_MASK                             0          0
[   0x9c] USER_INTERRUPT_VEC                              0          0
[   0xa0] DMA_CONTROL                                     0          0
[   0xa4] VDM_MSG_READ                                    0          0

CONFIG BAR #0
[    0x0] CFG_BLK_IDENTIFIER                              0x1fd30001 533921793
[    0x8] CFG_BLK_PCIE_MAX_PLD_SIZE                       0x51       81
[    0xc] CFG_BLK_PCIE_MAX_READ_REQ_SIZE                  0x52       82
[   0x10] CFG_BLK_SYSTEM_ID                               0xff01     65281
[   0x14] CFG_BLK_MSIX_ENABLE                             0x1        1
[   0x18] CFG_PCIE_DATA_WIDTH                             0x1        1
[   0x1c] CFG_PCIE_CTL                                    0x1        1
[   0x20] CFG_BLK_MSI_ENABLE                              0x0        0
[   0x40] CFG_AXI_USER_MAX_PLD_SIZE                       0x55       85
[   0x44] CFG_AXI_USER_MAX_READ_REQ_SIZE                  0x55       85
[   0x4c] CFG_BLK_MISC_CTL                                0x10009    65545
[   0x68] CFG_PL_CRED_CTL                                 0x0        0
[   0x80] CFG_BLK_SCRATCH                                 0x0        0
[   0xa0] CFG_GIC                                         0x0        0
[   0xe0] RAM_SBE_MSK_1_A                                 0xffffffff 4294967295
[   0xe4] RAM_SBE_STS_1_A                                 0x0        0
[   0xe8] RAM_DBE_MSK_1_A                                 0xffffffff 4294967295
[   0xec] RAM_DBE_STS_1_A                                 0x0        0
[   0xf0] RAM_SBE_MSK_A                                   0xffffffff 4294967295
[   0xf4] RAM_SBE_STS_A                                   0x0        0
[   0xf8] RAM_DBE_MSK_A                                   0xffffffff 4294967295
[   0xfc] RAM_DBE_STS_A                                   0x0        0
[  0x100] GLBL2_IDENTIFIER                                0x1fd70001 534183937
[  0x114] GLBL2_CHANNEL_INST                              0x30101    196865
[  0x118] GLBL2_CHANNEL_MDMA                              0x30f0f    200463
[  0x11c] GLBL2_CHANNEL_STRM                              0x30000    196608
[  0x120] GLBL2_CHANNEL_CAP                               0x200      512
[  0x128] GLBL2_CHANNEL_PASID_CAP                         0x0        0
[  0x130] GLBL2_SYSTEM_ID                                 0x0        0
[  0x134] GLBL2_MISC_CAP                                  0x120000b  18874379
[  0x158] GLBL2_RRQ_BRG_THROT                             0x86045000 2248429568
[  0x15c] GLBL2_RRQ_PCIE_THROT                            0x6045000  100945920
[  0x160] GLBL2_RRQ_AXIMM_THROT                           0x0        0
[  0x164] GLBL2_RRQ_PCIE_LAT0                             0x0        0
[  0x168] GLBL2_RRQ_PCIE_LAT1                             0x0        0
[  0x16c] GLBL2_RRQ_AXIMM_LAT0                            0x0        0
[  0x170] GLBL2_RRQ_AXIMM_LAT1                            0x0        0
[  0x1b8] GLBL2_DBG_PCIE_RQ0                              0x3d28000  64126976
[  0x1bc] GLBL2_DBG_PCIE_RQ1                              0x1b1200   1774080
[  0x1c0] GLBL2_DBG_AXIMM_WR0                             0x0        0
[  0x1c4] GLBL2_DBG_AXIMM_WR1                             0x0        0
[  0x1c8] GLBL2_DBG_AXIMM_RD0                             0x0        0
[  0x1cc] GLBL2_DBG_AXIMM_RD1                             0x0        0
[  0x1d0] GLBL2_DBG_FAB0                                  0x0        0
[  0x1d4] GLBL2_DBG_FAB1                                  0x0        0
[  0x1f4] GLBL2_DBG_MATCH_SEL                             0x0        0
[  0x1f8] GLBL2_DBG_MATCH_MSK                             0x0        0
[  0x1fc] GLBL2_DBG_MATCH_PAT                             0x0        0
[  0x204] GLBL_RNG_SZ_1                                   0x801      2049
[  0x208] GLBL_RNG_SZ_2                                   0x41       65
[  0x20c] GLBL_RNG_SZ_3                                   0x81       129
[  0x210] GLBL_RNG_SZ_4                                   0xc1       193
[  0x214] GLBL_RNG_SZ_5                                   0x101      257
[  0x218] GLBL_RNG_SZ_6                                   0x181      385
[  0x21c] GLBL_RNG_SZ_7                                   0x201      513
[  0x220] GLBL_RNG_SZ_8                                   0x301      769
[  0x224] GLBL_RNG_SZ_9                                   0x401      1025
[  0x228] GLBL_RNG_SZ_A                                   0x601      1537
[  0x22c] GLBL_RNG_SZ_B                                   0xc01      3073
[  0x230] GLBL_RNG_SZ_C                                   0x1001     4097
[  0x234] GLBL_RNG_SZ_D                                   0x1801     6145
[  0x238] GLBL_RNG_SZ_E                                   0x2001     8193
[  0x23c] GLBL_RNG_SZ_F                                   0x3001     12289
[  0x240] GLBL_RNG_SZ_10                                  0x4001     16385
[  0x248] GLBL_ERR_STAT                                   0x200      512
[  0x24c] GLBL_ERR_MASK                                   0x1015f    65887
[  0x250] GLBL_DSC_CFG                                    0x502015   5251093
[  0x254] GLBL_DSC_ERR_STS                                0x0        0
[  0x258] GLBL_DSC_ERR_MSK                                0x1f9037e  33096574
[  0x25c] GLBL_DSC_ERR_LOG0                               0x0        0
[  0x260] GLBL_DSC_ERR_LOG1                               0x0        0
[  0x264] GLBL_TRQ_ERR_STS                                0x8        8
[  0x268] GLBL_TRQ_ERR_MSK                                0xb3       179
[  0x26c] GLBL_TRQ_ERR_LOG                                0x580012ec 1476399852
[  0x270] GLBL_DSC_DBG_DAT0                               0x0        0
[  0x274] GLBL_DSC_DBG_DAT1                               0x0        0
[  0x278] GLBL_DSC_DBG_CTL                                0x0        0
[  0x27c] GLBL_DSC_ERR_LOG2                               0x20002    131074
[  0x2c4] GLBL_GLBL_INTERRUPT_CFG                         0x0        0
[  0x2c8] GLBL_VCH_HOST_PROFILE                           0x0        0
[  0x308] GLBL_BRIDGE_HOST_PROFILE                        0x0        0
[  0x30c] AXIMM_IRQ_DEST_ADDR                             0x0        0
[  0x314] FAB_ERR_LOG                                     0x0        0
[  0x318] GLBL_REQ_ERR_STS                                0x0        0
[  0x31c] GLBL_REQ_ERR_MSK                                0x0        0
[  0x320] GLBL_DSC_DBG_LAT0_A                             0x0        0
[  0x324] GLBL_DSC_DBG_LAT1_A                             0x0        0
[  0x328] GLBL_DSC_CRD_CTR0_A                             0x0        0
[  0x32c] GLBL_DSC_CRD_CTR1_A                             0x0        0
[  0x330] GLBL_DSC_CRD_CTR2_A                             0x0        0
[  0x334] GLBL_DSC_CRD_CTR3_A                             0x0        0
[  0x338] GLBL_DSC_IMM_CRD_CTR0_A                         0x0        0
[  0x33c] GLBL_DSC_IMM_CRD_CTR1_A                         0x0        0
[  0x340] GLBL_DSC_IMM_CRD_CTR2_A                         0x0        0
[  0x344] GLBL_DSC_IMM_CRD_CTR3_A                         0x0        0
[  0x348] GLBL_DSC_H2C_OUT_CTR0_A                         0x0        0
[  0x34c] GLBL_DSC_H2C_OUT_CTR1_A                         0x0        0
[  0x350] GLBL_DSC_H2C_OUT_CTR2_A                         0x0        0
[  0x354] GLBL_DSC_H2C_OUT_CTR3_A                         0x0        0
[  0x358] GLBL_DSC_C2H_OUT_CTR0_A                         0x0        0
[  0x35c] GLBL_DSC_C2H_OUT_CTR1_A                         0x0        0
[  0x360] GLBL_DSC_C2H_OUT_CTR2_A                         0x0        0
[  0x364] GLBL_DSC_C2H_OUT_CTR3_A                         0x0        0
[  0x368] T                                               0x0        0
[  0x36c] GLBL_PERF_CNTR_CTL_A1                           0x0        0
[  0x370] GLBL_FREE_CNT_A0                                0x0        0
[  0x374] GLBL_FREE_CNT_A1                                0x0        0
[  0x378] GLBL_AXIS_H2C_CNT_A0                            0x0        0
[  0x37c] GLBL_AXIS_H2C_CNT_A1                            0x0        0
[  0x380] GLBL_AXIS_H2C_CNT_A2                            0x0        0
[  0x384] GLBL_AXIS_H2C_CNT_A3                            0x0        0
[  0x388] GLBL_AXIS_H2C_CNT_A4                            0x0        0
[  0x38c] GLBL_AXIS_H2C_CNT_A5                            0x0        0
[  0x390] GLBL_AXIS_C2H_CNT_A0                            0x0        0
[  0x394] GLBL_AXIS_C2H_CNT_A1                            0x0        0
[  0x398] GLBL_AXIS_C2H_CNT_A2                            0x0        0
[  0x39c] GLBL_AXIS_C2H_CNT_A3                            0x0        0
[  0x3a0] GLBL_AXIS_C2H_CNT_A4                            0x0        0
[  0x3a4] GLBL_AXIS_C2H_CNT_A5                            0x0        0
[  0x3a8] GLBL_M_AXI_WR_CNT_A0                            0x0        0
[  0x3ac] GLBL_M_AXI_WR_CNT_A1                            0x0        0
[  0x3b0] GLBL_M_AXI_WR_CNT_A2                            0x0        0
[  0x3b4] GLBL_M_AXI_WR_CNT_A3                            0x0        0
[  0x3b8] GLBL_M_AXI_WR_CNT_A4                            0x0        0
[  0x3bc] GLBL_M_AXI_WR_CNT_A5                            0x0        0
[  0x3c0] GLBL_M_AXI_RD_CNT_A0                            0x0        0
[  0x3c4] GLBL_M_AXI_RD_CNT_A1                            0x0        0
[  0x3c8] GLBL_M_AXI_RD_CNT_A2                            0x0        0
[  0x3cc] GLBL_M_AXI_RD_CNT_A3                            0x0        0
[  0x3d0] GLBL_M_AXI_RD_CNT_A4                            0x0        0
[  0x3d4] GLBL_M_AXI_RD_CNT_A5                            0x0        0
[  0x3d8] GLBL_M_AXIB_WR_CNT_A0                           0x0        0
[  0x3dc] GLBL_M_AXIB_WR_CNT_A1                           0x0        0
[  0x3e0] GLBL_M_AXIB_WR_CNT_A2                           0x0        0
[  0x3e4] GLBL_M_AXIB_WR_CNT_A3                           0x0        0
[  0x3e8] GLBL_M_AXIB_WR_CNT_A4                           0x0        0
[  0x3ec] GLBL_M_AXIB_WR_CNT_A5                           0x0        0
[  0x3f0] GLBL_M_AXIB_RD_CNT_A0                           0x0        0
[  0x3f4] GLBL_M_AXIB_RD_CNT_A1                           0x0        0
[  0x3f8] GLBL_M_AXIB_RD_CNT_A2                           0x0        0
[  0x3fc] GLBL_M_AXIB_RD_CNT_A3                           0x0        0
[  0x400] GLBL_M_AXIB_RD_CNT_A4                           0x80000    524288
[  0x404] GLBL_M_AXIB_RD_CNT_A5                           0x0        0
[  0x408] GLBL_S_AXI_WR_CNT_A0                            0x0        0
[  0x40c] GLBL_S_AXI_WR_CNT_A1                            0x0        0
[  0x410] GLBL_S_AXI_WR_CNT_A2                            0x0        0
[  0x414] GLBL_S_AXI_WR_CNT_A3                            0x0        0
[  0x418] GLBL_S_AXI_WR_CNT_A4                            0x0        0
[  0x41c] GLBL_S_AXI_WR_CNT_A5                            0x0        0
[  0x420] GLBL_S_AXI_RD_CNT_A0                            0x0        0
[  0x424] GLBL_S_AXI_RD_CNT_A1                            0x0        0
[  0x428] GLBL_S_AXI_RD_CNT_A2                            0x0        0
[  0x42c] GLBL_S_AXI_RD_CNT_A3                            0x0        0
[  0x430] GLBL_S_AXI_RD_CNT_A4                            0x0        0
[  0x434] GLBL_S_AXI_RD_CNT_A5                            0x0        0
[  0x438] GLBL_S_AXIS_CMP_CNT_A0                          0x0        0
[  0x43c] GLBL_S_AXIS_CMP_CNT_A1                          0x0        0
[  0x440] GLBL_S_AXIS_CMP_CNT_A2                          0x0        0
[  0x444] GLBL_S_AXIS_CMP_CNT_A3                          0x0        0
[  0x448] GLBL_S_AXIS_CMP_CNT_A4                          0x0        0
[  0x44c] GLBL_S_AXIS_CMP_CNT_A5                          0x0        0
[  0x804] IND_CTXT_DATA                                   0x0        0
[  0x824] IND_CTXT_MASK                                   0x0        0
[  0x844] IND_CTXT_CMD                                    0x20f      527
[  0xa00] C2H_TIMER_CNT                                   0x1        1
[  0xa40] C2H_CNT_TH                                      0x2        2
[  0xa80] C2H_PFCH_CFG_1                                  0xc000c    786444
[  0xa84] C2H_PFCH_CFG_2                                  0x804003c8 2151678920
[  0xab0] C2H_BUF_SZ                                      0x1000     4096
[  0xaf0] C2H_ERR_STAT                                    0x0        0
[  0xaf4] C2H_ERR_MASK                                    0x3f6df    259807
[  0xaf8] C2H_FATAL_ERR_STAT                              0x0        0
[  0xafc] C2H_FATAL_ERR_MASK                              0x1fdf1b   2088731
[  0xb00] C2H_FATAL_ERR_ENABLE                            0x0        0
[  0xb04] GLBL_ERR_INT                                    0x1002000  16785408
[  0xb08] C2H_PFCH_CFG                                    0x1000100  16777472
[  0xb0c] C2H_INT_TIMER_TICK                              0x19       25
[  0xb2c] C2H_DBG_PFCH_ERR_CTXT                           0x0        0
[  0xb30] C2H_FIRST_ERR_QID                               0x0        0
[  0xb44] STAT_NUM_DSC_CRDT_SENT                          0x2        2
[  0xb48] STAT_NUM_FCH_DSC_RCVD                           0x0        0
[  0xb4c] STAT_NUM_BYP_DSC_RCVD                           0x0        0
[  0xb50] C2H_WRB_COAL_CFG                                0x40064014 1074151444
[  0xb54] C2H_INTR_H2C_REQ                                0x0        0
[  0xb58] C2H_INTR_C2H_MM_REQ                             0x0        0
[  0xb5c] C2H_INTR_ERR_INT_REQ                            0x0        0
[  0xb60] C2H_INTR_C2H_ST_REQ                             0x0        0
[  0xb64] C2H_INTR_H2C_ERR_C2H_MM_MSIX_ACK                0x0        0
[  0xb68] C2H_INTR_H2C_ERR_C2H_MM_MSIX_FAIL               0x0        0
[  0xb6c] C2H_INTR_H2C_ERR_C2H_MM_MSIX_NO_MSIX            0x0        0
[  0xb70] C2H_INTR_H2C_ERR_C2H_MM_CTXT_INVAL              0x0        0
[  0xb74] C2H_INTR_C2H_ST_MSIX_ACK                        0x0        0
[  0xb78] C2H_INTR_C2H_ST_MSIX_FAIL                       0x0        0
[  0xb7c] C2H_INTR_C2H_ST_NO_MSIX                         0x0        0
[  0xb80] C2H_INTR_C2H_ST_CTXT_INVAL                      0x0        0
[  0xb84] C2H_STAT_WR_CMP                                 0x0        0
[  0xb88] C2H_STAT_DBG_DMA_ENG_4                          0x1b       27
[  0xb8c] C2H_STAT_DBG_DMA_ENG_5                          0x80000000 2147483648
[  0xb90] C2H_DBG_PFCH_QID                                0x0        0
[  0xb94] C2H_DBG_PFCH                                    0x0        0
[  0xb98] C2H_INT_DBG                                     0x0        0
[  0xb9c] C2H_STAT_IMM_ACCEPTED                           0x0        0
[  0xba0] C2H_STAT_MARKER_ACCEPTED                        0x0        0
[  0xba4] C2H_STAT_DISABLE_CMP_ACCEPTED                   0x0        0
[  0xba8] C2H_PLD_FIFO_CRDT_CNT                           0xc00      3072
[  0xbac] C2H_INTR_DYN_REQ                                0x0        0
[  0xbb0] C2H_INTR_DYN_MISC                               0x0        0
[  0xbb4] C2H_DROP_LEN_MISMATCH                           0x0        0
[  0xbb8] C2H_DROP_DESC_RSP_LEN                           0x0        0
[  0xbbc] C2H_DROP_QID_FIFO_LEN                           0x0        0
[  0xbc0] C2H_DROP_PLD_CNT                                0x0        0
[  0xbc4] C2H_CMPT_FORMAT_0                               0x20001    131073
[  0xbc8] C2H_CMPT_FORMAT_1                               0x0        0
[  0xbcc] C2H_CMPT_FORMAT_2                               0x0        0
[  0xbd0] C2H_CMPT_FORMAT_3                               0x0        0
[  0xbd4] C2H_CMPT_FORMAT_4                               0x0        0
[  0xbd8] C2H_CMPT_FORMAT_5                               0x0        0
[  0xbdc] C2H_CMPT_FORMAT_6                               0x0        0
[  0xbe0] C2H_PFCH_CACHE_DEPTH                            0x1f0010   2031632
[  0xbe4] C2H_WRB_COAL_BUF_DEPTH                          0x10       16
[  0xbe8] C2H_PFCH_CRDT                                   0x0        0
[  0xbf4] C2H_PLD_PKT_ID                                  0x10000    65536
[  0xbf8] C2H_PLD_PKT_ID_1                                0x0        0
[  0xbfc] C2H_DROP_PLD_CNT_1                              0x0        0
[  0xe00] H2C_ERR_STAT                                    0x0        0
[  0xe04] H2C_ERR_MASK                                    0x3f       63
[  0xe08] H2C_FIRST_ERR_QID                               0x0        0
[  0xe20] H2C_FATAL_ERR_EN                                0x0        0
[  0xe24] H2C_REQ_THROT_PCIE                              0x86046000 2248433664
[  0xe2c] H2C_REQ_THROT_AXIMM                             0x82044000 2181316608
[ 0x1004] C2H_MM_CTL                                      0x0        0
[ 0x1040] C2H_MM_STATUS                                   0x0        0
[ 0x1048] C2H_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1054] C2H_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1058] C2H_MM_ERR_CODE                                 0x0        0
[ 0x105c] C2H_MM_ERR_INFO                                 0x0        0
[ 0x10c0] C2H_MM_PERF_MON_CTL                             0x0        0
[ 0x10c4] C2H_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x10c8] C2H_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x10cc] C2H_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x10d0] C2H_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x10e8] C2H_MM_DBG                                      0x0        0
[ 0x1204] H2C_MM_CTL                                      0x0        0
[ 0x1240] H2C_MM_STATUS                                   0x0        0
[ 0x1248] H2C_MM_CMPL_DESC_CNT                            0x0        0
[ 0x1254] H2C_MM_ERR_CODE_ENABLE_MASK                     0x0        0
[ 0x1258] H2C_MM_ERR_CODE                                 0x0        0
[ 0x125c] H2C_MM_ERR_INFO                                 0x0        0
[ 0x12c0] H2C_MM_PERF_MON_CTL                             0x0        0
[ 0x12c4] H2C_MM_PERF_MON_CYCLE_CNT0                      0x0        0
[ 0x12c8] H2C_MM_PERF_MON_CYCLE_CNT1                      0x0        0
[ 0x12cc] H2C_MM_PERF_MON_DATA_CNT0                       0x0        0
[ 0x12d0] H2C_MM_PERF_MON_DATA_CNT1                       0x0        0
[ 0x12e8] H2C_MM_DBG                                      0x0        0
[ 0x12ec] H2C_MM_DATA_THROTTLE                            0x0        0
[ 0x1400] C2H_CRDT_COAL_CFG_1                             0x4010     16400
[ 0x1404] C2H_CRDT_COAL_CFG_2                             0x80060    524384
[ 0x1408] C2H_PFCH_BYP_QID                                0x0        0
[ 0x140c] C2H_PFCH_BYP_TAG                                0x0        0
[ 0x1410] C2H_WATER_MARK                                  0xc00005   12582917
[ 0x1450] C2H_NOTIFY_EMPTY                                0x10002    65538
[ 0x1454] C2H_STAT_S_AXIS_C2H_ACCEPTED_1                  0x0        0
[ 0x1458] C2H_STAT_S_AXIS_WRB_ACCEPTED_1                  0x0        0
[ 0x145c] C2H_STAT_DESC_RSP_PKT_ACCEPTED_1                0x0        0
[ 0x1460] C2H_STAT_AXIS_PKG_CMP_1                         0x0        0
[ 0x1464] C2H_STAT_S_AXIS_WRB_ACCEPTED_2                  0x0        0
[ 0x1468] C2H_ST_PLD_FIFO_DEPTH                           0x200      512
[ 0x146c] C2H_STAT_DBG_DMA_ENG_6                          0x0        0
[ 0x1470] C2H_STAT_DBG_DMA_ENG_7                          0x0        0
[ 0x1474] C2H_STAT_PCIE_CMP_1                             0x0        0
[ 0x1478] C2H_PLD_FIFO_ALMOST_FULL                        0x800001bf 2147484095
[ 0x147c] PFCH_CFG_3                                      0x8000     32768
[ 0x1480] CMPT_CFG_0                                      0x0        0
[ 0x1484] PFCH_CFG_4                                      0x800320   8389408
ERR! qidx 3 invalid.
QID 3 NOT configured.
AXI-MM for Func 01000 End
***********************************************
***********************************************
AXI-ST H2C for Func 01000 Start
qdma01000-ST-0 H2C added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 0, q_type H2C, start failed -22.
QID 0 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0xc, read back 0x0.
unable to open device /dev/qdma01000-ST-0, -1.
open device: No such file or directory
ERR! qidx 0 invalid.
QID 0 NOT configured.
qdma01000-ST-1 H2C added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 1, q_type H2C, start failed -22.
QID 1 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0xc, read back 0x0.
unable to open device /dev/qdma01000-ST-1, -1.
open device: No such file or directory
ERR! qidx 1 invalid.
QID 1 NOT configured.
qdma01000-ST-2 H2C added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 2, q_type H2C, start failed -22.
QID 2 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0xc, read back 0x0.
unable to open device /dev/qdma01000-ST-2, -1.
open device: No such file or directory
ERR! qidx 2 invalid.
QID 2 NOT configured.
qdma01000-ST-3 H2C added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 3, q_type H2C, start failed -22.
QID 3 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0xc, read back 0x0.
unable to open device /dev/qdma01000-ST-3, -1.
open device: No such file or directory
ERR! qidx 3 invalid.
QID 3 NOT configured.
AXI-ST H2C for Func 01000 End
***********************************************
***********************************************
AXI-ST C2H for Func 01000 Start
qdma01000, 01:00.00, bar#2, reg 0x0, read back 0x0.
qdma01000-ST-0 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 0, q_type C2H, start failed -22.
QID 0 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0x4, read back 0x400.
qdma01000, 01:00.00, bar#2, reg 0x20, read back 0x1.
qdma01000, 01:00.00, bar#2, reg 0x8, read back 0x0.
/dev/qdma01000-ST-0, read off 0x0 + 0x400 failed -1.
read file: Invalid argument
queue qdma01000-ST-0, idx 0 stop failed.
Deleted Queues 0 -> 0.
qdma01000, 01:00.00, bar#2, reg 0x0, read back 0x1.
qdma01000-ST-1 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 1, q_type C2H, start failed -22.
QID 1 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0x4, read back 0x400.
qdma01000, 01:00.00, bar#2, reg 0x20, read back 0x1.
qdma01000, 01:00.00, bar#2, reg 0x8, read back 0x0.
/dev/qdma01000-ST-1, read off 0x0 + 0x400 failed -1.
read file: Invalid argument
queue qdma01000-ST-1, idx 1 stop failed.
Deleted Queues 1 -> 1.
qdma01000, 01:00.00, bar#2, reg 0x0, read back 0x2.
qdma01000-ST-2 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 2, q_type C2H, start failed -22.
QID 2 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0x4, read back 0x400.
qdma01000, 01:00.00, bar#2, reg 0x20, read back 0x1.
qdma01000, 01:00.00, bar#2, reg 0x8, read back 0x0.
/dev/qdma01000-ST-2, read off 0x0 + 0x400 failed -1.
read file: Invalid argument
queue qdma01000-ST-2, idx 2 stop failed.
Deleted Queues 2 -> 2.
qdma01000, 01:00.00, bar#2, reg 0x0, read back 0x3.
qdma01000-ST-3 C2H added.
Added 1 Queues.
dma-ctl: Info: Default ring size set to 2048
Q idx 3, q_type C2H, start failed -22.
QID 3 NOT configured.
qdma01000, 01:00.00, bar#2, reg 0x4, read back 0x400.
qdma01000, 01:00.00, bar#2, reg 0x20, read back 0x1.
qdma01000, 01:00.00, bar#2, reg 0x8, read back 0x0.
/dev/qdma01000-ST-3, read off 0x0 + 0x400 failed -1.
read file: Invalid argument
queue qdma01000-ST-3, idx 3 stop failed.
Deleted Queues 3 -> 3.
AXI-ST C2H for Func 01000 End
***********************************************
