<p><br/></p><p><strong>IOAIU – Unit owner is Kjeld with Eric ramping up on the design</strong></p><p>Pending work:</p><ul><li>PCIE ordering</li><li>timing</li><li>error handling</li><li>perfcounter</li><li>event handling</li><li>trace &amp; debug</li></ul><p><br/></p><p><strong>CHIAIU – Unit owner is Boon </strong></p><p>Pending work:</p><ul><li>error handling</li><li>perfcounter</li><li>event handling</li><li>trace &amp; debug</li></ul><p><br/></p><p><strong>CCP - Unit owner is Ben [John to ramp on the design overtime]</strong></p><ul><li>no additional work for 3.2, mostly a rewrite for 4.0.</li></ul><p><strong> </strong></p><p><strong>Perfmon  - Unit owner is Ronak [Darshan to help if needed]</strong></p><ul><li>Around 3-4 weeks of work is pending following which block owners would instantiate the module and wire up the events.</li></ul><p><strong> </strong></p><p><strong>Synthesis/Timing  - Unit owner is Shivakumar</strong></p><ul><li>Timing target for NXP/1.3Ghz is being met, need to push towards the goal of 1.6ghz (7nm/5nm?)</li><li>Work on a memory generator which could automate the generation of memories used. Currently it’s done manually and takes about a day for each new config. <strong>Troy </strong>to explore this and work on it if it’s trivial to do [less than 10 days of work].</li></ul><p><br/></p><p><strong>DVE – Unit owner is Bob[Boon to help] </strong></p><p>Pending work:</p><ul><li>trace &amp; debug</li></ul><p><strong> </strong></p><p><strong>Legato – Unit owner is John [Darshan to help when needed]</strong></p><ul><li>no new changes planned as of now except for infrastructure changes/support.</li></ul><p><strong> </strong></p><p><strong>DII – Unit owner is Eric [Darshan to ramp on the design overtime]</strong></p><p>Pending work:</p><ul><li>PCIE ordering</li><li>error handling</li><li>perfcounter</li><li><s>event handling?</s></li><li>trace &amp; debug</li></ul><p><strong> </strong></p><p><strong>DMI – Unit owner is Jason [Ronak to ramp on the design overtime]</strong></p><p>Pending work:</p><ul><li>error handling</li><li>perfcounter</li><li><s>event handling?</s></li><li>trace &amp; debug</li></ul><p><strong> </strong></p><p><strong>DCE  - Unit owners are Eric /Darshan [Darshan to engage with Khaleel on 3.2 deliverables]</strong></p><p>Pending work:</p><ul><li>error handling</li><li>perfcounter</li><li>event handling</li></ul><p><br/></p><p><strong>Resiliency – Unit owner Troy [John to help if needed] </strong></p><p>Pending work:</p><ul><li>Needs software support, will have to work with Allan/Maestro.</li><li>Data protection to be added on byte enable, dwid &amp; dbad.</li></ul><p><br/></p><p><strong>Memory address protection – To be done by unit owners, feature owner is Troy.</strong></p><p>Pending work:</p><ul><li>ECC on SRAM, implemented in CCP. Needs to be implemented in IOAIU, DCE &amp; DMI.</li></ul><p><strong> </strong></p><p><strong>Event notification [between AIU &amp; DCE] – To be done by unit owners, feature owner Boon.</strong></p><p><strong> </strong></p><p><strong>Error reporting – To be done by unit owners, feature owner is Bob.</strong></p><p><strong> </strong></p><p><strong>CodaCache –</strong> <strong>unit owners Troy [Boon worked on it in the past and to help if needed].</strong></p><p>Currently done in France, still need clarity on the changes needed [which version of CCP] and enhancements required for the future.</p><p><br/></p><p><strong> </strong></p><p><strong>Blocks that are simple and done with no owners:</strong></p><ul><li>GRB</li><li>PMU</li></ul><p>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</p><p><strong>Power estimation &amp; clock gating methodology</strong></p><ul><li>More exploratory work and analyzing our existing flow and tweaking it to get the best result.</li></ul><p><br/></p><p><br/></p><p>If needed DII &amp; DMI, Exclusive monitor - Unit owner is Bob [not in scope of work]</p>