module ready_sig (input clk, 
						input key_2,
						input reset_n,
						output logic ready);
						
		logic [19:0] delay_cnt;				
		
		assign ready = (delay_cnt == 20'h50000)? 1 : 0;
		
		always_ff @ (posedge clk or negedge reset_n)
		begin
				if (~reset_n)
					delay_cnt <= 20'hfffff;
				else
					delay_cnt <= delay_cnt + 1;
		end
		
endmodule				