package cpu

import (
	"fmt"
	"math/bits"

	"github.com/tbtommyb/goboy/pkg/decoder"
	in "github.com/tbtommyb/goboy/pkg/instructions"
	"github.com/tbtommyb/goboy/pkg/registers"
	"github.com/tbtommyb/goboy/pkg/utils"
)

type CPU struct {
	r      registers.Registers
	flags  byte
	SP, PC uint16
	memory Memory
	cycles uint
}

func (cpu *CPU) GetPC() uint16 {
	return cpu.PC
}

func (cpu *CPU) incrementPC() {
	cpu.PC += 1
}

func (cpu *CPU) GetCycles() uint {
	return cpu.cycles
}

func (cpu *CPU) incrementCycles() {
	cpu.cycles += 1
}

func addOp(args ...byte) (byte, FlagSet) {
	a, b, carry := args[0], args[1], args[2]
	result := a + b + carry
	flagSet := FlagSet{
		Zero:      result == 0,
		Negative:  false,
		HalfCarry: isAddHalfCarry(a, b, carry),
		FullCarry: isAddFullCarry(a, b, carry),
	}
	return result, flagSet
}

func subOp(args ...byte) (byte, FlagSet) {
	a, b, carry := args[0], args[1], args[2]
	result := a - b - carry
	flagSet := FlagSet{
		Zero:      result == 0,
		Negative:  true,
		HalfCarry: isSubHalfCarry(a, b, carry),
		FullCarry: isSubFullCarry(a, b, carry),
	}
	return result, flagSet
}

func andOp(args ...byte) (byte, FlagSet) {
	a, b := args[0], args[1]
	result := a & b
	flagSet := FlagSet{
		Zero:      result == 0,
		Negative:  false,
		HalfCarry: true,
		FullCarry: false,
	}
	return result, flagSet
}

func orOp(args ...byte) (byte, FlagSet) {
	a, b := args[0], args[1]
	result := a | b
	flagSet := FlagSet{
		Zero:      result == 0,
		Negative:  false,
		HalfCarry: false,
		FullCarry: false,
	}
	return result, flagSet
}

func xorOp(args ...byte) (byte, FlagSet) {
	a, b := args[0], args[1]
	result := a ^ b
	flagSet := FlagSet{
		Zero:      result == 0,
		Negative:  false,
		HalfCarry: false,
		FullCarry: false,
	}
	return result, flagSet
}

func cmpOp(args ...byte) FlagSet {
	a, b := args[0], args[1]
	result := a ^ b
	return FlagSet{
		Zero:      result == 0,
		Negative:  true,
		HalfCarry: isSubHalfCarry(a, b, 0),
		FullCarry: isSubFullCarry(a, b, 0),
	}
}

func rotateOp(i in.RotateInstruction, value, flag byte) (byte, FlagSet) {
	var result byte
	var flags FlagSet
	switch i.GetDirection() {
	case in.Left:
		result = bits.RotateLeft8(value, 1)
		if !i.IsWithCopy() {
			result = utils.SetBit(0, result, flag)
		}
		flags = FlagSet{
			FullCarry: bits.LeadingZeros8(value) == 0,
			Zero:      result == 0,
		}
	case in.Right:
		result = bits.RotateLeft8(value, -1)
		if !i.IsWithCopy() {
			result = utils.SetBit(7, result, flag)
		}
		flags = FlagSet{
			FullCarry: bits.TrailingZeros8(value) == 0,
			Zero:      result == 0,
		}
	}
	return result, flags
}

func shiftOp(i in.Shift, value, flag byte) (byte, FlagSet) {
	var result byte
	var flags FlagSet
	switch i.GetDirection() {
	case in.Left:
		result = value << 1
		flags = FlagSet{
			FullCarry: bits.LeadingZeros8(value) == 0,
			Zero:      result == 0,
		}
	case in.Right:
		if i.IsWithCopy() {
			result = byte(int8(value) >> 1) // Sign-extend right shift
		} else {
			result = value >> 1
		}

		flags = FlagSet{
			FullCarry: bits.TrailingZeros8(value) == 0,
			Zero:      result == 0,
		}
	}
	return result, flags
}

func (cpu *CPU) perform(f func(...byte) (byte, FlagSet), args ...byte) {
	result, flagSet := f(args...)
	cpu.Set(registers.A, result)
	cpu.setFlags(flagSet)
}

func (cpu *CPU) Execute(instr in.Instruction) {
	switch i := instr.(type) {
	case in.Move:
		cpu.Set(i.Dest, cpu.Get(i.Source))
	case in.MoveImmediate:
		cpu.Set(i.Dest, i.Immediate)
	case in.LoadIndirect:
		cpu.Set(i.Dest, cpu.GetMem(i.Source))
	case in.StoreIndirect:
		address := utils.MergePair(cpu.GetPair(i.Dest))
		cpu.WriteMem(address, cpu.Get(i.Source))
	case in.LoadRelative:
		source := cpu.computeOffset(uint16(cpu.Get(registers.C)))
		cpu.Set(registers.A, cpu.readMem(source))
	case in.LoadRelativeImmediateN:
		source := cpu.computeOffset(uint16(i.Immediate))
		cpu.Set(registers.A, cpu.readMem(source))
	case in.LoadRelativeImmediateNN:
		cpu.Set(registers.A, cpu.readMem(i.Immediate))
	case in.StoreRelative:
		source := cpu.computeOffset(uint16(cpu.Get(registers.C)))
		cpu.WriteMem(source, cpu.Get(registers.A))
	case in.StoreRelativeImmediateN:
		dest := cpu.computeOffset(uint16(i.Immediate))
		cpu.WriteMem(dest, cpu.Get(registers.A))
	case in.StoreRelativeImmediateNN:
		cpu.WriteMem(i.Immediate, cpu.Get(registers.A))
	case in.LoadIncrement:
		cpu.Set(registers.A, cpu.GetMem(registers.HL))
		cpu.SetHL(cpu.GetHL() + 1)
	case in.LoadDecrement:
		cpu.Set(registers.A, cpu.GetMem(registers.HL))
		cpu.SetHL(cpu.GetHL() - 1)
	case in.StoreIncrement:
		cpu.SetMem(registers.HL, cpu.Get(registers.A))
		cpu.SetHL(cpu.GetHL() + 1)
	case in.StoreDecrement:
		cpu.SetMem(registers.HL, cpu.Get(registers.A))
		cpu.SetHL(cpu.GetHL() - 1)
	case in.LoadRegisterPairImmediate:
		cpu.SetPair(i.Dest, i.Immediate)
	case in.HLtoSP:
		cpu.setSP(cpu.GetHL())
	case in.Push:
		high, low := cpu.GetPair(i.Source)
		cpu.pushStack(high)
		cpu.pushStack(low)
		cpu.incrementCycles() // TODO: remove need for this
	case in.Pop:
		low := cpu.popStack()
		high := cpu.popStack()
		cpu.SetPair(i.Dest, utils.MergePair(high, low))
	case in.LoadHLSP:
		a := uint16(i.Immediate)
		b := cpu.GetSP()
		cpu.SetHL(a + b)
		cpu.incrementCycles() // TODO: remove need for this
		cpu.setFlags(FlagSet{
			HalfCarry: isAddHalfCarry16(a, b),
			FullCarry: isAddFullCarry16(a, b),
		})
	case in.StoreSP:
		cpu.WriteMem(i.Immediate, byte(cpu.GetSP()))
		cpu.WriteMem(i.Immediate+1, byte(cpu.GetSP()>>8))
	case in.Add:
		carry := cpu.carryBit(i.WithCarry, FullCarry)
		cpu.perform(addOp, cpu.Get(registers.A), cpu.Get(i.Source), carry)
	case in.AddImmediate:
		carry := cpu.carryBit(i.WithCarry, FullCarry)
		cpu.perform(addOp, cpu.Get(registers.A), i.Immediate, carry)
	case in.Subtract:
		carry := cpu.carryBit(i.WithCarry, FullCarry)
		cpu.perform(subOp, cpu.Get(registers.A), cpu.Get(i.Source), carry)
	case in.SubtractImmediate:
		carry := cpu.carryBit(i.WithCarry, FullCarry)
		cpu.perform(subOp, cpu.Get(registers.A), i.Immediate, carry)
	case in.And:
		cpu.perform(andOp, cpu.Get(registers.A), cpu.Get(i.Source))
	case in.AndImmediate:
		cpu.perform(andOp, cpu.Get(registers.A), i.Immediate)
	case in.Or:
		cpu.perform(orOp, cpu.Get(registers.A), cpu.Get(i.Source))
	case in.OrImmediate:
		cpu.perform(orOp, cpu.Get(registers.A), i.Immediate)
	case in.Xor:
		cpu.perform(xorOp, cpu.Get(registers.A), cpu.Get(i.Source))
	case in.XorImmediate:
		cpu.perform(xorOp, cpu.Get(registers.A), i.Immediate)
	case in.Cmp:
		flagSet := cmpOp(cpu.Get(registers.A), cpu.Get(i.Source))
		cpu.setFlags(flagSet)
	case in.CmpImmediate:
		flagSet := cmpOp(cpu.Get(registers.A), i.Immediate)
		cpu.setFlags(flagSet)
	case in.Increment:
		a := cpu.Get(i.Dest)
		result := a + 1
		cpu.Set(i.Dest, result)
		cpu.setFlags(FlagSet{
			Zero:      result == 0,
			HalfCarry: isAddHalfCarry(a, 1, 0),
			FullCarry: cpu.isSet(FullCarry),
		})
	case in.Decrement:
		a := cpu.Get(i.Dest)
		result := a - 1
		cpu.Set(i.Dest, result)
		cpu.setFlags(FlagSet{
			Zero:      result == 0,
			HalfCarry: isSubHalfCarry(a, 1, 0),
			FullCarry: cpu.isSet(FullCarry),
			Negative:  true,
		})
	case in.AddPair:
		a := cpu.GetHL()
		b := utils.MergePair(cpu.GetPair(i.Source))
		result := a + b
		cpu.SetHL(result)
		cpu.setFlags(FlagSet{
			Zero:      cpu.isSet(Zero),
			HalfCarry: isAddHalfCarry16(a, b),
			FullCarry: isAddFullCarry16(a, b),
		})
		cpu.incrementCycles()
	case in.AddSP:
		a := cpu.GetSP()
		b := i.Immediate
		result := a + uint16(b)
		cpu.setSP(result)
		cpu.setFlags(FlagSet{
			HalfCarry: isAddHalfCarry16(a, uint16(b)),
			FullCarry: isAddFullCarry16(a, uint16(b)),
		})
		cpu.incrementCycles()
	case in.IncrementPair:
		a := utils.MergePair(cpu.GetPair(i.Dest))
		cpu.SetPair(i.Dest, a+1)
		cpu.incrementCycles()
	case in.DecrementPair:
		a := utils.MergePair(cpu.GetPair(i.Dest))
		cpu.SetPair(i.Dest, a-1)
		cpu.incrementCycles()
	case in.RotateA:
		result, flagSet := rotateOp(i, cpu.Get(registers.A), cpu.getFlag(FullCarry))
		cpu.Set(registers.A, result)
		cpu.setFlags(flagSet)
	case in.RotateOperand:
		var result byte
		var flagSet FlagSet

		result, flagSet = rotateOp(i, cpu.Get(i.Source), cpu.getFlag(FullCarry))
		cpu.Set(i.Source, result)
		cpu.setFlags(flagSet)
	case in.Shift:
		var result byte
		var flagSet FlagSet
		result, flagSet = shiftOp(i, cpu.Get(i.Source), cpu.getFlag(FullCarry))
		cpu.Set(i.Source, result)
		cpu.setFlags(flagSet)
	case in.Swap:
		fmt.Printf("SWAP")
	case in.InvalidInstruction:
		panic(fmt.Sprintf("Invalid Instruction: %x", instr.Opcode()))
	}
}

func (cpu *CPU) Run() {
	decoder.Decode(cpu, cpu.Execute)
}

func Init() CPU {
	return CPU{
		r: registers.Registers{
			registers.A: 0,
			registers.B: 0,
			registers.C: 0,
			registers.D: 0,
			registers.E: 0,
			registers.H: 0,
			registers.L: 0,
		}, SP: StackStartAddress, PC: ProgramStartAddress,
		memory: InitMemory(),
	}
}

func (cpu *CPU) Next() byte {
	value := cpu.memory.get(cpu.GetPC())
	cpu.incrementPC()
	cpu.incrementCycles()
	return value
}

func (cpu *CPU) fetchAndIncrement() byte {
	value := cpu.memory.get(cpu.GetPC())
	cpu.incrementPC()
	cpu.incrementCycles()
	return value
}
