{
    "1342177280": {
        "name": "ISR",
        "address": 1342177280,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVF"
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2"
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOS"
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOC"
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVR"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS"
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOC"
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMP"
            },
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDY"
            }
        ]
    },
    "1342177284": {
        "name": "IER",
        "address": 1342177284,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVFIE"
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3IE"
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2IE"
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1IE"
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOSIE"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOCIE"
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVRIE"
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOSIE"
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOCIE"
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMPIE"
            },
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDYIE"
            }
        ]
    },
    "1342177288": {
        "name": "CR",
        "address": 1342177288,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADCAL"
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ADCALDIF"
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DEEPPWD"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADVREGEN"
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JADSTP"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADSTP"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JADSTART"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADSTART"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADDIS"
            },
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADEN"
            }
        ]
    },
    "1342177292": {
        "name": "CFGR",
        "address": 1342177292,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected Queue disable"
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog 1 channel selection"
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "JAUTO"
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "JAWD1EN"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "AWD1EN"
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AWD1SGL"
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JQM"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "JDISCEN"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "DISCNUM"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DISCEN"
            },
            {
                "name": "ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ALIGN"
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AUTDLY"
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CONT"
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRMOD"
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "EXTEN"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "External trigger selection for regular group"
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "RES"
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342177296": {
        "name": "CFGR2",
        "address": 1342177296,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "SMPTRIG",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SMPTRIG"
            },
            {
                "name": "BULB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BULB"
            },
            {
                "name": "SWTRIG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SWTRIG"
            },
            {
                "name": "GCOMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GCOMP"
            },
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTEN"
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular               Oversampling"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "ALIGN"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "RES"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342177300": {
        "name": "SMPR1",
        "address": 1342177300,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 1",
        "fields": [
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "SMP9"
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP8"
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP7"
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP6"
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP5"
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP4"
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP3"
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP2"
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP1"
            },
            {
                "name": "SMPPLUS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Addition of one clock cycle to the               sampling time"
            },
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP0"
            }
        ]
    },
    "1342177304": {
        "name": "SMPR2",
        "address": 1342177304,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 2",
        "fields": [
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP18"
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP17"
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP16"
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP15"
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP14"
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP13"
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP12"
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP11"
            },
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP10"
            }
        ]
    },
    "1342177312": {
        "name": "TR1",
        "address": 1342177312,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 1",
        "fields": [
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "HT1"
            },
            {
                "name": "AWDFILT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "AWDFILT"
            },
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "LT1"
            }
        ]
    },
    "1342177316": {
        "name": "TR2",
        "address": 1342177316,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT2"
            },
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT2"
            }
        ]
    },
    "1342177320": {
        "name": "TR3",
        "address": 1342177320,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 3",
        "fields": [
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT3"
            },
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT3"
            }
        ]
    },
    "1342177328": {
        "name": "SQR1",
        "address": 1342177328,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 1",
        "fields": [
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ4"
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ3"
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ2"
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ1"
            },
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence               length"
            }
        ]
    },
    "1342177332": {
        "name": "SQR2",
        "address": 1342177332,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 2",
        "fields": [
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ9"
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ8"
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ7"
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ6"
            },
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ5"
            }
        ]
    },
    "1342177336": {
        "name": "SQR3",
        "address": 1342177336,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 3",
        "fields": [
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ14"
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ13"
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ12"
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ11"
            },
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ10"
            }
        ]
    },
    "1342177340": {
        "name": "SQR4",
        "address": 1342177340,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 4",
        "fields": [
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ16"
            },
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ15"
            }
        ]
    },
    "1342177344": {
        "name": "DR",
        "address": 1342177344,
        "size": 32,
        "access": "read-only",
        "desc": "regular Data Register",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular Data converted"
            }
        ]
    },
    "1342177356": {
        "name": "JSQR",
        "address": 1342177356,
        "size": 32,
        "access": "read-write",
        "desc": "injected sequence register",
        "fields": [
            {
                "name": "JSQ4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "JSQ4"
            },
            {
                "name": "JSQ3",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "JSQ3"
            },
            {
                "name": "JSQ2",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "JSQ2"
            },
            {
                "name": "JSQ1",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "JSQ1"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "JEXTEN"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "JEXTSEL"
            },
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "JL"
            }
        ]
    },
    "1342177376": {
        "name": "OFR1",
        "address": 1342177376,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 1",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342177380": {
        "name": "OFR2",
        "address": 1342177380,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 2",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342177384": {
        "name": "OFR3",
        "address": 1342177384,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 3",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342177388": {
        "name": "OFR4",
        "address": 1342177388,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 4",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342177408": {
        "name": "JDR1",
        "address": 1342177408,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 1",
        "fields": [
            {
                "name": "JDATA1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA1"
            }
        ]
    },
    "1342177412": {
        "name": "JDR2",
        "address": 1342177412,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 2",
        "fields": [
            {
                "name": "JDATA2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA2"
            }
        ]
    },
    "1342177416": {
        "name": "JDR3",
        "address": 1342177416,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 3",
        "fields": [
            {
                "name": "JDATA3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA3"
            }
        ]
    },
    "1342177420": {
        "name": "JDR4",
        "address": 1342177420,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 4",
        "fields": [
            {
                "name": "JDATA4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA4"
            }
        ]
    },
    "1342177440": {
        "name": "AWD2CR",
        "address": 1342177440,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 2 Configuration           Register",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "AWD2CH"
            }
        ]
    },
    "1342177444": {
        "name": "AWD3CR",
        "address": 1342177444,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 3 Configuration           Register",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "AWD3CH"
            }
        ]
    },
    "1342177456": {
        "name": "DIFSEL",
        "address": 1342177456,
        "size": 32,
        "access": "",
        "desc": "Differential Mode Selection Register           2",
        "fields": [
            {
                "name": "DIFSEL_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Differential mode for channels               0"
            },
            {
                "name": "DIFSEL_1_18",
                "bitOffset": 1,
                "bitWidth": 18,
                "desc": "Differential mode for channels 15 to               1"
            }
        ]
    },
    "1342177460": {
        "name": "CALFACT",
        "address": 1342177460,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Factors",
        "fields": [
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "CALFACT_D"
            },
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "CALFACT_S"
            }
        ]
    },
    "1342177472": {
        "name": "GCOMP",
        "address": 1342177472,
        "size": 32,
        "access": "read-write",
        "desc": "Gain compensation Register",
        "fields": [
            {
                "name": "GCOMPCOEFF",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "GCOMPCOEFF"
            }
        ]
    },
    "1342178304": {
        "name": "ISR",
        "address": 1342178304,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVF"
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2"
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOS"
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOC"
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVR"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS"
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOC"
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMP"
            },
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDY"
            }
        ]
    },
    "1342178308": {
        "name": "IER",
        "address": 1342178308,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVFIE"
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3IE"
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2IE"
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1IE"
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOSIE"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOCIE"
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVRIE"
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOSIE"
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOCIE"
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMPIE"
            },
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDYIE"
            }
        ]
    },
    "1342178312": {
        "name": "CR",
        "address": 1342178312,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADCAL"
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ADCALDIF"
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DEEPPWD"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADVREGEN"
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JADSTP"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADSTP"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JADSTART"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADSTART"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADDIS"
            },
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADEN"
            }
        ]
    },
    "1342178316": {
        "name": "CFGR",
        "address": 1342178316,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected Queue disable"
            },
            {
                "name": "AWDCH1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "AWDCH1CH"
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "JAUTO"
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "JAWD1EN"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "AWD1EN"
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AWD1SGL"
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JQM"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "JDISCEN"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "DISCNUM"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DISCEN"
            },
            {
                "name": "ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ALIGN"
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AUTDLY"
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CONT"
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRMOD"
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "EXTEN"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "External trigger selection for regular group"
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "RES"
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342178320": {
        "name": "CFGR2",
        "address": 1342178320,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "SMPTRIG",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SMPTRIG"
            },
            {
                "name": "BULB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BULB"
            },
            {
                "name": "SWTRIG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SWTRIG"
            },
            {
                "name": "GCOMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GCOMP"
            },
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTEN"
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular               Oversampling"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "ALIGN"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "RES"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342178324": {
        "name": "SMPR1",
        "address": 1342178324,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 1",
        "fields": [
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "SMP9"
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP8"
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP7"
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP6"
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP5"
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP4"
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP3"
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP2"
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP1"
            },
            {
                "name": "SMPPLUS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Addition of one clock cycle to the               sampling time"
            },
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP0"
            }
        ]
    },
    "1342178328": {
        "name": "SMPR2",
        "address": 1342178328,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 2",
        "fields": [
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP18"
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP17"
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP16"
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP15"
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP14"
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP13"
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP12"
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP11"
            },
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP10"
            }
        ]
    },
    "1342178336": {
        "name": "TR1",
        "address": 1342178336,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 1",
        "fields": [
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "HT1"
            },
            {
                "name": "AWDFILT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "AWDFILT"
            },
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "LT1"
            }
        ]
    },
    "1342178340": {
        "name": "TR2",
        "address": 1342178340,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT2"
            },
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT2"
            }
        ]
    },
    "1342178344": {
        "name": "TR3",
        "address": 1342178344,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 3",
        "fields": [
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT3"
            },
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT3"
            }
        ]
    },
    "1342178352": {
        "name": "SQR1",
        "address": 1342178352,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 1",
        "fields": [
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ4"
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ3"
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ2"
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ1"
            },
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence               length"
            }
        ]
    },
    "1342178356": {
        "name": "SQR2",
        "address": 1342178356,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 2",
        "fields": [
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ9"
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ8"
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ7"
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ6"
            },
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ5"
            }
        ]
    },
    "1342178360": {
        "name": "SQR3",
        "address": 1342178360,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 3",
        "fields": [
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ14"
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ13"
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ12"
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ11"
            },
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ10"
            }
        ]
    },
    "1342178364": {
        "name": "SQR4",
        "address": 1342178364,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 4",
        "fields": [
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ16"
            },
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ15"
            }
        ]
    },
    "1342178368": {
        "name": "DR",
        "address": 1342178368,
        "size": 32,
        "access": "read-only",
        "desc": "regular Data Register",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular Data converted"
            }
        ]
    },
    "1342178380": {
        "name": "JSQR",
        "address": 1342178380,
        "size": 32,
        "access": "read-write",
        "desc": "injected sequence register",
        "fields": [
            {
                "name": "JSQ4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "JSQ4"
            },
            {
                "name": "JSQ3",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "JSQ3"
            },
            {
                "name": "JSQ2",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "JSQ2"
            },
            {
                "name": "JSQ1",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "JSQ1"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "JEXTEN"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "JEXTSEL"
            },
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "JL"
            }
        ]
    },
    "1342178400": {
        "name": "OFR1",
        "address": 1342178400,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 1",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342178404": {
        "name": "OFR2",
        "address": 1342178404,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 2",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342178408": {
        "name": "OFR3",
        "address": 1342178408,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 3",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342178412": {
        "name": "OFR4",
        "address": 1342178412,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 4",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SATEN"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OFFSETPOS"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342178432": {
        "name": "JDR1",
        "address": 1342178432,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 1",
        "fields": [
            {
                "name": "JDATA1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA1"
            }
        ]
    },
    "1342178436": {
        "name": "JDR2",
        "address": 1342178436,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 2",
        "fields": [
            {
                "name": "JDATA2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA2"
            }
        ]
    },
    "1342178440": {
        "name": "JDR3",
        "address": 1342178440,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 3",
        "fields": [
            {
                "name": "JDATA3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA3"
            }
        ]
    },
    "1342178444": {
        "name": "JDR4",
        "address": 1342178444,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 4",
        "fields": [
            {
                "name": "JDATA4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA4"
            }
        ]
    },
    "1342178464": {
        "name": "AWD2CR",
        "address": 1342178464,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 2 Configuration           Register",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "AWD2CH"
            }
        ]
    },
    "1342178468": {
        "name": "AWD3CR",
        "address": 1342178468,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 3 Configuration           Register",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "AWD3CH"
            }
        ]
    },
    "1342178480": {
        "name": "DIFSEL",
        "address": 1342178480,
        "size": 32,
        "access": "",
        "desc": "Differential Mode Selection Register           2",
        "fields": [
            {
                "name": "DIFSEL_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Differential mode for channels               0"
            },
            {
                "name": "DIFSEL_1_18",
                "bitOffset": 1,
                "bitWidth": 18,
                "desc": "Differential mode for channels 15 to               1"
            }
        ]
    },
    "1342178484": {
        "name": "CALFACT",
        "address": 1342178484,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Factors",
        "fields": [
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "CALFACT_D"
            },
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "CALFACT_S"
            }
        ]
    },
    "1342178496": {
        "name": "GCOMP",
        "address": 1342178496,
        "size": 32,
        "access": "read-write",
        "desc": "Gain compensation Register",
        "fields": [
            {
                "name": "GCOMPCOEFF",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "GCOMPCOEFF"
            }
        ]
    },
    "1342178048": {
        "name": "CSR",
        "address": 1342178048,
        "size": 32,
        "access": "read-only",
        "desc": "ADC Common status register",
        "fields": [
            {
                "name": "ADDRDY_MST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADDRDY_MST"
            },
            {
                "name": "EOSMP_MST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMP_MST"
            },
            {
                "name": "EOC_MST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOC_MST"
            },
            {
                "name": "EOS_MST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_MST"
            },
            {
                "name": "OVR_MST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVR_MST"
            },
            {
                "name": "JEOC_MST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOC_MST"
            },
            {
                "name": "JEOS_MST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOS_MST"
            },
            {
                "name": "AWD1_MST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1_MST"
            },
            {
                "name": "AWD2_MST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2_MST"
            },
            {
                "name": "AWD3_MST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3_MST"
            },
            {
                "name": "JQOVF_MST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVF_MST"
            },
            {
                "name": "ADRDY_SLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADRDY_SLV"
            },
            {
                "name": "EOSMP_SLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "EOSMP_SLV"
            },
            {
                "name": "EOC_SLV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "End of regular conversion of the slave               ADC"
            },
            {
                "name": "EOS_SLV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the               slave ADC"
            },
            {
                "name": "OVR_SLV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Overrun flag of the slave               ADC"
            },
            {
                "name": "JEOC_SLV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the               slave ADC"
            },
            {
                "name": "JEOS_SLV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the               slave ADC"
            },
            {
                "name": "AWD1_SLV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the slave               ADC"
            },
            {
                "name": "AWD2_SLV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the slave               ADC"
            },
            {
                "name": "AWD3_SLV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the slave               ADC"
            },
            {
                "name": "JQOVF_SLV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of               the slave ADC"
            }
        ]
    },
    "1342178056": {
        "name": "CCR",
        "address": 1342178056,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "DUAL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Dual ADC mode selection"
            },
            {
                "name": "DELAY",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Delay between 2 sampling               phases"
            },
            {
                "name": "DMACFG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA configuration (for multi-ADC               mode)"
            },
            {
                "name": "MDMA",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Direct memory access mode for multi ADC               mode"
            },
            {
                "name": "CKMODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC clock mode"
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable"
            },
            {
                "name": "VSENSESEL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": " VTS selection"
            },
            {
                "name": "VBATSEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT selection"
            },
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler"
            }
        ]
    },
    "1342178060": {
        "name": "CDR",
        "address": 1342178060,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common regular data register for dual           and triple modes",
        "fields": [
            {
                "name": "RDATA_SLV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Regular data of the slave               ADC"
            },
            {
                "name": "RDATA_MST",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data of the master               ADC"
            }
        ]
    },
    "1342570496": {
        "name": "CR",
        "address": 1342570496,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "NPBLB",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "NPBLB"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "KEYSIZE"
            },
            {
                "name": "CHMOD_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CHMOD_2"
            },
            {
                "name": "GCMPH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "GCMPH"
            },
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable DMA management of data output               phase"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable DMA management of data input               phase"
            },
            {
                "name": "ERRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "CCFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CCF flag interrupt enable"
            },
            {
                "name": "ERRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Error clear"
            },
            {
                "name": "CCFC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Computation Complete Flag               Clear"
            },
            {
                "name": "CHMOD",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "AES chaining mode"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "AES operating mode"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data type selection (for data in and               data out to/from the cryptographic               block)"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES enable"
            }
        ]
    },
    "1342570500": {
        "name": "SR",
        "address": 1342570500,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "WRERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write error flag"
            },
            {
                "name": "RDERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read error flag"
            },
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag"
            }
        ]
    },
    "1342570504": {
        "name": "DINR",
        "address": 1342570504,
        "size": 32,
        "access": "read-write",
        "desc": "data input register",
        "fields": [
            {
                "name": "AES_DINR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Input Register"
            }
        ]
    },
    "1342570508": {
        "name": "DOUTR",
        "address": 1342570508,
        "size": 32,
        "access": "read-only",
        "desc": "data output register",
        "fields": [
            {
                "name": "AES_DOUTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output register"
            }
        ]
    },
    "1342570512": {
        "name": "KEYR0",
        "address": 1342570512,
        "size": 32,
        "access": "read-write",
        "desc": "key register 0",
        "fields": [
            {
                "name": "AES_KEYR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Output Register (LSB key               [31:0])"
            }
        ]
    },
    "1342570516": {
        "name": "KEYR1",
        "address": 1342570516,
        "size": 32,
        "access": "read-write",
        "desc": "key register 1",
        "fields": [
            {
                "name": "AES_KEYR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key               [63:32])"
            }
        ]
    },
    "1342570520": {
        "name": "KEYR2",
        "address": 1342570520,
        "size": 32,
        "access": "read-write",
        "desc": "key register 2",
        "fields": [
            {
                "name": "AES_KEYR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key               [95:64])"
            }
        ]
    },
    "1342570524": {
        "name": "KEYR3",
        "address": 1342570524,
        "size": 32,
        "access": "read-write",
        "desc": "key register 3",
        "fields": [
            {
                "name": "AES_KEYR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key               [127:96])"
            }
        ]
    },
    "1342570528": {
        "name": "IVR0",
        "address": 1342570528,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register           0",
        "fields": [
            {
                "name": "AES_IVR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "initialization vector register (LSB IVR               [31:0])"
            }
        ]
    },
    "1342570532": {
        "name": "IVR1",
        "address": 1342570532,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register           1",
        "fields": [
            {
                "name": "AES_IVR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR               [63:32])"
            }
        ]
    },
    "1342570536": {
        "name": "IVR2",
        "address": 1342570536,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register           2",
        "fields": [
            {
                "name": "AES_IVR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR               [95:64])"
            }
        ]
    },
    "1342570540": {
        "name": "IVR3",
        "address": 1342570540,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register           3",
        "fields": [
            {
                "name": "AES_IVR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (MSB IVR               [127:96])"
            }
        ]
    },
    "1342570544": {
        "name": "KEYR4",
        "address": 1342570544,
        "size": 32,
        "access": "read-write",
        "desc": "key register 4",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key"
            }
        ]
    },
    "1342570548": {
        "name": "KEYR5",
        "address": 1342570548,
        "size": 32,
        "access": "read-write",
        "desc": "key register 5",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key"
            }
        ]
    },
    "1342570552": {
        "name": "KEYR6",
        "address": 1342570552,
        "size": 32,
        "access": "read-write",
        "desc": "key register 6",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key"
            }
        ]
    },
    "1342570556": {
        "name": "KEYR7",
        "address": 1342570556,
        "size": 32,
        "access": "read-write",
        "desc": "key register 7",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key"
            }
        ]
    },
    "1342570560": {
        "name": "SUSP0R",
        "address": 1342570560,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570564": {
        "name": "SUSP1R",
        "address": 1342570564,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570568": {
        "name": "SUSP2R",
        "address": 1342570568,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570572": {
        "name": "SUSP3R",
        "address": 1342570572,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570576": {
        "name": "SUSP4R",
        "address": 1342570576,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570580": {
        "name": "SUSP5R",
        "address": 1342570580,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570584": {
        "name": "SUSP6R",
        "address": 1342570584,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1342570588": {
        "name": "SUSP7R",
        "address": 1342570588,
        "size": 32,
        "access": "read-write",
        "desc": "suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend"
            }
        ]
    },
    "1073807872": {
        "name": "COMP_C1CSR",
        "address": 1073807872,
        "size": 32,
        "access": "",
        "desc": "Comparator control/status           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "INMSEL"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "INPSEL"
            },
            {
                "name": "POL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "HYST"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "BLANKSEL"
            },
            {
                "name": "BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BRGEN"
            },
            {
                "name": "SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SCALEN"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "VALUE"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073807876": {
        "name": "COMP_C2CSR",
        "address": 1073807876,
        "size": 32,
        "access": "",
        "desc": "Comparator control/status           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "INMSEL"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "INPSEL"
            },
            {
                "name": "POL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "HYST"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "BLANKSEL"
            },
            {
                "name": "BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BRGEN"
            },
            {
                "name": "SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SCALEN"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "VALUE"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073807880": {
        "name": "COMP_C3CSR",
        "address": 1073807880,
        "size": 32,
        "access": "",
        "desc": "Comparator control/status           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "INMSEL"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "INPSEL"
            },
            {
                "name": "POL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "HYST"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "BLANKSEL"
            },
            {
                "name": "BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BRGEN"
            },
            {
                "name": "SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SCALEN"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "VALUE"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073807884": {
        "name": "COMP_C4CSR",
        "address": 1073807884,
        "size": 32,
        "access": "",
        "desc": "Comparator control/status           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "INMSEL"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "INPSEL"
            },
            {
                "name": "POL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "HYST"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "BLANKSEL"
            },
            {
                "name": "BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BRGEN"
            },
            {
                "name": "SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SCALEN"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "VALUE"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073875968": {
        "name": "CSR",
        "address": 1073875968,
        "size": 32,
        "access": "read-write",
        "desc": "CORDIC Control Status register",
        "fields": [
            {
                "name": "FUNC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "FUNC"
            },
            {
                "name": "PRECISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "PRECISION"
            },
            {
                "name": "SCALE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "SCALE"
            },
            {
                "name": "IEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IEN"
            },
            {
                "name": "DMAREN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMAREN"
            },
            {
                "name": "DMAWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DMAWEN"
            },
            {
                "name": "NRES",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NRES"
            },
            {
                "name": "NARGS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NARGS"
            },
            {
                "name": "RESSIZE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "RESSIZE"
            },
            {
                "name": "ARGSIZE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ARGSIZE"
            },
            {
                "name": "RRDY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RRDY"
            }
        ]
    },
    "1073875972": {
        "name": "WDATA",
        "address": 1073875972,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC Write Data register",
        "fields": [
            {
                "name": "ARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ARG"
            }
        ]
    },
    "1073875976": {
        "name": "RDATA",
        "address": 1073875976,
        "size": 32,
        "access": "read-only",
        "desc": "FMAC Read Data register",
        "fields": [
            {
                "name": "RES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RES"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 8-bit data register               bits"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size"
            },
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit"
            }
        ]
    },
    "1073885200": {
        "name": "INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "Initial CRC value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC               value"
            }
        ]
    },
    "1073885204": {
        "name": "POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial"
            }
        ]
    },
    "1073750016": {
        "name": "CR",
        "address": 1073750016,
        "size": 32,
        "access": "",
        "desc": "CRS control register",
        "fields": [
            {
                "name": "SYNCOKIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK interrupt    enable"
            },
            {
                "name": "SYNCWARNIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning interrupt   enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization or trimming error  interrupt enable"
            },
            {
                "name": "ESYNCIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC interrupt   enable"
            },
            {
                "name": "CEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Frequency error counter enable This bit     enables the oscillator clock for the frequency error    counter. When this bit is set, the CRS_CFGR register    is write-protected and cannot be               modified."
            },
            {
                "name": "AUTOTRIMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Automatic trimming enable This bit   enables the automatic hardware adjustment of TRIM    bits according to the measured frequency error   between two SYNC events. If this bit is set, the TRIM               bits are read-only. The TRIM value can be adjusted by               hardware by one or two steps at a time, depending on               the measured frequency error value. Refer to               Section7.3.4: Frequency error evaluation and               automatic trimming for more details."
            },
            {
                "name": "SWSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Generate software SYNC event This bit is               set by software in order to generate a software SYNC               event. It is automatically cleared by               hardware."
            },
            {
                "name": "TRIM",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "HSI48 oscillator smooth trimming These               bits provide a user-programmable trimming value to               the HSI48 oscillator. They can be programmed to               adjust to variations in voltage and temperature that               influence the frequency of the HSI48. The default               value is 32, which corresponds to the middle of the               trimming interval. The trimming step is around 67 kHz               between two consecutive TRIM steps. A higher TRIM               value corresponds to a higher output frequency. When               the AUTOTRIMEN bit is set, this field is controlled               by hardware and is read-only."
            }
        ]
    },
    "1073750020": {
        "name": "CFGR",
        "address": 1073750020,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when the           frequency error counter is disabled (CEN bit is cleared           in CRS_CR). When the counter is enabled, this register is           write-protected.",
        "fields": [
            {
                "name": "RELOAD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter reload value RELOAD is the value   to be loaded in the frequency error counter with each   SYNC event. Refer to Section7.3.3: Frequency error  measurement for more details about counter               behavior."
            },
            {
                "name": "FELIM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Frequency error limit FELIM contains the   value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the   CRS_ISR register. Refer to Section7.3.4: Frequency               error evaluation and automatic trimming for more               details about FECAP evaluation."
            },
            {
                "name": "SYNCDIV",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SYNC divider These bits are set and     cleared by software to control the division factor of   the SYNC signal."
            },
            {
                "name": "SYNCSRC",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "SYNC signal source selection These bits      are set and cleared by software to select the SYNC  signal source. Note: When using USB LPM (Link Power  Management) and the device is in Sleep mode, the               periodic USB SOF will not be generated by the host.               No SYNC signal will therefore be provided to the CRS               to calibrate the HSI48 on the run. To guarantee the               required clock precision after waking up from Sleep               mode, the LSE or reference clock on the GPIOs should               be used as SYNC signal."
            },
            {
                "name": "SYNCPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SYNC polarity selection This bit is set  and cleared by software to select the input polarity   for the SYNC signal source."
            }
        ]
    },
    "1073750024": {
        "name": "ISR",
        "address": 1073750024,
        "size": 32,
        "access": "read-only",
        "desc": "CRS interrupt and status    register",
        "fields": [
            {
                "name": "SYNCOKF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK flag This flag is set by  hardware when the measured frequency error is smaller   than FELIM * 3. This means that either no adjustment   of the TRIM value is needed or that an adjustment by               one trimming step is enough to compensate the               frequency error. An interrupt is generated if the               SYNCOKIE bit is set in the CRS_CR register. It is               cleared by software by setting the SYNCOKC bit in the               CRS_ICR register."
            },
            {
                "name": "SYNCWARNF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning flag This flag is set by  hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM *   128. This means that to compensate the frequency               error, the TRIM value must be adjusted by two steps               or more. An interrupt is generated if the SYNCWARNIE               bit is set in the CRS_CR register. It is cleared by               software by setting the SYNCWARNC bit in the CRS_ICR               register."
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error flag This flag is set by hardware     in case of any synchronization or trimming error. It    is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE               bit is set in the CRS_CR register. It is cleared by               software in reaction to setting the ERRC bit in the               CRS_ICR register, which clears the TRIMOVF, SYNCMISS               and SYNCERR bits."
            },
            {
                "name": "ESYNCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC flag This flag is set by    hardware when the frequency error counter reached a    zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by               software by setting the ESYNCC bit in the CRS_ICR               register."
            },
            {
                "name": "SYNCERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYNC error This flag is set by hardware   when the SYNC pulse arrives before the ESYNC event    and the measured frequency error is greater than or   equal to FELIM * 128. This means that the frequency               error is too big (internal frequency too low) to be               compensated by adjusting the TRIM value, and that               some other action should be taken. An interrupt is               generated if the ERRIE bit is set in the CRS_CR               register. It is cleared by software by setting the               ERRC bit in the CRS_ICR register."
            },
            {
                "name": "SYNCMISS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SYNC missed This flag is set by hardware  when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a  SYNC pulse was missed or that the frequency error is               too big (internal frequency too high) to be               compensated by adjusting the TRIM value, and that               some other action should be taken. At this point, the               frequency error counter is stopped (waiting for a               next SYNC) and an interrupt is generated if the ERRIE               bit is set in the CRS_CR register. It is cleared by               software by setting the ERRC bit in the CRS_ICR               register."
            },
            {
                "name": "TRIMOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt  is generated if the ERRIE bit is set in the CRS_CR               register. It is cleared by software by setting the               ERRC bit in the CRS_ICR register."
            },
            {
                "name": "FEDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Frequency error direction FEDIR is the  counting direction of the frequency error counter   latched in the time of the last SYNC event. It shows  whether the actual frequency is below or above the               target."
            },
            {
                "name": "FECAP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frequency error capture FECAP is the frequency error counter value latched in the time ofthe last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more               details about FECAP usage."
            }
        ]
    },
    "1073750028": {
        "name": "ICR",
        "address": 1073750028,
        "size": 32,
        "access": "read-write",
        "desc": "CRS interrupt flag clear register",
        "fields": [
            {
                "name": "SYNCOKC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR  register."
            },
            {
                "name": "SYNCWARNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR  register."
            },
            {
                "name": "ERRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error clear flag Writing 1 to this bit   clears TRIMOVF, SYNCMISS and SYNCERR bits and  consequently also the ERRF flag in the CRS_ISR  register."
            },
            {
                "name": "ESYNCC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR   register."
            }
        ]
    },
    "1342179328": {
        "name": "DAC_CR",
        "address": 1342179328,
        "size": 32,
        "access": "read-write",
        "desc": "DAC control register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable This bit is set and               cleared by software to enable/disable DAC               channel1."
            },
            {
                "name": "TEN1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger               enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "DAC channel1 trigger selection These               bits select the external event used to trigger DAC               channel1. Note: Only used if bit TEN1 = 1 (DAC               channel1 trigger enabled)."
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave               generation enable These bits are set and cleared by               software. Note: Only used if bit TEN1 = 1 (DAC               channel1 trigger enabled)."
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude selector               These bits are written by software to select mask in               wave generation mode or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0] of LFSR/               triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable This bit is set               and cleared by software."
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt               enable This bit is set and cleared by               software."
            },
            {
                "name": "CEN1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration enable This               bit is set and cleared by software to enable/disable               DAC channel 1 calibration, it can be written only if               bit EN1=0 into DAC_CR (the calibration mode can be               entered/exit only when the DAC channel is disabled)               Otherwise, the write operation is               ignored."
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable This bit is set and               cleared by software to enable/disable DAC               channel2."
            },
            {
                "name": "TEN2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger               enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "DAC channel2 trigger selection These               bits select the external event used to trigger DAC               channel2 Note: Only used if bit TEN2 = 1 (DAC               channel2 trigger enabled)."
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave               generation enable These bits are set/reset by               software. 1x: Triangle wave generation enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude selector               These bits are written by software to select mask in               wave generation mode or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0] of LFSR/               triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable This bit is set               and cleared by software."
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt               enable This bit is set and cleared by               software."
            },
            {
                "name": "CEN2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration enable This               bit is set and cleared by software to enable/disable               DAC channel 2 calibration, it can be written only if               bit EN2=0 into DAC_CR (the calibration mode can be               entered/exit only when the DAC channel is disabled)               Otherwise, the write operation is               ignored."
            }
        ]
    },
    "1342179332": {
        "name": "DAC_SWTRGR",
        "address": 1342179332,
        "size": 32,
        "access": "write-only",
        "desc": "DAC software trigger register",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software trigger This bit               is set by software to trigger the DAC in software               trigger mode. Note: This bit is cleared by hardware               (one APB1 clock cycle later) once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register."
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software trigger This bit               is set by software to trigger the DAC in software               trigger mode. Note: This bit is cleared by hardware               (one APB1 clock cycle later) once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register."
            },
            {
                "name": "SWTRIGB1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel1 software trigger               B"
            },
            {
                "name": "SWTRIGB2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 software trigger               B"
            }
        ]
    },
    "1342179336": {
        "name": "DAC_DHR12R1",
        "address": 1342179336,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit right-aligned data           holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1."
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data               B"
            }
        ]
    },
    "1342179340": {
        "name": "DAC_DHR12L1",
        "address": 1342179340,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit left aligned data           holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1."
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data               B"
            }
        ]
    },
    "1342179344": {
        "name": "DAC_DHR8R1",
        "address": 1342179344,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 8-bit right aligned data           holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel1."
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned               data"
            }
        ]
    },
    "1342179348": {
        "name": "DAC_DHR12R2",
        "address": 1342179348,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit right aligned data           holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2."
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned               data"
            }
        ]
    },
    "1342179352": {
        "name": "DAC_DHR12L2",
        "address": 1342179352,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit left aligned data           holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data               These bits are written by software which specify               12-bit data for DAC channel2."
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data               B"
            }
        ]
    },
    "1342179356": {
        "name": "DAC_DHR8R2",
        "address": 1342179356,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 8-bit right-aligned data           holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel2."
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned               data"
            }
        ]
    },
    "1342179360": {
        "name": "DAC_DHR12RD",
        "address": 1342179360,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding           register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2."
            }
        ]
    },
    "1342179364": {
        "name": "DAC_DHR12LD",
        "address": 1342179364,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding           register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2."
            }
        ]
    },
    "1342179368": {
        "name": "DAC_DHR8RD",
        "address": 1342179368,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding           register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel2."
            }
        ]
    },
    "1342179372": {
        "name": "DAC_DOR1",
        "address": 1342179372,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel1 data output           register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output These bits are               read-only, they contain data output for DAC               channel1."
            },
            {
                "name": "DACC1DORB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel1 data output"
            }
        ]
    },
    "1342179376": {
        "name": "DAC_DOR2",
        "address": 1342179376,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel2 data output           register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output These bits are               read-only, they contain data output for DAC               channel2."
            },
            {
                "name": "DACC2DORB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 data output"
            }
        ]
    },
    "1342179380": {
        "name": "DAC_SR",
        "address": 1342179380,
        "size": 32,
        "access": "",
        "desc": "DAC status register",
        "fields": [
            {
                "name": "DAC1RDY",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC channel1 ready status               bit"
            },
            {
                "name": "DORSTAT1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 output register status               bit"
            },
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun flag This bit               is set by hardware and cleared by software (by               writing it to 1)."
            },
            {
                "name": "CAL_FLAG1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration offset status               This bit is set and cleared by hardware"
            },
            {
                "name": "BWST1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DAC Channel 1 busy writing sample time               flag This bit is systematically set just after Sample               & Hold mode enable and is set each time the               software writes the register DAC_SHSR1, It is cleared               by hardware when the write operation of DAC_SHSR1 is               complete. (It takes about 3LSI periods of               synchronization)."
            },
            {
                "name": "DAC2RDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DAC channel 2 ready status               bit"
            },
            {
                "name": "DORSTAT2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel 2 output register status               bit"
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun flag This bit               is set by hardware and cleared by software (by               writing it to 1)."
            },
            {
                "name": "CAL_FLAG2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration offset status               This bit is set and cleared by hardware"
            },
            {
                "name": "BWST2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DAC Channel 2 busy writing sample time               flag This bit is systematically set just after Sample               & Hold mode enable and is set each time the               software writes the register DAC_SHSR2, It is cleared               by hardware when the write operation of DAC_SHSR2 is               complete. (It takes about 3 LSI periods of               synchronization)."
            }
        ]
    },
    "1342179384": {
        "name": "DAC_CCR",
        "address": 1342179384,
        "size": 32,
        "access": "read-write",
        "desc": "DAC calibration control           register",
        "fields": [
            {
                "name": "OTRIM1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DAC Channel 1 offset trimming               value"
            },
            {
                "name": "OTRIM2",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DAC Channel 2 offset trimming               value"
            }
        ]
    },
    "1342179388": {
        "name": "DAC_MCR",
        "address": 1342179388,
        "size": 32,
        "access": "read-write",
        "desc": "DAC mode control register",
        "fields": [
            {
                "name": "MODE1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DAC Channel 1 mode These bits can be               written only when the DAC is disabled and not in the               calibration mode (when bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1 or CEN1 =1 the write               operation is ignored. They can be set and cleared by               software to select the DAC Channel 1 mode: DAC               Channel 1 in normal Mode DAC Channel 1 in sample               &amp; hold mode"
            },
            {
                "name": "DMADOUBLE1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DAC Channel1 DMA double data               mode"
            },
            {
                "name": "SINFORMAT1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable signed format for DAC               channel1"
            },
            {
                "name": "HFSEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "High frequency interface mode               selection"
            },
            {
                "name": "MODE2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DAC Channel 2 mode These bits can be               written only when the DAC is disabled and not in the               calibration mode (when bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1 or CEN2 =1 the write               operation is ignored. They can be set and cleared by               software to select the DAC Channel 2 mode: DAC               Channel 2 in normal Mode DAC Channel 2 in sample               &amp; hold mode"
            },
            {
                "name": "DMADOUBLE2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DAC Channel2 DMA double data               mode"
            },
            {
                "name": "SINFORMAT2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Enable signed format for DAC               channel2"
            }
        ]
    },
    "1342179392": {
        "name": "DAC_SHSR1",
        "address": 1342179392,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register           1",
        "fields": [
            {
                "name": "TSAMPLE1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 sample Time (only valid in               sample &amp; hold mode) These bits can be written               when the DAC channel1 is disabled or also during               normal operation. in the latter case, the write can               be done only when BWSTx of DAC_SR register is low, If               BWSTx=1, the write operation is               ignored."
            }
        ]
    },
    "1342179396": {
        "name": "DAC_SHSR2",
        "address": 1342179396,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register           2",
        "fields": [
            {
                "name": "TSAMPLE2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 2 sample Time (only valid in               sample &amp; hold mode) These bits can be written               when the DAC channel2 is disabled or also during               normal operation. in the latter case, the write can               be done only when BWSTx of DAC_SR register is low, if               BWSTx=1, the write operation is               ignored."
            }
        ]
    },
    "1342179400": {
        "name": "DAC_SHHR",
        "address": 1342179400,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold hold time           register",
        "fields": [
            {
                "name": "THOLD1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 hold Time (only valid in               sample &amp; hold mode) Hold time= (THOLD[9:0]) x               T LSI"
            },
            {
                "name": "THOLD2",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DAC Channel 2 hold time (only valid in               sample &amp; hold mode). Hold time= (THOLD[9:0])               x T LSI"
            }
        ]
    },
    "1342179404": {
        "name": "DAC_SHRR",
        "address": 1342179404,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold refresh time           register",
        "fields": [
            {
                "name": "TREFRESH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC Channel 1 refresh Time (only valid               in sample &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI"
            },
            {
                "name": "TREFRESH2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DAC Channel 2 refresh Time (only valid               in sample &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI"
            }
        ]
    },
    "1342179416": {
        "name": "DAC_STR1",
        "address": 1342179416,
        "size": 32,
        "access": "read-write",
        "desc": "Sawtooth register",
        "fields": [
            {
                "name": "STRSTDATA1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC Channel 1 Sawtooth reset               value"
            },
            {
                "name": "STDIR1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC Channel1 Sawtooth direction               setting"
            },
            {
                "name": "STINCDATA1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "DAC CH1 Sawtooth increment value (12.4               bit format)"
            }
        ]
    },
    "1342179420": {
        "name": "DAC_STR2",
        "address": 1342179420,
        "size": 32,
        "access": "read-write",
        "desc": "Sawtooth register",
        "fields": [
            {
                "name": "STRSTDATA2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC Channel 2 Sawtooth reset               value"
            },
            {
                "name": "STDIR2",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC Channel2 Sawtooth direction               setting"
            },
            {
                "name": "STINCDATA2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "DAC CH2 Sawtooth increment value (12.4               bit format)"
            }
        ]
    },
    "1342179424": {
        "name": "DAC_STMODR",
        "address": 1342179424,
        "size": 32,
        "access": "read-write",
        "desc": "Sawtooth Mode register",
        "fields": [
            {
                "name": "STRSTTRIGSEL1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DAC Channel 1 Sawtooth Reset trigger               selection"
            },
            {
                "name": "STINCTRIGSEL1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC Channel 1 Sawtooth Increment trigger               selection"
            },
            {
                "name": "STRSTTRIGSEL2",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DAC Channel 1 Sawtooth Reset trigger               selection"
            },
            {
                "name": "STINCTRIGSEL2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC Channel 2 Sawtooth Increment trigger               selection"
            }
        ]
    },
    "3758366720": {
        "name": "IDCODE",
        "address": 3758366720,
        "size": 32,
        "access": "read-only",
        "desc": "MCU Device ID Code Register",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Device Identifier"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision Identifier"
            }
        ]
    },
    "3758366724": {
        "name": "CR",
        "address": 3758366724,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU Configuration           Register",
        "fields": [
            {
                "name": "DBG_SLEEP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Debug Sleep Mode"
            },
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Debug Stop Mode"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Debug Standby Mode"
            },
            {
                "name": "TRACE_IOEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trace pin assignment               control"
            },
            {
                "name": "TRACE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Trace pin assignment               control"
            }
        ]
    },
    "3758366728": {
        "name": "APB1L_FZ",
        "address": 3758366728,
        "size": 32,
        "access": "read-write",
        "desc": "APB Low Freeze Register 1",
        "fields": [
            {
                "name": "DBG_TIMER2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Debug Timer 2 stopped when Core is               halted"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM4_STOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM5_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIMER6_STOP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Debug Timer 6 stopped when Core is               halted"
            },
            {
                "name": "DBG_TIM7_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 counter stopped when core is               halted"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Debug RTC stopped when Core is               halted"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Debug Window Wachdog stopped when Core               is halted"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Debug Independent Wachdog stopped when               Core is halted"
            },
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout mode stopped when               core is halted"
            },
            {
                "name": "DBG_I2C2_STOP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 SMBUS timeout mode stopped when               core is halted"
            },
            {
                "name": "DBG_I2C3_STOP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "I2C3 SMBUS timeout mode stopped when               core is halted"
            },
            {
                "name": "DBG_LPTIMER_STOP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LPTIM1 counter stopped when core is               halted"
            }
        ]
    },
    "3758366732": {
        "name": "APB1H_FZ",
        "address": 3758366732,
        "size": 32,
        "access": "read-write",
        "desc": "APB Low Freeze Register 2",
        "fields": [
            {
                "name": "DBG_I2C4_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DBG_I2C4_STOP"
            }
        ]
    },
    "3758366736": {
        "name": "APB2_FZ",
        "address": 3758366736,
        "size": 32,
        "access": "read-write",
        "desc": "APB High Freeze Register",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM8_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM15_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 counter stopped when core is               halted"
            },
            {
                "name": "DBG_TIM20_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TIM20counter stopped when core is               halted"
            },
            {
                "name": "DBG_HRTIM0_STOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "DBG_HRTIM0_STOP"
            },
            {
                "name": "DBG_HRTIM1_STOP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DBG_HRTIM0_STOP"
            },
            {
                "name": "DBG_HRTIM2_STOP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DBG_HRTIM0_STOP"
            },
            {
                "name": "DBG_HRTIM3_STOP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DBG_HRTIM0_STOP"
            }
        ]
    },
    "1073872896": {
        "name": "ISR",
        "address": 1073872896,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt status register",
        "fields": [
            {
                "name": "TEIF8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TEIF8"
            },
            {
                "name": "HTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "HTIF8"
            },
            {
                "name": "TCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TCIF8"
            },
            {
                "name": "GIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "GIF8"
            },
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TEIF7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HTIF7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCIF7"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "GIF7"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TEIF6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "HTIF6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TCIF6"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "GIF6"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "TEIF5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HTIF5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TCIF5"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GIF5"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TEIF4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "HTIF4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TCIF4"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "GIF4"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TEIF3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HTIF3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TCIF3"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GIF3"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TEIF2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HTIF2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TCIF2"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GIF2"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIF1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIF1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIF1"
            },
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GIF1"
            }
        ]
    },
    "1073872900": {
        "name": "IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "write-only",
        "desc": "DMA interrupt flag clear           register",
        "fields": [
            {
                "name": "TEIF8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TEIF8"
            },
            {
                "name": "HTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "HTIF8"
            },
            {
                "name": "TCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TCIF8"
            },
            {
                "name": "GIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "GIF8"
            },
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TEIF7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HTIF7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCIF7"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "GIF7"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TEIF6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "HTIF6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TCIF6"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "GIF6"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "TEIF5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HTIF5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TCIF5"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GIF5"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TEIF4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "HTIF4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TCIF4"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "GIF4"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TEIF3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HTIF3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TCIF3"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GIF3"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TEIF2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HTIF2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TCIF2"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GIF2"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIF1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIF1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIF1"
            },
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GIF1"
            }
        ]
    },
    "1073872904": {
        "name": "CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073872924": {
        "name": "CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073872944": {
        "name": "CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073872964": {
        "name": "CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073872984": {
        "name": "CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073873004": {
        "name": "CCR6",
        "address": 1073873004,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073873024": {
        "name": "CCR7",
        "address": 1073873024,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 6 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073873044": {
        "name": "CCR8",
        "address": 1073873044,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 7 configuration           register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM"
            }
        ]
    },
    "1073872908": {
        "name": "CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073872928": {
        "name": "CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073872948": {
        "name": "CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073872968": {
        "name": "CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073872988": {
        "name": "CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073873008": {
        "name": "CNDTR6",
        "address": 1073873008,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073873028": {
        "name": "CNDTR7",
        "address": 1073873028,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073873048": {
        "name": "CNDTR8",
        "address": 1073873048,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data to transfer           register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to               transfer"
            }
        ]
    },
    "1073872912": {
        "name": "CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872932": {
        "name": "CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872952": {
        "name": "CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872972": {
        "name": "CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872992": {
        "name": "CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873012": {
        "name": "CPAR6",
        "address": 1073873012,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873032": {
        "name": "CPAR7",
        "address": 1073873032,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873052": {
        "name": "CPAR8",
        "address": 1073873052,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x peripheral address           register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872916": {
        "name": "CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073872936": {
        "name": "CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073872956": {
        "name": "CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073872976": {
        "name": "CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073872996": {
        "name": "CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073873016": {
        "name": "CMAR6",
        "address": 1073873016,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073873036": {
        "name": "CMAR7",
        "address": 1073873036,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073873056": {
        "name": "CMAR8",
        "address": 1073873056,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel x memory address           register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double               buffer mode)"
            }
        ]
    },
    "1073874944": {
        "name": "C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874948": {
        "name": "C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874952": {
        "name": "C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874956": {
        "name": "C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874960": {
        "name": "C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874964": {
        "name": "C5CR",
        "address": 1073874964,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874968": {
        "name": "C6CR",
        "address": 1073874968,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874972": {
        "name": "C7CR",
        "address": 1073874972,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874976": {
        "name": "C8CR",
        "address": 1073874976,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874980": {
        "name": "C9CR",
        "address": 1073874980,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874984": {
        "name": "C10CR",
        "address": 1073874984,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874988": {
        "name": "C11CR",
        "address": 1073874988,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874992": {
        "name": "C12CR",
        "address": 1073874992,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073874996": {
        "name": "C13CR",
        "address": 1073874996,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073875000": {
        "name": "C14CR",
        "address": 1073875000,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073875004": {
        "name": "C15CR",
        "address": 1073875004,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer           channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Input DMA request line               selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization               event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation               enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode               enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector               Defines the synchronization event on the selected               synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward               Defines the number of DMA requests forwarded before               output event is generated. In synchronous mode, it               also defines the number of DMA requests to forward               after a synchronization event, then stop forwarding.               The actual number of DMA requests forwarded is               NBREQ+1. Note: This field can only be written when               both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input               selected"
            }
        ]
    },
    "1073875200": {
        "name": "RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x           control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input               selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event               overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel               enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type               selection Defines the trigger event on the selected               DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate               Defines the number of DMA requests generated after a               trigger event, then stop generating. The actual               number of generated DMA requests is GNBREQ+1. Note:               This field can only be written when GE bit is               reset."
            }
        ]
    },
    "1073875204": {
        "name": "RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x           control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input               selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event               overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel               enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type               selection Defines the trigger event on the selected               DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate               Defines the number of DMA requests generated after a               trigger event, then stop generating. The actual               number of generated DMA requests is GNBREQ+1. Note:               This field can only be written when GE bit is               reset."
            }
        ]
    },
    "1073875208": {
        "name": "RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x           control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input               selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event               overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel               enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type               selection Defines the trigger event on the selected               DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate               Defines the number of DMA requests generated after a               trigger event, then stop generating. The actual               number of generated DMA requests is GNBREQ+1. Note:               This field can only be written when GE bit is               reset."
            }
        ]
    },
    "1073875212": {
        "name": "RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x           control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input               selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event               overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel               enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type               selection Defines the trigger event on the selected               DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate               Defines the number of DMA requests generated after a               trigger event, then stop generating. The actual               number of generated DMA requests is GNBREQ+1. Note:               This field can only be written when GE bit is               reset."
            }
        ]
    },
    "1073875264": {
        "name": "RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMux - DMA request generator status           register",
        "fields": [
            {
                "name": "OF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Trigger event overrun flag The flag is               set when a trigger event occurs on DMA request               generator channel x, while the DMA request generator               counter value is lower than GNBREQ. The flag is               cleared by writing 1 to the corresponding COFx bit in               DMAMUX_RGCFR register."
            }
        ]
    },
    "1073875268": {
        "name": "RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMux - DMA request generator clear flag           register",
        "fields": [
            {
                "name": "COF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clear trigger event overrun flag Upon               setting, this bit clears the corresponding overrun               flag OFx in the DMAMUX_RGCSR register."
            }
        ]
    },
    "1073875072": {
        "name": "CSR",
        "address": 1073875072,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX request line multiplexer interrupt           channel status register",
        "fields": [
            {
                "name": "SOF",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Synchronization overrun event               flag"
            }
        ]
    },
    "1073875076": {
        "name": "CFR",
        "address": 1073875076,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMUX request line multiplexer interrupt           clear flag register",
        "fields": [
            {
                "name": "CSOF",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Clear synchronization overrun event               flag"
            }
        ]
    },
    "1073808384": {
        "name": "IMR1",
        "address": 1073808384,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register",
        "fields": [
            {
                "name": "IM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 0"
            },
            {
                "name": "IM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 1"
            },
            {
                "name": "IM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 2"
            },
            {
                "name": "IM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 3"
            },
            {
                "name": "IM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 4"
            },
            {
                "name": "IM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 5"
            },
            {
                "name": "IM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 6"
            },
            {
                "name": "IM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 7"
            },
            {
                "name": "IM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 8"
            },
            {
                "name": "IM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 9"
            },
            {
                "name": "IM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 10"
            },
            {
                "name": "IM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 11"
            },
            {
                "name": "IM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 12"
            },
            {
                "name": "IM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 13"
            },
            {
                "name": "IM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 14"
            },
            {
                "name": "IM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 15"
            },
            {
                "name": "IM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 16"
            },
            {
                "name": "IM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 17"
            },
            {
                "name": "IM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 18"
            },
            {
                "name": "IM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 19"
            },
            {
                "name": "IM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 20"
            },
            {
                "name": "IM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 21"
            },
            {
                "name": "IM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 22"
            },
            {
                "name": "IM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 23"
            },
            {
                "name": "IM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 24"
            },
            {
                "name": "IM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 25"
            },
            {
                "name": "IM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 26"
            },
            {
                "name": "IM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 27"
            },
            {
                "name": "IM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 28"
            },
            {
                "name": "IM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 29"
            },
            {
                "name": "IM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 30"
            },
            {
                "name": "IM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 31"
            }
        ]
    },
    "1073808388": {
        "name": "EMR1",
        "address": 1073808388,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register",
        "fields": [
            {
                "name": "EM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event Mask on line 0"
            },
            {
                "name": "EM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event Mask on line 1"
            },
            {
                "name": "EM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event Mask on line 2"
            },
            {
                "name": "EM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event Mask on line 3"
            },
            {
                "name": "EM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event Mask on line 4"
            },
            {
                "name": "EM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event Mask on line 5"
            },
            {
                "name": "EM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event Mask on line 6"
            },
            {
                "name": "EM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event Mask on line 7"
            },
            {
                "name": "EM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Event Mask on line 8"
            },
            {
                "name": "EM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event Mask on line 9"
            },
            {
                "name": "EM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Event Mask on line 10"
            },
            {
                "name": "EM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Event Mask on line 11"
            },
            {
                "name": "EM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Event Mask on line 12"
            },
            {
                "name": "EM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Event Mask on line 13"
            },
            {
                "name": "EM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Event Mask on line 14"
            },
            {
                "name": "EM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Event Mask on line 15"
            },
            {
                "name": "EM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Event Mask on line 16"
            },
            {
                "name": "EM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Event Mask on line 17"
            },
            {
                "name": "EM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Event Mask on line 18"
            },
            {
                "name": "EM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Event Mask on line 19"
            },
            {
                "name": "EM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Event Mask on line 20"
            },
            {
                "name": "EM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Event Mask on line 21"
            },
            {
                "name": "EM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Event Mask on line 22"
            },
            {
                "name": "EM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Event Mask on line 23"
            },
            {
                "name": "EM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Event Mask on line 24"
            },
            {
                "name": "EM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Event Mask on line 25"
            },
            {
                "name": "EM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Event Mask on line 26"
            },
            {
                "name": "EM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Event Mask on line 27"
            },
            {
                "name": "EM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Event Mask on line 28"
            },
            {
                "name": "EM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Event Mask on line 29"
            },
            {
                "name": "EM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Event Mask on line 30"
            },
            {
                "name": "EM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Event Mask on line 31"
            }
        ]
    },
    "1073808392": {
        "name": "RTSR1",
        "address": 1073808392,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection           register",
        "fields": [
            {
                "name": "RT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 0"
            },
            {
                "name": "RT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 1"
            },
            {
                "name": "RT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 2"
            },
            {
                "name": "RT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 3"
            },
            {
                "name": "RT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 4"
            },
            {
                "name": "RT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 5"
            },
            {
                "name": "RT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 6"
            },
            {
                "name": "RT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 7"
            },
            {
                "name": "RT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 8"
            },
            {
                "name": "RT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 9"
            },
            {
                "name": "RT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 10"
            },
            {
                "name": "RT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 11"
            },
            {
                "name": "RT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 12"
            },
            {
                "name": "RT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 13"
            },
            {
                "name": "RT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 14"
            },
            {
                "name": "RT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 15"
            },
            {
                "name": "RT16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 16"
            },
            {
                "name": "RT18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 18"
            },
            {
                "name": "RT19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 19"
            },
            {
                "name": "RT20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 20"
            },
            {
                "name": "RT21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 21"
            },
            {
                "name": "RT22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of               line 22"
            },
            {
                "name": "RT",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "RT"
            }
        ]
    },
    "1073808396": {
        "name": "FTSR1",
        "address": 1073808396,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection           register",
        "fields": [
            {
                "name": "FT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 0"
            },
            {
                "name": "FT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 1"
            },
            {
                "name": "FT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 2"
            },
            {
                "name": "FT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 3"
            },
            {
                "name": "FT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 4"
            },
            {
                "name": "FT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 5"
            },
            {
                "name": "FT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 6"
            },
            {
                "name": "FT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 7"
            },
            {
                "name": "FT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 8"
            },
            {
                "name": "FT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 9"
            },
            {
                "name": "FT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 10"
            },
            {
                "name": "FT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 11"
            },
            {
                "name": "FT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 12"
            },
            {
                "name": "FT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 13"
            },
            {
                "name": "FT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 14"
            },
            {
                "name": "FT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 15"
            },
            {
                "name": "FT16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 16"
            },
            {
                "name": "FT18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 18"
            },
            {
                "name": "FT19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 19"
            },
            {
                "name": "FT20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 20"
            },
            {
                "name": "FT21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 21"
            },
            {
                "name": "FT22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of               line 22"
            }
        ]
    },
    "1073808400": {
        "name": "SWIER1",
        "address": 1073808400,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event           register",
        "fields": [
            {
                "name": "SWI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               0"
            },
            {
                "name": "SWI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               1"
            },
            {
                "name": "SWI2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               2"
            },
            {
                "name": "SWI3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               3"
            },
            {
                "name": "SWI4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               4"
            },
            {
                "name": "SWI5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               5"
            },
            {
                "name": "SWI6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               6"
            },
            {
                "name": "SWI7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               7"
            },
            {
                "name": "SWI8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               8"
            },
            {
                "name": "SWI9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               9"
            },
            {
                "name": "SWI10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               10"
            },
            {
                "name": "SWI11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               11"
            },
            {
                "name": "SWI12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               12"
            },
            {
                "name": "SWI13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               13"
            },
            {
                "name": "SWI14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               14"
            },
            {
                "name": "SWI15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               15"
            },
            {
                "name": "SWI16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               16"
            },
            {
                "name": "SWI18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               18"
            },
            {
                "name": "SWI19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               19"
            },
            {
                "name": "SWI20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               20"
            },
            {
                "name": "SWI21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               21"
            },
            {
                "name": "SWI22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Software Interrupt on line               22"
            }
        ]
    },
    "1073808404": {
        "name": "PR1",
        "address": 1073808404,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register",
        "fields": [
            {
                "name": "PIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Pending bit 0"
            },
            {
                "name": "PIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Pending bit 1"
            },
            {
                "name": "PIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Pending bit 2"
            },
            {
                "name": "PIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending bit 3"
            },
            {
                "name": "PIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending bit 4"
            },
            {
                "name": "PIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending bit 5"
            },
            {
                "name": "PIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending bit 6"
            },
            {
                "name": "PIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Pending bit 7"
            },
            {
                "name": "PIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Pending bit 8"
            },
            {
                "name": "PIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Pending bit 9"
            },
            {
                "name": "PIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Pending bit 10"
            },
            {
                "name": "PIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Pending bit 11"
            },
            {
                "name": "PIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Pending bit 12"
            },
            {
                "name": "PIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Pending bit 13"
            },
            {
                "name": "PIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Pending bit 14"
            },
            {
                "name": "PIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Pending bit 15"
            },
            {
                "name": "PIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Pending bit 16"
            },
            {
                "name": "PIF17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Pending bit 17"
            },
            {
                "name": "PIF18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Pending bit 18"
            },
            {
                "name": "PIF19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Pending bit 19"
            },
            {
                "name": "PIF20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Pending bit 20"
            },
            {
                "name": "PIF21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Pending bit 21"
            },
            {
                "name": "PIF22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Pending bit 22"
            },
            {
                "name": "PIF29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Pending bit 29"
            },
            {
                "name": "PIF30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Pending bit 30"
            },
            {
                "name": "PIF31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Pending bit 31"
            }
        ]
    },
    "1073808416": {
        "name": "IMR2",
        "address": 1073808416,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register",
        "fields": [
            {
                "name": "IM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               32"
            },
            {
                "name": "IM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               33"
            },
            {
                "name": "IM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               34"
            },
            {
                "name": "IM35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               35"
            },
            {
                "name": "IM36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               36"
            },
            {
                "name": "IM37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               37"
            },
            {
                "name": "IM38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               38"
            },
            {
                "name": "IM39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               39"
            },
            {
                "name": "IM40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               40"
            },
            {
                "name": "IM41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               41"
            },
            {
                "name": "IM42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               42"
            },
            {
                "name": "IM43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line               43"
            }
        ]
    },
    "1073808420": {
        "name": "EMR2",
        "address": 1073808420,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register",
        "fields": [
            {
                "name": "EM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               32"
            },
            {
                "name": "EM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               33"
            },
            {
                "name": "EM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               34"
            },
            {
                "name": "EM35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               35"
            },
            {
                "name": "EM36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               36"
            },
            {
                "name": "EM37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               37"
            },
            {
                "name": "EM38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               38"
            },
            {
                "name": "EM39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               39"
            },
            {
                "name": "EM40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line               40"
            }
        ]
    },
    "1073808424": {
        "name": "RTSR2",
        "address": 1073808424,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection           register",
        "fields": [
            {
                "name": "RT32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 32"
            },
            {
                "name": "RT33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 32"
            },
            {
                "name": "RT38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 38"
            },
            {
                "name": "RT39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 39"
            },
            {
                "name": "RT40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 40"
            },
            {
                "name": "RT41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit               of line 41"
            }
        ]
    },
    "1073808428": {
        "name": "FTSR2",
        "address": 1073808428,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection           register",
        "fields": [
            {
                "name": "FT35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit               of line 35"
            },
            {
                "name": "FT36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit               of line 36"
            },
            {
                "name": "FT37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit               of line 37"
            },
            {
                "name": "FT38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit               of line 38"
            }
        ]
    },
    "1073808432": {
        "name": "SWIER2",
        "address": 1073808432,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event           register",
        "fields": [
            {
                "name": "SWI35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software interrupt on line               35"
            },
            {
                "name": "SWI36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software interrupt on line               36"
            },
            {
                "name": "SWI37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software interrupt on line               37"
            },
            {
                "name": "SWI38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software interrupt on line               38"
            }
        ]
    },
    "1073808436": {
        "name": "PR2",
        "address": 1073808436,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register",
        "fields": [
            {
                "name": "PIF35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line               35"
            },
            {
                "name": "PIF36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line               36"
            },
            {
                "name": "PIF37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line               37"
            },
            {
                "name": "PIF38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line               38"
            }
        ]
    },
    "1073783808": {
        "name": "FDCAN_CREL",
        "address": 1073783808,
        "size": 32,
        "access": "",
        "desc": "FDCAN core release register",
        "fields": [
            {
                "name": "DAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "18"
            },
            {
                "name": "MON",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "12"
            },
            {
                "name": "YEAR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "4"
            },
            {
                "name": "SUBSTEP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "1"
            },
            {
                "name": "STEP",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "2"
            },
            {
                "name": "REL",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "3"
            }
        ]
    },
    "1073783812": {
        "name": "FDCAN_ENDN",
        "address": 1073783812,
        "size": 32,
        "access": "",
        "desc": "FDCAN endian register",
        "fields": [
            {
                "name": "ETV",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Endianness test value\n"
            }
        ]
    },
    "1073783820": {
        "name": "FDCAN_DBTP",
        "address": 1073783820,
        "size": 32,
        "access": "",
        "desc": "FDCAN data bit timing and prescaler register",
        "fields": [
            {
                "name": "DSJW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Synchronization jump width\n"
            },
            {
                "name": "DTSEG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data time segment after sample point\n"
            },
            {
                "name": "DTSEG1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Data time segment before sample point\n"
            },
            {
                "name": "DBRP",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Data bit rate prescaler\n"
            },
            {
                "name": "TDC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transceiver delay compensation"
            }
        ]
    },
    "1073783824": {
        "name": "FDCAN_TEST",
        "address": 1073783824,
        "size": 32,
        "access": "",
        "desc": "FDCAN test register",
        "fields": [
            {
                "name": "LBCK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Loop back mode"
            },
            {
                "name": "TX",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Control of transmit pin"
            },
            {
                "name": "RX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Receive pin\n"
            }
        ]
    },
    "1073783828": {
        "name": "FDCAN_RWD",
        "address": 1073783828,
        "size": 32,
        "access": "",
        "desc": "FDCAN RAM watchdog register",
        "fields": [
            {
                "name": "WDC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Watchdog configuration\n"
            },
            {
                "name": "WDV",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Watchdog value\n"
            }
        ]
    },
    "1073783832": {
        "name": "FDCAN_CCCR",
        "address": 1073783832,
        "size": 32,
        "access": "",
        "desc": "FDCAN CC control register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Initialization"
            },
            {
                "name": "CCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configuration change enable"
            },
            {
                "name": "ASM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ASM restricted operation mode\n"
            },
            {
                "name": "CSA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clock stop acknowledge"
            },
            {
                "name": "CSR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clock stop request"
            },
            {
                "name": "MON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bus monitoring mode\n"
            },
            {
                "name": "DAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Disable automatic retransmission"
            },
            {
                "name": "TEST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Test mode enable"
            },
            {
                "name": "FDOE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FD operation enable"
            },
            {
                "name": "BRSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN bit rate switching"
            },
            {
                "name": "PXHD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Protocol exception handling disable"
            },
            {
                "name": "EFBI",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Edge filtering during bus integration"
            },
            {
                "name": "TXP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame."
            },
            {
                "name": "NISO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Non ISO operation\n"
            }
        ]
    },
    "1073783836": {
        "name": "FDCAN_NBTP",
        "address": 1073783836,
        "size": 32,
        "access": "",
        "desc": "FDCAN nominal bit timing and prescaler register",
        "fields": [
            {
                "name": "NTSEG2",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Nominal time segment after sample point\n"
            },
            {
                "name": "NTSEG1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Nominal time segment before sample point\n"
            },
            {
                "name": "NBRP",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Bit rate prescaler\n"
            },
            {
                "name": "NSJW",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "Nominal (re)synchronization jump width\n"
            }
        ]
    },
    "1073783840": {
        "name": "FDCAN_TSCC",
        "address": 1073783840,
        "size": 32,
        "access": "",
        "desc": "FDCAN timestamp counter configuration register",
        "fields": [
            {
                "name": "TSS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Timestamp select\n"
            },
            {
                "name": "TCP",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Timestamp counter prescaler"
            }
        ]
    },
    "1073783844": {
        "name": "FDCAN_TSCV",
        "address": 1073783844,
        "size": 32,
        "access": "",
        "desc": "FDCAN timestamp counter value register",
        "fields": [
            {
                "name": "TSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timestamp counter"
            }
        ]
    },
    "1073783848": {
        "name": "FDCAN_TOCC",
        "address": 1073783848,
        "size": 32,
        "access": "",
        "desc": "FDCAN timeout counter configuration register",
        "fields": [
            {
                "name": "ETOC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timeout counter enable\n"
            },
            {
                "name": "TOS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Timeout select\n"
            },
            {
                "name": "TOP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Timeout period\n"
            }
        ]
    },
    "1073783852": {
        "name": "FDCAN_TOCV",
        "address": 1073783852,
        "size": 32,
        "access": "",
        "desc": "FDCAN timeout counter value register",
        "fields": [
            {
                "name": "TOC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout counter"
            }
        ]
    },
    "1073783872": {
        "name": "FDCAN_ECR",
        "address": 1073783872,
        "size": 32,
        "access": "",
        "desc": "FDCAN error counter register",
        "fields": [
            {
                "name": "TEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Transmit error counter\n"
            },
            {
                "name": "REC",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Receive error counter\n"
            },
            {
                "name": "RP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive error passive"
            },
            {
                "name": "CEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "CAN error logging\n"
            }
        ]
    },
    "1073783876": {
        "name": "FDCAN_PSR",
        "address": 1073783876,
        "size": 32,
        "access": "",
        "desc": "FDCAN protocol status register",
        "fields": [
            {
                "name": "LEC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Last error code\n"
            },
            {
                "name": "ACT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Activity\n"
            },
            {
                "name": "EP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error passive"
            },
            {
                "name": "EW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Warning Sstatus"
            },
            {
                "name": "BO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "DLEC",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Data last error code\n"
            },
            {
                "name": "RESI",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ESI flag of last received FDCAN message\n"
            },
            {
                "name": "RBRS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BRS flag of last received FDCAN message\n"
            },
            {
                "name": "REDL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Received FDCAN message\n"
            },
            {
                "name": "PXE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Protocol exception event"
            },
            {
                "name": "TDCV",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation value\n"
            }
        ]
    },
    "1073783880": {
        "name": "FDCAN_TDCR",
        "address": 1073783880,
        "size": 32,
        "access": "",
        "desc": "FDCAN transmitter delay compensation register",
        "fields": [
            {
                "name": "TDCF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation filter window length\n"
            },
            {
                "name": "TDCO",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation offset\n"
            }
        ]
    },
    "1073783888": {
        "name": "FDCAN_IR",
        "address": 1073783888,
        "size": 32,
        "access": "",
        "desc": "FDCAN interrupt register",
        "fields": [
            {
                "name": "RF0N",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 new message"
            },
            {
                "name": "RF0F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full"
            },
            {
                "name": "RF0L",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost"
            },
            {
                "name": "RF1N",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 new message"
            },
            {
                "name": "RF1F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full"
            },
            {
                "name": "RF1L",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost"
            },
            {
                "name": "HPM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "High-priority message"
            },
            {
                "name": "TC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission completed"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission cancellation finished"
            },
            {
                "name": "TFE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx FIFO empty"
            },
            {
                "name": "TEFN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx event FIFO New Entry"
            },
            {
                "name": "TEFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx event FIFO full"
            },
            {
                "name": "TEFL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost"
            },
            {
                "name": "TSW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Timestamp wraparound"
            },
            {
                "name": "MRAF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Message RAM access failure\n"
            },
            {
                "name": "TOO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timeout occurred"
            },
            {
                "name": "ELO",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Error logging overflow"
            },
            {
                "name": "EP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Error passive"
            },
            {
                "name": "EW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Warning status"
            },
            {
                "name": "BO",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "WDI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Watchdog interrupt"
            },
            {
                "name": "PEA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Protocol error in arbitration phase (nominal bit time is used)"
            },
            {
                "name": "PED",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Protocol error in data phase (data bit time is used)"
            },
            {
                "name": "ARA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Access to reserved address"
            }
        ]
    },
    "1073783892": {
        "name": "FDCAN_IE",
        "address": 1073783892,
        "size": 32,
        "access": "",
        "desc": "FDCAN interrupt enable register",
        "fields": [
            {
                "name": "RF0NE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 new message interrupt enable"
            },
            {
                "name": "RF0FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full interrupt enable"
            },
            {
                "name": "RF0LE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost interrupt enable"
            },
            {
                "name": "RF1NE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 new message interrupt enable"
            },
            {
                "name": "RF1FE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full interrupt enable"
            },
            {
                "name": "RF1LE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost interrupt enable"
            },
            {
                "name": "HPME",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "High-priority message interrupt enable"
            },
            {
                "name": "TCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission completed interrupt enable"
            },
            {
                "name": "TCFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission cancellation finished interrupt enable"
            },
            {
                "name": "TFEE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt enable"
            },
            {
                "name": "TEFNE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx event FIFO new entry interrupt enable"
            },
            {
                "name": "TEFFE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx event FIFO full interrupt enable"
            },
            {
                "name": "TEFLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost interrupt enable"
            },
            {
                "name": "TSWE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Timestamp wraparound interrupt enable"
            },
            {
                "name": "MRAFE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Message RAM access failure interrupt enable"
            },
            {
                "name": "TOOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timeout occurred interrupt enable"
            },
            {
                "name": "ELOE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Error logging overflow interrupt enable"
            },
            {
                "name": "EPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Error passive interrupt enable"
            },
            {
                "name": "EWE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Warning status interrupt enable"
            },
            {
                "name": "BOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "WDIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Watchdog interrupt enable"
            },
            {
                "name": "PEAE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Protocol error in arbitration phase enable"
            },
            {
                "name": "PEDE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Protocol error in data phase enable"
            },
            {
                "name": "ARAE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Access to reserved address enable"
            }
        ]
    },
    "1073783896": {
        "name": "FDCAN_ILS",
        "address": 1073783896,
        "size": 32,
        "access": "",
        "desc": "FDCAN interrupt line select register",
        "fields": [
            {
                "name": "RXFIFO0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RX FIFO bit grouping the following interruption\n"
            },
            {
                "name": "RXFIFO1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX FIFO bit grouping the following interruption\n"
            },
            {
                "name": "SMSG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Status message bit grouping the following interruption\n"
            },
            {
                "name": "TFERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tx FIFO ERROR grouping the following interruption\n"
            },
            {
                "name": "MISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt regrouping the following interruption\n"
            },
            {
                "name": "BERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bit and line error grouping the following interruption\n"
            },
            {
                "name": "PERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Protocol error grouping the following interruption\n"
            }
        ]
    },
    "1073783900": {
        "name": "FDCAN_ILE",
        "address": 1073783900,
        "size": 32,
        "access": "",
        "desc": "FDCAN interrupt line enable register",
        "fields": [
            {
                "name": "EINT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable interrupt line 0"
            },
            {
                "name": "EINT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable interrupt line 1"
            }
        ]
    },
    "1073783936": {
        "name": "FDCAN_RXGFC",
        "address": 1073783936,
        "size": 32,
        "access": "",
        "desc": "FDCAN global filter configuration register",
        "fields": [
            {
                "name": "RRFE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reject remote frames extended\n"
            },
            {
                "name": "RRFS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reject remote frames standard\n"
            },
            {
                "name": "ANFE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Accept non-matching frames extended\n"
            },
            {
                "name": "ANFS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Accept Non-matching frames standard\n"
            },
            {
                "name": "F1OM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FIFO 1 operation mode (overwrite or blocking)\n"
            },
            {
                "name": "F0OM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FIFO 0 operation mode (overwrite or blocking)\n"
            },
            {
                "name": "LSS",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "List size standard\n"
            },
            {
                "name": "LSE",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "List size extended\n"
            }
        ]
    },
    "1073783940": {
        "name": "FDCAN_XIDAM",
        "address": 1073783940,
        "size": 32,
        "access": "",
        "desc": "FDCAN extended ID and mask register",
        "fields": [
            {
                "name": "EIDM",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "Extended ID mask\n"
            }
        ]
    },
    "1073783944": {
        "name": "FDCAN_HPMS",
        "address": 1073783944,
        "size": 32,
        "access": "",
        "desc": "FDCAN high-priority message status register",
        "fields": [
            {
                "name": "BIDX",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Buffer index\n"
            },
            {
                "name": "MSI",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Message storage indicator"
            },
            {
                "name": "FIDX",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Filter index\n"
            },
            {
                "name": "FLST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter list\n"
            }
        ]
    },
    "1073783952": {
        "name": "FDCAN_RXF0S",
        "address": 1073783952,
        "size": 32,
        "access": "",
        "desc": "FDCAN Rx FIFO 0 status register",
        "fields": [
            {
                "name": "F0FL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Rx FIFO 0 fill level\n"
            },
            {
                "name": "F0GI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Rx FIFO 0 get index\n"
            },
            {
                "name": "F0PI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Rx FIFO 0 put index\n"
            },
            {
                "name": "F0F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full"
            },
            {
                "name": "RF0L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost\n"
            }
        ]
    },
    "1073783956": {
        "name": "FDCAN_RXF0A",
        "address": 1073783956,
        "size": 32,
        "access": "",
        "desc": "CAN Rx FIFO 0 acknowledge register",
        "fields": [
            {
                "name": "F0AI",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx FIFO 0 acknowledge index\n"
            }
        ]
    },
    "1073783960": {
        "name": "FDCAN_RXF1S",
        "address": 1073783960,
        "size": 32,
        "access": "",
        "desc": "FDCAN Rx FIFO 1 status register",
        "fields": [
            {
                "name": "F1FL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Rx FIFO 1 fill level\n"
            },
            {
                "name": "F1GI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Rx FIFO 1 get index\n"
            },
            {
                "name": "F1PI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Rx FIFO 1 put index\n"
            },
            {
                "name": "F1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full"
            },
            {
                "name": "RF1L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost\n"
            }
        ]
    },
    "1073783964": {
        "name": "FDCAN_RXF1A",
        "address": 1073783964,
        "size": 32,
        "access": "",
        "desc": "FDCAN Rx FIFO 1 acknowledge register",
        "fields": [
            {
                "name": "F1AI",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx FIFO 1 acknowledge index\n"
            }
        ]
    },
    "1073784000": {
        "name": "FDCAN_TXBC",
        "address": 1073784000,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer configuration register",
        "fields": [
            {
                "name": "TFQM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Tx FIFO/queue mode\n"
            }
        ]
    },
    "1073784004": {
        "name": "FDCAN_TXFQS",
        "address": 1073784004,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx FIFO/queue status register",
        "fields": [
            {
                "name": "TFFL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Tx FIFO free level\n"
            },
            {
                "name": "TFGI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Tx FIFO get index\n"
            },
            {
                "name": "TFQPI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Tx FIFO/queue put index\n"
            },
            {
                "name": "TFQF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Tx FIFO/queue full"
            }
        ]
    },
    "1073784008": {
        "name": "FDCAN_TXBRP",
        "address": 1073784008,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer request pending register",
        "fields": [
            {
                "name": "TRP",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission request pending\n"
            }
        ]
    },
    "1073784012": {
        "name": "FDCAN_TXBAR",
        "address": 1073784012,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer add request register",
        "fields": [
            {
                "name": "AR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Add request\n"
            }
        ]
    },
    "1073784016": {
        "name": "FDCAN_TXBCR",
        "address": 1073784016,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer cancellation request register",
        "fields": [
            {
                "name": "CR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation request\n"
            }
        ]
    },
    "1073784020": {
        "name": "FDCAN_TXBTO",
        "address": 1073784020,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer transmission occurred register",
        "fields": [
            {
                "name": "TO",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission occurred.\n"
            }
        ]
    },
    "1073784024": {
        "name": "FDCAN_TXBCF",
        "address": 1073784024,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer cancellation finished register",
        "fields": [
            {
                "name": "CF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation finished\n"
            }
        ]
    },
    "1073784028": {
        "name": "FDCAN_TXBTIE",
        "address": 1073784028,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer transmission interrupt enable register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission interrupt enable\n"
            }
        ]
    },
    "1073784032": {
        "name": "FDCAN_TXBCIE",
        "address": 1073784032,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx buffer cancellation finished interrupt enable register",
        "fields": [
            {
                "name": "CFIE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation finished interrupt enable.\n"
            }
        ]
    },
    "1073784036": {
        "name": "FDCAN_TXEFS",
        "address": 1073784036,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx event FIFO status register",
        "fields": [
            {
                "name": "EFFL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Event FIFO fill level\n"
            },
            {
                "name": "EFGI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Event FIFO get index\n"
            },
            {
                "name": "EFPI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Event FIFO put index\n"
            },
            {
                "name": "EFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Event FIFO full"
            },
            {
                "name": "TEFL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost\n"
            }
        ]
    },
    "1073784040": {
        "name": "FDCAN_TXEFA",
        "address": 1073784040,
        "size": 32,
        "access": "",
        "desc": "FDCAN Tx event FIFO acknowledge register",
        "fields": [
            {
                "name": "EFAI",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Event FIFO acknowledge index\n"
            }
        ]
    },
    "1073784064": {
        "name": "FDCAN_CKDIV",
        "address": 1073784064,
        "size": 32,
        "access": "",
        "desc": "FDCAN CFG clock divider register",
        "fields": [
            {
                "name": "PDIV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "input clock divider\n"
            }
        ]
    },
    "1073881088": {
        "name": "FLASH_ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "Flash access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Latency\n"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Instruction cache enable"
            },
            {
                "name": "DCEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Instruction cache reset\n"
            },
            {
                "name": "DCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data cache reset\n"
            },
            {
                "name": "RUN_PD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Flash Power-down mode during Run or Low-power run mode\n"
            },
            {
                "name": "SLEEP_PD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Flash Power-down mode during Sleep or Low-power sleep mode\n"
            },
            {
                "name": "DBG_SWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Debug software enable\n"
            }
        ]
    },
    "1073881092": {
        "name": "FLASH_PDKEYR",
        "address": 1073881092,
        "size": 32,
        "access": "write-only",
        "desc": "Flash Power-down key register",
        "fields": [
            {
                "name": "PDKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Power-down in Run mode Flash key\n"
            }
        ]
    },
    "1073881096": {
        "name": "FLASH_KEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Flash key\n"
            }
        ]
    },
    "1073881100": {
        "name": "FLASH_OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "Flash option key register",
        "fields": [
            {
                "name": "OPTKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key\n"
            }
        ]
    },
    "1073881104": {
        "name": "FLASH_SR",
        "address": 1073881104,
        "size": 32,
        "access": "read-write",
        "desc": "Flash status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation\n"
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error\n"
            },
            {
                "name": "PROGERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Programming error\n"
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protection error\n"
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment error\n"
            },
            {
                "name": "SIZERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Size error\n"
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error\n"
            },
            {
                "name": "MISSERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Fast programming data miss error\n"
            },
            {
                "name": "FASTERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Fast programming error\n"
            },
            {
                "name": "RDERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PCROP read error\n"
            },
            {
                "name": "OPTVERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Option validity error\n"
            },
            {
                "name": "BSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy\n"
            }
        ]
    },
    "1073881108": {
        "name": "FLASH_CR",
        "address": 1073881108,
        "size": 32,
        "access": "read-write",
        "desc": "Flash control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page erase"
            },
            {
                "name": "MER1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass erase\n"
            },
            {
                "name": "PNB",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "Page number selection\n"
            },
            {
                "name": "START",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start\n"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Options modification start\n"
            },
            {
                "name": "FSTPG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast programming"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End of operation interrupt enable\n"
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable\n"
            },
            {
                "name": "RDERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PCROP read error interrupt enable\n"
            },
            {
                "name": "OBL_LAUNCH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Force the option byte loading\n"
            },
            {
                "name": "SEC_PROT1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Securable memory area protection bit.\n"
            },
            {
                "name": "OPTLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Options Lock\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FLASH_CR Lock\n"
            }
        ]
    },
    "1073881112": {
        "name": "FLASH_ECCR",
        "address": 1073881112,
        "size": 32,
        "access": "read-write",
        "desc": "Flash ECC register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "ECC fail address\n"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "System Flash ECC fail\n"
            },
            {
                "name": "ECCCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt enable\n"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction\n"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection\n"
            }
        ]
    },
    "1073881120": {
        "name": "FLASH_OPTR",
        "address": 1073881120,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "RDP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Read protection level\n"
            },
            {
                "name": "BOR_LEV",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "BOR reset Level\n"
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "nRST_SHDW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "IWDG_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Independent watchdog selection"
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "IWGD_STDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Window watchdog selection"
            },
            {
                "name": "PB4_PUPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB4 pull-up enable\n"
            },
            {
                "name": "nBOOT1",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot configuration\n"
            },
            {
                "name": "SRAM_PE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SRAM1 and CCM SRAM parity check enable"
            },
            {
                "name": "CCMSRAM_RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "nSWBOOT0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Software BOOT0"
            },
            {
                "name": "nBOOT0",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "nBOOT0 option bit"
            },
            {
                "name": "NRST_MODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "None"
            },
            {
                "name": "IRHEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Internal reset holder enable bit"
            }
        ]
    },
    "1073881124": {
        "name": "FLASH_PCROP1SR",
        "address": 1073881124,
        "size": 32,
        "access": "read-write",
        "desc": "Flash PCROP1 Start address register",
        "fields": [
            {
                "name": "PCROP1_STRT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PCROP area start offset\n"
            }
        ]
    },
    "1073881128": {
        "name": "FLASH_PCROP1ER",
        "address": 1073881128,
        "size": 32,
        "access": "read-write",
        "desc": "Flash PCROP1 End address register",
        "fields": [
            {
                "name": "PCROP1_END",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PCROP area end offset\n"
            },
            {
                "name": "PCROP_RDP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP area preserved when RDP level decreased\n"
            }
        ]
    },
    "1073881132": {
        "name": "FLASH_WRP1AR",
        "address": 1073881132,
        "size": 32,
        "access": "read-write",
        "desc": "Flash WRP area A address register",
        "fields": [
            {
                "name": "WRP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "WRP first area A start offset\n"
            },
            {
                "name": "WRP1A_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "WRP first area A end offset\n"
            }
        ]
    },
    "1073881136": {
        "name": "FLASH_WRP1BR",
        "address": 1073881136,
        "size": 32,
        "access": "read-write",
        "desc": "Flash WRP area B address register",
        "fields": [
            {
                "name": "WRP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "WRP second area B start offset\n"
            },
            {
                "name": "WRP1B_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "WRP second area B end offset\n"
            }
        ]
    },
    "1073881200": {
        "name": "FLASH_SEC1R",
        "address": 1073881200,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Securable area register",
        "fields": [
            {
                "name": "SEC_SIZE1",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "sets the number of pages used in the Securable area.\n"
            },
            {
                "name": "BOOT_LOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "used to force boot from user Flash area"
            }
        ]
    },
    "1073878016": {
        "name": "X1BUFCFG",
        "address": 1073878016,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC X1 Buffer Configuration           register",
        "fields": [
            {
                "name": "X1_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "X1_BASE"
            },
            {
                "name": "X1_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "X1_BUF_SIZE"
            },
            {
                "name": "FULL_WM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "FULL_WM"
            }
        ]
    },
    "1073878020": {
        "name": "X2BUFCFG",
        "address": 1073878020,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC X2 Buffer Configuration           register",
        "fields": [
            {
                "name": "X2_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "X1_BASE"
            },
            {
                "name": "X2_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "X1_BUF_SIZE"
            }
        ]
    },
    "1073878024": {
        "name": "YBUFCFG",
        "address": 1073878024,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC Y Buffer Configuration           register",
        "fields": [
            {
                "name": "Y_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "X1_BASE"
            },
            {
                "name": "Y_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "X1_BUF_SIZE"
            },
            {
                "name": "EMPTY_WM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "EMPTY_WM"
            }
        ]
    },
    "1073878028": {
        "name": "PARAM",
        "address": 1073878028,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC Parameter register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "START"
            },
            {
                "name": "FUNC",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "FUNC"
            },
            {
                "name": "R",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "R"
            },
            {
                "name": "Q",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Q"
            },
            {
                "name": "P",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "P"
            }
        ]
    },
    "1073878032": {
        "name": "CR",
        "address": 1073878032,
        "size": 32,
        "access": "read-write",
        "desc": "FMAC Control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RESET"
            },
            {
                "name": "CLIPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CLIPEN"
            },
            {
                "name": "DMAWEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DMAWEN"
            },
            {
                "name": "DMAREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DMAREN"
            },
            {
                "name": "SATIEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SATIEN"
            },
            {
                "name": "UNFLIEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "UNFLIEN"
            },
            {
                "name": "OVFLIEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OVFLIEN"
            },
            {
                "name": "WIEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WIEN"
            },
            {
                "name": "RIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RIEN"
            }
        ]
    },
    "1073878036": {
        "name": "SR",
        "address": 1073878036,
        "size": 32,
        "access": "read-only",
        "desc": "FMAC Status register",
        "fields": [
            {
                "name": "YEMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "YEMPTY"
            },
            {
                "name": "X1FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "X1FULL"
            },
            {
                "name": "OVFL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OVFL"
            },
            {
                "name": "UNFL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "UNFL"
            },
            {
                "name": "SAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SAT"
            }
        ]
    },
    "1073878040": {
        "name": "WDATA",
        "address": 1073878040,
        "size": 32,
        "access": "write-only",
        "desc": "FMAC Write Data register",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073878044": {
        "name": "RDATA",
        "address": 1073878044,
        "size": 32,
        "access": "read-only",
        "desc": "FMAC Read Data register",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RDATA"
            }
        ]
    },
    "1207959552": {
        "name": "MODER",
        "address": 1207959552,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207959556": {
        "name": "OTYPER",
        "address": 1207959556,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207959560": {
        "name": "OSPEEDR",
        "address": 1207959560,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed           register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207959564": {
        "name": "PUPDR",
        "address": 1207959564,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down           register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207959568": {
        "name": "IDR",
        "address": 1207959568,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            }
        ]
    },
    "1207959572": {
        "name": "ODR",
        "address": 1207959572,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            }
        ]
    },
    "1207959576": {
        "name": "BSRR",
        "address": 1207959576,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset           register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            }
        ]
    },
    "1207959580": {
        "name": "LCKR",
        "address": 1207959580,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock           register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            }
        ]
    },
    "1207959584": {
        "name": "AFRL",
        "address": 1207959584,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low           register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            }
        ]
    },
    "1207959588": {
        "name": "AFRH",
        "address": 1207959588,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high           register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            }
        ]
    },
    "1207959592": {
        "name": "BRR",
        "address": 1207959592,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1207960576": {
        "name": "MODER",
        "address": 1207960576,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207960580": {
        "name": "OTYPER",
        "address": 1207960580,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207960584": {
        "name": "OSPEEDR",
        "address": 1207960584,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed           register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207960588": {
        "name": "PUPDR",
        "address": 1207960588,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down           register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207960592": {
        "name": "IDR",
        "address": 1207960592,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            }
        ]
    },
    "1207960596": {
        "name": "ODR",
        "address": 1207960596,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            }
        ]
    },
    "1207960600": {
        "name": "BSRR",
        "address": 1207960600,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset           register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            }
        ]
    },
    "1207960604": {
        "name": "LCKR",
        "address": 1207960604,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock           register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            }
        ]
    },
    "1207960608": {
        "name": "AFRL",
        "address": 1207960608,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low           register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            }
        ]
    },
    "1207960612": {
        "name": "AFRH",
        "address": 1207960612,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high           register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            }
        ]
    },
    "1207960616": {
        "name": "BRR",
        "address": 1207960616,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1207961600": {
        "name": "MODER",
        "address": 1207961600,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207961604": {
        "name": "OTYPER",
        "address": 1207961604,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207961608": {
        "name": "OSPEEDR",
        "address": 1207961608,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed           register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207961612": {
        "name": "PUPDR",
        "address": 1207961612,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down           register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =               0..15)"
            }
        ]
    },
    "1207961616": {
        "name": "IDR",
        "address": 1207961616,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =               0..15)"
            }
        ]
    },
    "1207961620": {
        "name": "ODR",
        "address": 1207961620,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =               0..15)"
            }
        ]
    },
    "1207961624": {
        "name": "BSRR",
        "address": 1207961624,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset           register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =               0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=               0..15)"
            }
        ]
    },
    "1207961628": {
        "name": "LCKR",
        "address": 1207961628,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock           register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=               0..15)"
            }
        ]
    },
    "1207961632": {
        "name": "AFRL",
        "address": 1207961632,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low           register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 0..7)"
            }
        ]
    },
    "1207961636": {
        "name": "AFRH",
        "address": 1207961636,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high           register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x               bit y (y = 8..15)"
            }
        ]
    },
    "1207961640": {
        "name": "BRR",
        "address": 1207961640,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave               only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt               enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt               enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt               enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests               enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests               enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from STOP enable"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address               enable"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBUS alert enable"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable"
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master               mode)"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave               mode)"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master               mode)"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read               direction (master receiver mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master               mode)"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master               mode)"
            },
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address bit (master               mode)"
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master               mode)"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master               mode)"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1073763348": {
        "name": "TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout               detection"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout               enable"
            }
        ]
    },
    "1073763352": {
        "name": "ISR",
        "address": 1073763352,
        "size": 32,
        "access": "",
        "desc": "Interrupt and Status register",
        "fields": [
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave               mode)"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave               mode)"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t_low detection               flag"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave               mode)"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master               mode)"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received               flag"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave               mode)"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty               (receivers)"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status               (transmitters)"
            },
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty               (transmitters)"
            }
        ]
    },
    "1073763356": {
        "name": "ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag               clear"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag               clear"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag               clear"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear"
            },
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address Matched flag clear"
            }
        ]
    },
    "1073763360": {
        "name": "PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking               register"
            }
        ]
    },
    "1073763364": {
        "name": "RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data"
            }
        ]
    },
    "1073763368": {
        "name": "TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data"
            }
        ]
    },
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read               0x0000)"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload               value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value               update"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value               update"
            },
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value               update"
            }
        ]
    },
    "1073754128": {
        "name": "WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "Window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window               value"
            }
        ]
    },
    "1073773568": {
        "name": "ISR",
        "address": 1073773568,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to               down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to               up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update               OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge               event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073773572": {
        "name": "ICR",
        "address": 1073773572,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear               Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear               Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear               Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear               Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear               Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear               Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073773576": {
        "name": "IER",
        "address": 1073773576,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt               Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt               Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt               Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt               Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt               Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt               Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt               Enable"
            }
        ]
    },
    "1073773580": {
        "name": "CFGR",
        "address": 1073773580,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and               polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for               trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external               clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073773584": {
        "name": "CR",
        "address": 1073773584,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RSTARE"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "COUNTRST"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous               mode"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            }
        ]
    },
    "1073773588": {
        "name": "CMP",
        "address": 1073773588,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073773592": {
        "name": "ARR",
        "address": 1073773592,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073773596": {
        "name": "CNT",
        "address": 1073773596,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073773600": {
        "name": "OR",
        "address": 1073773600,
        "size": 32,
        "access": "read-write",
        "desc": "option register",
        "fields": [
            {
                "name": "IN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IN1"
            },
            {
                "name": "IN2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IN2"
            },
            {
                "name": "IN1_2_1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "IN1_2_1"
            },
            {
                "name": "IN2_2_1",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "IN2_2_1"
            }
        ]
    },
    "1073774592": {
        "name": "CR1",
        "address": 1073774592,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "DEAT4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Driver Enable assertion               time"
            },
            {
                "name": "DEAT3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DEAT3"
            },
            {
                "name": "DEAT2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DEAT2"
            },
            {
                "name": "DEAT1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DEAT1"
            },
            {
                "name": "DEAT0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Driver Enable de-assertion               time"
            },
            {
                "name": "DEDT3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DEDT3"
            },
            {
                "name": "DEDT2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DEDT2"
            },
            {
                "name": "DEDT1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DEDT1"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DEDT0"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt               enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt               enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073774596": {
        "name": "CR2",
        "address": 1073774596,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level               inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level               inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address               Detection"
            }
        ]
    },
    "1073774600": {
        "name": "CR3",
        "address": 1073774600,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt               enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag               selection"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity               selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception               Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073774604": {
        "name": "BRR",
        "address": 1073774604,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR"
            }
        ]
    },
    "1073774616": {
        "name": "RQR",
        "address": 1073774616,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXFRQ"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            }
        ]
    },
    "1073774620": {
        "name": "ISR",
        "address": 1073774620,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status           register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073774624": {
        "name": "ICR",
        "address": 1073774624,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear               flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear               flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear               flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073774628": {
        "name": "RDR",
        "address": 1073774628,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073774632": {
        "name": "TDR",
        "address": 1073774632,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073774636": {
        "name": "PRESC",
        "address": 1073774636,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER"
            }
        ]
    },
    "1073808128": {
        "name": "OPAMP1_CSR",
        "address": 1073808128,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808132": {
        "name": "OPAMP2_CSR",
        "address": 1073808132,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808136": {
        "name": "OPAMP3_CSR",
        "address": 1073808136,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP3 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808140": {
        "name": "OPAMP4_CSR",
        "address": 1073808140,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP4 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808144": {
        "name": "OPAMP5_CSR",
        "address": 1073808144,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP5 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808148": {
        "name": "OPAMP6_CSR",
        "address": 1073808148,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP6 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier               Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FORCE_VP"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "VP_SEL"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USERTRIM"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "VM_SEL"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OPAHSM"
            },
            {
                "name": "OPAINTOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OPAINTOEN"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CALON"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "CALSEL"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "PGA_GAIN"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "TRIMOFFSETP"
            },
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "TRIMOFFSETN"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CALOUT"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808152": {
        "name": "OPAMP1_TCMR",
        "address": 1073808152,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808156": {
        "name": "OPAMP2_TCMR",
        "address": 1073808156,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808160": {
        "name": "OPAMP3_TCMR",
        "address": 1073808160,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP3 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808164": {
        "name": "OPAMP4_TCMR",
        "address": 1073808164,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP4 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808168": {
        "name": "OPAMP5_TCMR",
        "address": 1073808168,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP5 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073808172": {
        "name": "OPAMP6_TCMR",
        "address": 1073808172,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP6 control/status register",
        "fields": [
            {
                "name": "VMS_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VMS_SEL"
            },
            {
                "name": "VPS_SEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "VPS_SEL"
            },
            {
                "name": "T1CM_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "T1CM_EN"
            },
            {
                "name": "T8CM_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "T8CM_EN"
            },
            {
                "name": "T20CM_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "T20CM_EN"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK"
            }
        ]
    },
    "1073770496": {
        "name": "PWR_CR1",
        "address": 1073770496,
        "size": 32,
        "access": "",
        "desc": "Power control register 1",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Low-power mode selection\n"
            },
            {
                "name": "FPD_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FPD_STOP"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write protection\n"
            },
            {
                "name": "VOS",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Voltage scaling range selection"
            },
            {
                "name": "LPR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Low-power run\n"
            }
        ]
    },
    "1073770500": {
        "name": "PWR_CR2",
        "address": 1073770500,
        "size": 32,
        "access": "",
        "desc": "Power control register 2",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programmable voltage detector enable\n"
            },
            {
                "name": "PVDLS",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Programmable voltage detector level selection.\n"
            },
            {
                "name": "PVMEN1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 3 enable: V<sub>DDA</sub> vs. ADC/COMP min voltage 1.62V"
            },
            {
                "name": "PVMEN2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 4 enable: V<sub>DDA</sub> vs. DAC 1MSPS /DAC 15MSPS min voltage."
            }
        ]
    },
    "1073770504": {
        "name": "PWR_CR3",
        "address": 1073770504,
        "size": 32,
        "access": "",
        "desc": "Power control register 3",
        "fields": [
            {
                "name": "EWUP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP1\n"
            },
            {
                "name": "EWUP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP2\n"
            },
            {
                "name": "EWUP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP3\n"
            },
            {
                "name": "EWUP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP4\n"
            },
            {
                "name": "EWUP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP5\n"
            },
            {
                "name": "RRS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM2 retention in Standby mode"
            },
            {
                "name": "APC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply pull-up and pull-down configuration\n"
            },
            {
                "name": "UCPD1_STDBY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UCPD1_STDBY USB Type-C and Power Delivery standby mode."
            },
            {
                "name": "UCPD1_DBDIS",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USB Type-C and Power Delivery Dead Battery disable.\n"
            },
            {
                "name": "EIWUL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable internal wakeup line"
            }
        ]
    },
    "1073770508": {
        "name": "PWR_CR4",
        "address": 1073770508,
        "size": 32,
        "access": "",
        "desc": "Power control register 4",
        "fields": [
            {
                "name": "WP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP1 polarity\n"
            },
            {
                "name": "WP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP2 polarity\n"
            },
            {
                "name": "WP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP3 polarity\n"
            },
            {
                "name": "WP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP4 polarity\n"
            },
            {
                "name": "WP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP5 polarity\n"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "V<sub>BAT</sub> battery charging enable"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "V<sub>BAT</sub> battery charging resistor selection"
            }
        ]
    },
    "1073770512": {
        "name": "PWR_SR1",
        "address": 1073770512,
        "size": 32,
        "access": "",
        "desc": "Power status register 1",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag 1\n"
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup flag 2\n"
            },
            {
                "name": "WUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup flag 3\n"
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup flag 4\n"
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup flag 5\n"
            },
            {
                "name": "SBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Standby flag\n"
            },
            {
                "name": "WUFI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup flag internal\n"
            }
        ]
    },
    "1073770516": {
        "name": "PWR_SR2",
        "address": 1073770516,
        "size": 32,
        "access": "",
        "desc": "Power status register 2",
        "fields": [
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Low-power regulator started\n"
            },
            {
                "name": "REGLPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Low-power regulator flag\n"
            },
            {
                "name": "VOSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Voltage scaling flag\n"
            },
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Programmable voltage detector output"
            },
            {
                "name": "PVMO1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.62 V\n"
            },
            {
                "name": "PVMO2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.8 V\n"
            }
        ]
    },
    "1073770520": {
        "name": "PWR_SCR",
        "address": 1073770520,
        "size": 32,
        "access": "",
        "desc": "Power status clear register",
        "fields": [
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 1\n"
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 2\n"
            },
            {
                "name": "CWUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 3\n"
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 4\n"
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 5\n"
            },
            {
                "name": "CSBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear standby flag\n"
            }
        ]
    },
    "1073770528": {
        "name": "PWR_PUCRA",
        "address": 1073770528,
        "size": 32,
        "access": "",
        "desc": "Power Port A pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0..13)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-up bit 15\n"
            }
        ]
    },
    "1073770532": {
        "name": "PWR_PDCRA",
        "address": 1073770532,
        "size": 32,
        "access": "",
        "desc": "Power Port A pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-down bit 14\n"
            }
        ]
    },
    "1073770536": {
        "name": "PWR_PUCRB",
        "address": 1073770536,
        "size": 32,
        "access": "",
        "desc": "Power Port B pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\n"
            }
        ]
    },
    "1073770540": {
        "name": "PWR_PDCRB",
        "address": 1073770540,
        "size": 32,
        "access": "",
        "desc": "Power Port B pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\n"
            }
        ]
    },
    "1073770544": {
        "name": "PWR_PUCRC",
        "address": 1073770544,
        "size": 32,
        "access": "",
        "desc": "Power Port C pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\n"
            }
        ]
    },
    "1073770548": {
        "name": "PWR_PDCRC",
        "address": 1073770548,
        "size": 32,
        "access": "",
        "desc": "Power Port C pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\n"
            }
        ]
    },
    "1073770552": {
        "name": "PWR_PUCRD",
        "address": 1073770552,
        "size": 32,
        "access": "",
        "desc": "Power Port D pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\n"
            }
        ]
    },
    "1073770556": {
        "name": "PWR_PDCRD",
        "address": 1073770556,
        "size": 32,
        "access": "",
        "desc": "Power Port D pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\n"
            }
        ]
    },
    "1073770560": {
        "name": "PWR_PUCRE",
        "address": 1073770560,
        "size": 32,
        "access": "",
        "desc": "Power Port E pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y (y=0..15)\n"
            }
        ]
    },
    "1073770564": {
        "name": "PWR_PDCRE",
        "address": 1073770564,
        "size": 32,
        "access": "",
        "desc": "Power Port E pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\n"
            }
        ]
    },
    "1073770568": {
        "name": "PWR_PUCRF",
        "address": 1073770568,
        "size": 32,
        "access": "",
        "desc": "Power Port F pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\n"
            }
        ]
    },
    "1073770572": {
        "name": "PWR_PDCRF",
        "address": 1073770572,
        "size": 32,
        "access": "",
        "desc": "Power Port F pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\n"
            }
        ]
    },
    "1073770576": {
        "name": "PWR_PUCRG",
        "address": 1073770576,
        "size": 32,
        "access": "",
        "desc": "Power Port G pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..10)\n"
            }
        ]
    },
    "1073770580": {
        "name": "PWR_PDCRG",
        "address": 1073770580,
        "size": 32,
        "access": "",
        "desc": "Power Port G pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..10)\n"
            }
        ]
    },
    "1073770624": {
        "name": "PWR_CR5",
        "address": 1073770624,
        "size": 32,
        "access": "",
        "desc": "Power control register",
        "fields": [
            {
                "name": "R1MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Main regular range 1 mode\n"
            }
        ]
    },
    "1073876992": {
        "name": "RCC_CR",
        "address": 1073876992,
        "size": 32,
        "access": "",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSI16 clock enable\n"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HSI16 always enable for peripheral kernels.\n"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI16 clock ready flag\n"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable\n"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag\n"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE crystal oscillator bypass\n"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system enable\n"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Main PLL enable\n"
            },
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Main PLL clock ready flag\n"
            }
        ]
    },
    "1073876996": {
        "name": "RCC_ICSCR",
        "address": 1073876996,
        "size": 32,
        "access": "",
        "desc": "Internal clock sources calibration register",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HSI16 clock calibration\n"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "HSI16 clock trimming\n"
            }
        ]
    },
    "1073877000": {
        "name": "RCC_CFGR",
        "address": 1073877000,
        "size": 32,
        "access": "",
        "desc": "Clock configuration register",
        "fields": [
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "System clock switch\n"
            },
            {
                "name": "SWS",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "System clock switch status\n"
            },
            {
                "name": "HPRE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AHB prescaler\n"
            },
            {
                "name": "PPRE1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "APB1 prescaler\n"
            },
            {
                "name": "PPRE2",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "APB2 prescaler\n"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Microcontroller clock output\n"
            },
            {
                "name": "MCOPRE",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Microcontroller clock output prescaler\n"
            }
        ]
    },
    "1073877004": {
        "name": "RCC_PLLCFGR",
        "address": 1073877004,
        "size": 32,
        "access": "",
        "desc": "PLL configuration register",
        "fields": [
            {
                "name": "PLLSRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Main PLL entry clock source\n"
            },
            {
                "name": "PLLM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Division factor for the main PLL input clock\n"
            },
            {
                "name": "PLLN",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Main PLL multiplication factor for VCO\n"
            },
            {
                "name": "PLLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Main PLL PLL P clock output enable\n"
            },
            {
                "name": "PLLP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Main PLL division factor for PLL P clock.\n"
            },
            {
                "name": "PLLQEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Main PLL Q clock output enable\n"
            },
            {
                "name": "PLLQ",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Main PLL division factor for PLL Q clock.\n"
            },
            {
                "name": "PLLREN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL R clock output enable\n"
            },
            {
                "name": "PLLR",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Main PLL division factor for PLL R clock (system clock)\n"
            },
            {
                "name": "PLLPDIV",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Main PLLP division factor\n"
            }
        ]
    },
    "1073877016": {
        "name": "RCC_CIER",
        "address": 1073877016,
        "size": 32,
        "access": "",
        "desc": "Clock interrupt enable register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable\n"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable\n"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI16 ready interrupt enable\n"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable\n"
            },
            {
                "name": "PLLRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt enable\n"
            },
            {
                "name": "LSECSSIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system interrupt enable\n"
            },
            {
                "name": "HSI48RDYIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt enable\n"
            }
        ]
    },
    "1073877020": {
        "name": "RCC_CIFR",
        "address": 1073877020,
        "size": 32,
        "access": "",
        "desc": "Clock interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag\n"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag\n"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI16 ready interrupt flag\n"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag\n"
            },
            {
                "name": "PLLRDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt flag\n"
            },
            {
                "name": "CSSF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt flag\n"
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt flag\n"
            },
            {
                "name": "HSI48RDYF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt flag\n"
            }
        ]
    },
    "1073877024": {
        "name": "RCC_CICR",
        "address": 1073877024,
        "size": 32,
        "access": "",
        "desc": "Clock interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear\n"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear\n"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI16 ready interrupt clear\n"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear\n"
            },
            {
                "name": "PLLRDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt clear\n"
            },
            {
                "name": "CSSC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt clear\n"
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt clear\n"
            },
            {
                "name": "HSI48RDYC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 oscillator ready interrupt clear\n"
            }
        ]
    },
    "1073877032": {
        "name": "RCC_AHB1RSTR",
        "address": 1073877032,
        "size": 32,
        "access": "",
        "desc": "AHB1 peripheral reset register",
        "fields": [
            {
                "name": "DMA1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 reset\n"
            },
            {
                "name": "DMA2RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 reset\n"
            },
            {
                "name": "DMAMUX1RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set and cleared by software."
            },
            {
                "name": "CORDICRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set and cleared by software"
            },
            {
                "name": "FMACRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set and cleared by software"
            },
            {
                "name": "FLASHRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface reset\n"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset\n"
            }
        ]
    },
    "1073877036": {
        "name": "RCC_AHB2RSTR",
        "address": 1073877036,
        "size": 32,
        "access": "",
        "desc": "AHB2 peripheral reset register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A reset\n"
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B reset\n"
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C reset\n"
            },
            {
                "name": "GPIODRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D reset\n"
            },
            {
                "name": "GPIOERST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E reset\n"
            },
            {
                "name": "GPIOFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F reset\n"
            },
            {
                "name": "GPIOGRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G reset\n"
            },
            {
                "name": "ADC12RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC12 reset\n"
            },
            {
                "name": "ADC345RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ADC345 reset\n"
            },
            {
                "name": "DAC1RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC1 reset\n"
            },
            {
                "name": "DAC2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC2 reset\n"
            },
            {
                "name": "DAC3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC3 reset\n"
            },
            {
                "name": "DAC4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DAC4 reset\n"
            },
            {
                "name": "AESRST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "AESRST reset\n"
            },
            {
                "name": "RNGRST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RNG reset\n"
            }
        ]
    },
    "1073877040": {
        "name": "RCC_AHB3RSTR",
        "address": 1073877040,
        "size": 32,
        "access": "",
        "desc": "AHB3 peripheral reset register",
        "fields": [
            {
                "name": "FMCRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible static memory controller reset\n"
            },
            {
                "name": "QSPIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "QUADSPI reset\n"
            }
        ]
    },
    "1073877048": {
        "name": "RCC_APB1RSTR1",
        "address": 1073877048,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral reset register 1",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer reset\n"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer reset\n"
            },
            {
                "name": "TIM4RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM3 timer reset\n"
            },
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer reset\n"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer reset\n"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer reset\n"
            },
            {
                "name": "CRSRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CRS reset\n"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset\n"
            },
            {
                "name": "SPI3RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 reset\n"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 reset\n"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 reset\n"
            },
            {
                "name": "UART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 reset\n"
            },
            {
                "name": "UART5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 reset\n"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset\n"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset\n"
            },
            {
                "name": "USBRST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "USB device reset\n"
            },
            {
                "name": "FDCANRST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "FDCAN reset\n"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset\n"
            },
            {
                "name": "I2C3RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "I2C3 reset\n"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 reset\n"
            }
        ]
    },
    "1073877052": {
        "name": "RCC_APB1RSTR2",
        "address": 1073877052,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral reset register 2",
        "fields": [
            {
                "name": "LPUART1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low-power UART 1 reset\n"
            },
            {
                "name": "I2C4RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 reset\n"
            },
            {
                "name": "UCPD1RST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UCPD1 reset\n"
            }
        ]
    },
    "1073877056": {
        "name": "RCC_APB2RSTR",
        "address": 1073877056,
        "size": 32,
        "access": "",
        "desc": "APB2 peripheral reset register",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG + COMP + OPAMP + VREFBUF reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset\n"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 reset\n"
            },
            {
                "name": "TIM8RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer reset\n"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset\n"
            },
            {
                "name": "SPI4RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI4 reset\n"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer reset\n"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset\n"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer reset\n"
            },
            {
                "name": "TIM20RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TIM20 reset\n"
            },
            {
                "name": "SAI1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Serial audio interface 1 (SAI1) reset\n"
            },
            {
                "name": "HRTIM1RST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HRTIM1 reset\n"
            }
        ]
    },
    "1073877064": {
        "name": "RCC_AHB1ENR",
        "address": 1073877064,
        "size": 32,
        "access": "",
        "desc": "AHB1 peripheral clock enable register",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 clock enable\n"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 clock enable\n"
            },
            {
                "name": "DMAMUX1EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMAMUX1 clock enable\n"
            },
            {
                "name": "CORDICEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CORDIC clock enable\n"
            },
            {
                "name": "FMACEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FMAC enable\n"
            },
            {
                "name": "FLASHEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock enable\n"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable\n"
            }
        ]
    },
    "1073877068": {
        "name": "RCC_AHB2ENR",
        "address": 1073877068,
        "size": 32,
        "access": "",
        "desc": "AHB2 peripheral clock enable register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clock enable\n"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clock enable\n"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clock enable\n"
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D clock enable\n"
            },
            {
                "name": "GPIOEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E clock enable\n"
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F clock enable\n"
            },
            {
                "name": "GPIOGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G clock enable\n"
            },
            {
                "name": "ADC12EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC12 clock enable\n"
            },
            {
                "name": "ADC345EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ADC345 clock enable\n"
            },
            {
                "name": "DAC1EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC1 clock enable\n"
            },
            {
                "name": "DAC2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC2 clock enable\n"
            },
            {
                "name": "DAC3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC3 clock enable\n"
            },
            {
                "name": "DAC4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DAC4 clock enable\n"
            },
            {
                "name": "AESEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "AES clock enable\n"
            },
            {
                "name": "RNGEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RNG enable\n"
            }
        ]
    },
    "1073877072": {
        "name": "RCC_AHB3ENR",
        "address": 1073877072,
        "size": 32,
        "access": "",
        "desc": "AHB3 peripheral clock enable register",
        "fields": [
            {
                "name": "FMCEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible static memory controller clock enable\n"
            },
            {
                "name": "QSPIEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "QUADSPI memory interface clock enable\n"
            }
        ]
    },
    "1073877080": {
        "name": "RCC_APB1ENR1",
        "address": 1073877080,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral clock enable register 1",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable\n"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable\n"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 timer clock enable\n"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer clock enable\n"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clock enable\n"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clock enable\n"
            },
            {
                "name": "CRSEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CRS Recovery System clock enable\n"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable\n"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clock enable\n"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable\n"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clock enable\n"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable\n"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable\n"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clock enable\n"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clock enable\n"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable\n"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable\n"
            },
            {
                "name": "USBEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "USB device clock enable\n"
            },
            {
                "name": "FDCANEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "FDCAN clock enable\n"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable\n"
            },
            {
                "name": "I2C3EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "I2C3 clock enable\n"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low power timer 1 clock enable\n"
            }
        ]
    },
    "1073877084": {
        "name": "RCC_APB1ENR2",
        "address": 1073877084,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral clock enable register 2",
        "fields": [
            {
                "name": "LPUART1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low power UART 1 clock enable\n"
            },
            {
                "name": "I2C4EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 clock enable\n"
            },
            {
                "name": "UCPD1EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UCPD1 clock enable\n"
            }
        ]
    },
    "1073877088": {
        "name": "RCC_APB2ENR",
        "address": 1073877088,
        "size": 32,
        "access": "",
        "desc": "APB2 peripheral clock enable register",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG + COMP + VREFBUF + OPAMP clock enable\n"
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable\n"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable\n"
            },
            {
                "name": "TIM8EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer clock enable\n"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1clock enable\n"
            },
            {
                "name": "SPI4EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI4 clock enable\n"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clock enable\n"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable\n"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer clock enable\n"
            },
            {
                "name": "TIM20EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TIM20 timer clock enable\n"
            },
            {
                "name": "SAI1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clock enable\n"
            },
            {
                "name": "HRTIM1EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HRTIM1 clock enable\n"
            }
        ]
    },
    "1073877096": {
        "name": "RCC_AHB1SMENR",
        "address": 1073877096,
        "size": 32,
        "access": "",
        "desc": "AHB1 peripheral clocks enable in Sleep and Stop modes register",
        "fields": [
            {
                "name": "DMA1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "DMA2SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "DMAMUX1SMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMAMUX1 clock enable during Sleep and Stop modes.\n"
            },
            {
                "name": "CORDICSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CORDICSM clock enable.\n"
            },
            {
                "name": "FMACSMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FMACSM clock enable.\n"
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SRAM1SMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM1 interface clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clocks enable during Sleep and Stop modes\n"
            }
        ]
    },
    "1073877100": {
        "name": "RCC_AHB2SMENR",
        "address": 1073877100,
        "size": 32,
        "access": "",
        "desc": "AHB2 peripheral clocks enable in Sleep and Stop modes register",
        "fields": [
            {
                "name": "GPIOASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIOBSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIOCSMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIODSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIOESMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIOFSMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "GPIOGSMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "CCMSRAMSMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CCM SRAM interface clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SRAM2SMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM2 interface clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "ADC12SMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC12 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "ADC345SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ADC345 clock enable\n"
            },
            {
                "name": "DAC1SMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC1 clock enable\n"
            },
            {
                "name": "DAC2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC2 clock enable\n"
            },
            {
                "name": "DAC3SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC3 clock enable\n"
            },
            {
                "name": "DAC4SMEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DAC4 clock enable\n"
            },
            {
                "name": "AESSMEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "AESM clocks enable\n"
            },
            {
                "name": "RNGEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RNG enable\n"
            }
        ]
    },
    "1073877104": {
        "name": "RCC_AHB3SMENR",
        "address": 1073877104,
        "size": 32,
        "access": "",
        "desc": "AHB3 peripheral clocks enable in Sleep and Stop modes register",
        "fields": [
            {
                "name": "FMCSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible static memory controller clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "QSPISMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "QUADSPI memory interface clock enable during Sleep and Stop modes\n"
            }
        ]
    },
    "1073877112": {
        "name": "RCC_APB1SMENR1",
        "address": 1073877112,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral clocks enable in Sleep and Stop modes register 1",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM3SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM4SMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM5SMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM6SMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM7SMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "CRSSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CRS timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "RTCAPBSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during Sleep and Stop modes\n"
            },
            {
                "name": "WWDGSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SPI2SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SPI3SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "USART2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "USART3SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "UART4SMEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "UART5SMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "USBSMEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "USB device clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "FDCANSMEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "FDCAN clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "PWRSMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "I2C3SMEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "I2C3 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "LPTIM1SMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low power timer 1 clocks enable during Sleep and Stop modes\n"
            }
        ]
    },
    "1073877116": {
        "name": "RCC_APB1SMENR2",
        "address": 1073877116,
        "size": 32,
        "access": "",
        "desc": "APB1 peripheral clocks enable in Sleep and Stop modes register 2",
        "fields": [
            {
                "name": "LPUART1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low power UART 1 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "I2C4SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "UCPD1SMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UCPD1 clocks enable during Sleep and Stop modes\n"
            }
        ]
    },
    "1073877120": {
        "name": "RCC_APB2SMENR",
        "address": 1073877120,
        "size": 32,
        "access": "",
        "desc": "APB2 peripheral clocks enable in Sleep and Stop modes register",
        "fields": [
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG + COMP + VREFBUF + OPAMP clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM1SMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SPI1SMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM8SMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "USART1SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SPI4SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI4 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM15SMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM17SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "TIM20SMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TIM20 timer clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "SAI1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clocks enable during Sleep and Stop modes\n"
            },
            {
                "name": "HRTIM1SMEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HRTIM1 timer clocks enable during Sleep and Stop modes\n"
            }
        ]
    },
    "1073877128": {
        "name": "RCC_CCIPR",
        "address": 1073877128,
        "size": 32,
        "access": "",
        "desc": "Peripherals independent clock configuration register",
        "fields": [
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "USART1 clock source selection\n"
            },
            {
                "name": "USART2SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "USART2 clock source selection\n"
            },
            {
                "name": "USART3SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "USART3 clock source selection\n"
            },
            {
                "name": "UART4SEL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "UART4 clock source selection\n"
            },
            {
                "name": "UART5SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "UART5 clock source selection\n"
            },
            {
                "name": "LPUART1SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "LPUART1 clock source selection\n"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1 clock source selection\n"
            },
            {
                "name": "I2C2SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "I2C2 clock source selection\n"
            },
            {
                "name": "I2C3SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "I2C3 clock source selection\n"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Low power timer 1 clock source selection\n"
            },
            {
                "name": "SAI1SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "clock source selection\n"
            },
            {
                "name": "I2S23SEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "clock source selection\n"
            },
            {
                "name": "FDCANSEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "None"
            },
            {
                "name": "CLK48SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "48 MHz clock source selection\n"
            },
            {
                "name": "ADC12SEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ADC1/2 clock source selection\n"
            },
            {
                "name": "ADC345SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADC3/4/5 clock source selection\n"
            }
        ]
    },
    "1073877136": {
        "name": "RCC_BDCR",
        "address": 1073877136,
        "size": 32,
        "access": "",
        "desc": "RTC domain control register",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enable\n"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready\n"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass\n"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "LSE oscillator drive capability\n"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CSS on LSE enable\n"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CSS on LSE failure Detection\n"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection\n"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable\n"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC domain software reset\n"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed clock output enable\n"
            },
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low speed clock output selection\n"
            }
        ]
    },
    "1073877140": {
        "name": "RCC_CSR",
        "address": 1073877140,
        "size": 32,
        "access": "",
        "desc": "Control/status register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable\n"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready\n"
            },
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flag\n"
            },
            {
                "name": "OBLRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Option byte loader reset flag\n"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Pin reset flag\n"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR flag\n"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag\n"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent window watchdog reset flag\n"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag\n"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag\n"
            }
        ]
    },
    "1073877144": {
        "name": "RCC_CRRCR",
        "address": 1073877144,
        "size": 32,
        "access": "",
        "desc": "Clock recovery RC register",
        "fields": [
            {
                "name": "HSI48ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSI48 clock enable\n"
            },
            {
                "name": "HSI48RDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HSI48 clock ready flag\n"
            },
            {
                "name": "HSI48CAL",
                "bitOffset": 7,
                "bitWidth": 9,
                "desc": "HSI48 clock calibration\n"
            }
        ]
    },
    "1073877148": {
        "name": "RCC_CCIPR2",
        "address": 1073877148,
        "size": 32,
        "access": "",
        "desc": "Peripherals independent clock configuration register",
        "fields": [
            {
                "name": "I2C4SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "I2C4 clock source selection\n"
            },
            {
                "name": "QSPISEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "QUADSPI clock source selection\n"
            }
        ]
    },
    "1342572544": {
        "name": "CR",
        "address": 1342572544,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "CED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error detection"
            },
            {
                "name": "IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Random number generator               enable"
            }
        ]
    },
    "1342572548": {
        "name": "SR",
        "address": 1342572548,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "SEIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Seed error interrupt               status"
            },
            {
                "name": "CEIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error interrupt               status"
            },
            {
                "name": "SECS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Seed error current status"
            },
            {
                "name": "CECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock error current status"
            },
            {
                "name": "DRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data ready"
            }
        ]
    },
    "1342572552": {
        "name": "DR",
        "address": 1342572552,
        "size": 32,
        "access": "read-only",
        "desc": "data register",
        "fields": [
            {
                "name": "RNDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Random data"
            }
        ]
    },
    "1073752064": {
        "name": "TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752068": {
        "name": "DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "date register",
        "fields": [
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "SSR",
        "address": 1073752072,
        "size": 32,
        "access": "read-only",
        "desc": "sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752076": {
        "name": "ICSR",
        "address": 1073752076,
        "size": 32,
        "access": "",
        "desc": "initialization and status           register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag"
            },
            {
                "name": "ALRBWF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B write flag"
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization               flag"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag"
            }
        ]
    },
    "1073752080": {
        "name": "PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler               factor"
            },
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler               factor"
            }
        ]
    },
    "1073752084": {
        "name": "WUTR",
        "address": 1073752084,
        "size": 32,
        "access": "read-write",
        "desc": "wakeup timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value               bits"
            }
        ]
    },
    "1073752088": {
        "name": "CR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "WCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Time-stamp event active               edge"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reference clock detection enable (50 or               60 Hz)"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow               registers"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B enable"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time stamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alarm B interrupt enable"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt               enable"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Time-stamp interrupt               enable"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time               change)"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time               change)"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output               selection"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "timestamp on internal event               enable"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMPTS"
            },
            {
                "name": "TAMPOE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TAMPOE"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM_PU"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM_TYPE"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OUT2EN"
            }
        ]
    },
    "1073752100": {
        "name": "WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key"
            }
        ]
    },
    "1073752104": {
        "name": "CALR",
        "address": 1073752104,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5               ppm"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle               period"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle               period"
            },
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus"
            }
        ]
    },
    "1073752108": {
        "name": "SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "shift control register",
        "fields": [
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second"
            },
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a               second"
            }
        ]
    },
    "1073752112": {
        "name": "TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752116": {
        "name": "TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp date register",
        "fields": [
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752120": {
        "name": "TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752128": {
        "name": "ALRMAR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD               format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752132": {
        "name": "ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting               at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752136": {
        "name": "ALRMBR",
        "address": 1073752136,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD               format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752140": {
        "name": "ALRMBSSR",
        "address": 1073752140,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting               at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752144": {
        "name": "SR",
        "address": 1073752144,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAF"
            },
            {
                "name": "ALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBF"
            },
            {
                "name": "WUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTF"
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSF"
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVF"
            },
            {
                "name": "ITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSF"
            }
        ]
    },
    "1073752148": {
        "name": "MISR",
        "address": 1073752148,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAMF"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBMF"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTMF"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSMF"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVMF"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSMF"
            }
        ]
    },
    "1073752156": {
        "name": "SCR",
        "address": 1073752156,
        "size": 32,
        "access": "write-only",
        "desc": "status register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CALRAF"
            },
            {
                "name": "CALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CALRBF"
            },
            {
                "name": "CWUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CWUTF"
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTSF"
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CTSOVF"
            },
            {
                "name": "CITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CITSF"
            }
        ]
    },
    "1073828900": {
        "name": "BCR1",
        "address": 1073828900,
        "size": 32,
        "access": "read-write",
        "desc": "BConfiguration register 1",
        "fields": [
            {
                "name": "MCKEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "MCKEN"
            },
            {
                "name": "OSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "OSR"
            },
            {
                "name": "MCJDIV",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "Master clock divider"
            },
            {
                "name": "NODIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "SAIBEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block B enable"
            },
            {
                "name": "OutDri",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive"
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode"
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable"
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit               first"
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration"
            },
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Audio block mode"
            }
        ]
    },
    "1073828904": {
        "name": "BCR2",
        "address": 1073828904,
        "size": 32,
        "access": "read-write",
        "desc": "BConfiguration register 2",
        "fields": [
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode"
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit"
            },
            {
                "name": "MUTECN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter"
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value"
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute"
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data               line"
            },
            {
                "name": "FFLUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold"
            }
        ]
    },
    "1073828908": {
        "name": "BFRCR",
        "address": 1073828908,
        "size": 32,
        "access": "read-write",
        "desc": "BFRCR",
        "fields": [
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization               offset"
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization               polarity"
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization               definition"
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level               length"
            },
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length"
            }
        ]
    },
    "1073828912": {
        "name": "BSLOTR",
        "address": 1073828912,
        "size": 32,
        "access": "read-write",
        "desc": "BSlot register",
        "fields": [
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable"
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio               frame"
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size"
            },
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset"
            }
        ]
    },
    "1073828916": {
        "name": "BIM",
        "address": 1073828916,
        "size": 32,
        "access": "read-write",
        "desc": "BInterrupt mask register2",
        "fields": [
            {
                "name": "LFSDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection               interrupt enable"
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization               detection interrupt enable"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt               enable"
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt               enable"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt               enable"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt               enable"
            },
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt               enable"
            }
        ]
    },
    "1073828920": {
        "name": "BSR",
        "address": 1073828920,
        "size": 32,
        "access": "read-only",
        "desc": "BStatus register",
        "fields": [
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold"
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization               detection"
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization               detection"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready"
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration               flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun"
            }
        ]
    },
    "1073828924": {
        "name": "BCLRFR",
        "address": 1073828924,
        "size": 32,
        "access": "write-only",
        "desc": "BClear flag register",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization               detection flag"
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization               detection flag"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear codec not ready flag"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration               flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun"
            }
        ]
    },
    "1073828928": {
        "name": "BDR",
        "address": 1073828928,
        "size": 32,
        "access": "read-write",
        "desc": "BData register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "1073828868": {
        "name": "ACR1",
        "address": 1073828868,
        "size": 32,
        "access": "read-write",
        "desc": "AConfiguration register 1",
        "fields": [
            {
                "name": "MCKEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "MCKEN"
            },
            {
                "name": "OSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "OSR"
            },
            {
                "name": "MCJDIV",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "Master clock divider"
            },
            {
                "name": "NODIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "SAIAEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block A enable"
            },
            {
                "name": "OutDri",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive"
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode"
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable"
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit               first"
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration"
            },
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Audio block mode"
            }
        ]
    },
    "1073828872": {
        "name": "ACR2",
        "address": 1073828872,
        "size": 32,
        "access": "read-write",
        "desc": "AConfiguration register 2",
        "fields": [
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode"
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit"
            },
            {
                "name": "MUTECN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter"
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value"
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute"
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data               line"
            },
            {
                "name": "FFLUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold"
            }
        ]
    },
    "1073828876": {
        "name": "AFRCR",
        "address": 1073828876,
        "size": 32,
        "access": "read-write",
        "desc": "AFRCR",
        "fields": [
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization               offset"
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization               polarity"
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization               definition"
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level               length"
            },
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length"
            }
        ]
    },
    "1073828880": {
        "name": "ASLOTR",
        "address": 1073828880,
        "size": 32,
        "access": "read-write",
        "desc": "ASlot register",
        "fields": [
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable"
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio               frame"
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size"
            },
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset"
            }
        ]
    },
    "1073828884": {
        "name": "AIM",
        "address": 1073828884,
        "size": 32,
        "access": "read-write",
        "desc": "AInterrupt mask register2",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection               interrupt enable"
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization               detection interrupt enable"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt               enable"
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt               enable"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt               enable"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt               enable"
            },
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt               enable"
            }
        ]
    },
    "1073828888": {
        "name": "ASR",
        "address": 1073828888,
        "size": 32,
        "access": "read-write",
        "desc": "AStatus register",
        "fields": [
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold"
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization               detection"
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization               detection"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready"
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration flag. This bit               is read only"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun"
            }
        ]
    },
    "1073828892": {
        "name": "ACLRFR",
        "address": 1073828892,
        "size": 32,
        "access": "read-write",
        "desc": "AClear flag register",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization               detection flag"
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization               detection flag"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear codec not ready flag"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration               flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun"
            }
        ]
    },
    "1073828896": {
        "name": "ADR",
        "address": 1073828896,
        "size": 32,
        "access": "read-write",
        "desc": "AData register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "1073828932": {
        "name": "PDMCR",
        "address": 1073828932,
        "size": 32,
        "access": "read-write",
        "desc": "PDM control register",
        "fields": [
            {
                "name": "PDMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PDMEN"
            },
            {
                "name": "MICNBR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MICNBR"
            },
            {
                "name": "CKEN1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CKEN1"
            },
            {
                "name": "CKEN2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CKEN2"
            },
            {
                "name": "CKEN3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CKEN3"
            },
            {
                "name": "CKEN4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CKEN4"
            }
        ]
    },
    "1073828936": {
        "name": "PDMDLY",
        "address": 1073828936,
        "size": 32,
        "access": "read-write",
        "desc": "PDM delay register",
        "fields": [
            {
                "name": "DLYM1L",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DLYM1L"
            },
            {
                "name": "DLYM1R",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "DLYM1R"
            },
            {
                "name": "DLYM2L",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "DLYM2L"
            },
            {
                "name": "DLYM2R",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "DLYM2R"
            },
            {
                "name": "DLYM3L",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DLYM3L"
            },
            {
                "name": "DLYM3R",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "DLYM3R"
            },
            {
                "name": "DLYM4L",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "DLYM4L"
            },
            {
                "name": "DLYM4R",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "DLYM4R"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode               enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional               mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation               enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt               enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt               enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size"
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for               reception"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for               transmission"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "TIFRFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1073819676": {
        "name": "I2SCFGR",
        "address": 1073819676,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CHLEN"
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "DATLEN"
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CKPOL"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2SSTD"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCMSYNC"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2SCFG"
            },
            {
                "name": "I2SE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2SE"
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2SMOD"
            }
        ]
    },
    "1073819680": {
        "name": "I2SPR",
        "address": 1073819680,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "I2SDIV"
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ODD"
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "MCKOE"
            }
        ]
    },
    "1073807360": {
        "name": "MEMRMP",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "Remap Memory register",
        "fields": [
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Memory mapping selection"
            },
            {
                "name": "FB_mode",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "User Flash Bank mode"
            }
        ]
    },
    "1073807364": {
        "name": "CFGR1",
        "address": 1073807364,
        "size": 32,
        "access": "read-write",
        "desc": "peripheral mode configuration           register",
        "fields": [
            {
                "name": "BOOSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BOOSTEN"
            },
            {
                "name": "ANASWVDD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "GPIO analog switch control voltage               selection"
            },
            {
                "name": "I2C_PB6_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FM+ drive capability on               PB6"
            },
            {
                "name": "I2C_PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "FM+ drive capability on               PB6"
            },
            {
                "name": "I2C_PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "FM+ drive capability on               PB6"
            },
            {
                "name": "I2C_PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "FM+ drive capability on               PB6"
            },
            {
                "name": "I2C1_FMP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "I2C1 FM+ drive capability               enable"
            },
            {
                "name": "I2C2_FMP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 FM+ drive capability               enable"
            },
            {
                "name": "I2C3_FMP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C1 FM+ drive capability               enable"
            },
            {
                "name": "I2C4_FMP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C1 FM+ drive capability               enable"
            },
            {
                "name": "FPU_IE",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "FPU Interrupts Enable"
            }
        ]
    },
    "1073807368": {
        "name": "EXTICR1",
        "address": 1073807368,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register           1",
        "fields": [
            {
                "name": "EXTI3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to               3)"
            },
            {
                "name": "EXTI2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to               3)"
            },
            {
                "name": "EXTI1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to               3)"
            },
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to               3)"
            }
        ]
    },
    "1073807372": {
        "name": "EXTICR2",
        "address": 1073807372,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register           2",
        "fields": [
            {
                "name": "EXTI7",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to               7)"
            },
            {
                "name": "EXTI6",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to               7)"
            },
            {
                "name": "EXTI5",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to               7)"
            },
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to               7)"
            }
        ]
    },
    "1073807376": {
        "name": "EXTICR3",
        "address": 1073807376,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register           3",
        "fields": [
            {
                "name": "EXTI11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to               11)"
            },
            {
                "name": "EXTI10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to               11)"
            },
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to               11)"
            }
        ]
    },
    "1073807380": {
        "name": "EXTICR4",
        "address": 1073807380,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register           4",
        "fields": [
            {
                "name": "EXTI15",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to               15)"
            },
            {
                "name": "EXTI14",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to               15)"
            },
            {
                "name": "EXTI13",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to               15)"
            },
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to               15)"
            }
        ]
    },
    "1073807384": {
        "name": "SCSR",
        "address": 1073807384,
        "size": 32,
        "access": "",
        "desc": "CCM SRAM control and status           register",
        "fields": [
            {
                "name": "CCMER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCM SRAM Erase"
            },
            {
                "name": "CCMBSY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CCM SRAM busy by erase operation"
            }
        ]
    },
    "1073807388": {
        "name": "CFGR2",
        "address": 1073807388,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register 2",
        "fields": [
            {
                "name": "CLL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core Lockup Lock"
            },
            {
                "name": "SPL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM Parity Lock"
            },
            {
                "name": "PVDL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PVD Lock"
            },
            {
                "name": "ECCL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC Lock"
            },
            {
                "name": "SPF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM Parity Flag"
            }
        ]
    },
    "1073807392": {
        "name": "SWPR",
        "address": 1073807392,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM Write protection register           1",
        "fields": [
            {
                "name": "Page0_WP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page1_WP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page2_WP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page3_WP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page4_WP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page5_WP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page6_WP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page7_WP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page8_WP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page9_WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page10_WP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page11_WP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page12_WP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page13_WP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page14_WP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page15_WP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page16_WP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page17_WP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page18_WP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page19_WP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page20_WP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page21_WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page22_WP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page23_WP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page24_WP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page25_WP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page26_WP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page27_WP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page28_WP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page29_WP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page30_WP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Write protection"
            },
            {
                "name": "Page31_WP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Write protection"
            }
        ]
    },
    "1073807396": {
        "name": "SKR",
        "address": 1073807396,
        "size": 32,
        "access": "write-only",
        "desc": "SRAM2 Key Register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SRAM2 Key for software               erase"
            }
        ]
    },
    "1073751040": {
        "name": "CR1",
        "address": 1073751040,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1E"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2E"
            },
            {
                "name": "TAMP3E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP2E"
            },
            {
                "name": "ITAMP3E",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3E"
            },
            {
                "name": "ITAMP4E",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4E"
            },
            {
                "name": "ITAMP5E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5E"
            },
            {
                "name": "ITAMP6E",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6E"
            }
        ]
    },
    "1073751044": {
        "name": "CR2",
        "address": 1073751044,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TAMP1NOER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1NOER"
            },
            {
                "name": "TAMP2NOER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2NOER"
            },
            {
                "name": "TAMP3NOER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3NOER"
            },
            {
                "name": "TAMP1MSK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TAMP1MSK"
            },
            {
                "name": "TAMP2MSK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TAMP2MSK"
            },
            {
                "name": "TAMP3MSK",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TAMP3MSK"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TAMP1TRG"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMP2TRG"
            },
            {
                "name": "TAMP3TRG",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TAMP3TRG"
            }
        ]
    },
    "1073751052": {
        "name": "FLTCR",
        "address": 1073751052,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP filter control register",
        "fields": [
            {
                "name": "TAMPFREQ",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "TAMPFREQ"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "TAMPFLT"
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "TAMPPRCH"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMPPUDIS"
            }
        ]
    },
    "1073751084": {
        "name": "IER",
        "address": 1073751084,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP interrupt enable register",
        "fields": [
            {
                "name": "TAMP1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1IE"
            },
            {
                "name": "TAMP2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2IE"
            },
            {
                "name": "TAMP3IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3IE"
            },
            {
                "name": "ITAMP3IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3IE"
            },
            {
                "name": "ITAMP4IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4IE"
            },
            {
                "name": "ITAMP5IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5IE"
            },
            {
                "name": "ITAMP6IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6IE"
            }
        ]
    },
    "1073751088": {
        "name": "SR",
        "address": 1073751088,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP status register",
        "fields": [
            {
                "name": "TAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1F"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2F"
            },
            {
                "name": "TAMP3F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3F"
            },
            {
                "name": "ITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3F"
            },
            {
                "name": "ITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4F"
            },
            {
                "name": "ITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5F"
            },
            {
                "name": "ITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6F"
            }
        ]
    },
    "1073751092": {
        "name": "MISR",
        "address": 1073751092,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP masked interrupt status           register",
        "fields": [
            {
                "name": "TAMP1MF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1MF:"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2MF"
            },
            {
                "name": "TAMP3MF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3MF"
            },
            {
                "name": "ITAMP3MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3MF"
            },
            {
                "name": "ITAMP4MF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4MF"
            },
            {
                "name": "ITAMP5MF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5MF"
            },
            {
                "name": "ITAMP6MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6MF"
            }
        ]
    },
    "1073751100": {
        "name": "SCR",
        "address": 1073751100,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP status clear register",
        "fields": [
            {
                "name": "CTAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CTAMP1F"
            },
            {
                "name": "CTAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CTAMP2F"
            },
            {
                "name": "CTAMP3F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CTAMP3F"
            },
            {
                "name": "CITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CITAMP3F"
            },
            {
                "name": "CITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CITAMP4F"
            },
            {
                "name": "CITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CITAMP5F"
            },
            {
                "name": "CITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CITAMP6F"
            }
        ]
    },
    "1073751296": {
        "name": "BKP0R",
        "address": 1073751296,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751300": {
        "name": "BKP1R",
        "address": 1073751300,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751304": {
        "name": "BKP2R",
        "address": 1073751304,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751308": {
        "name": "BKP3R",
        "address": 1073751308,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751312": {
        "name": "BKP4R",
        "address": 1073751312,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751316": {
        "name": "BKP5R",
        "address": 1073751316,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751320": {
        "name": "BKP6R",
        "address": 1073751320,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751324": {
        "name": "BKP7R",
        "address": 1073751324,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751328": {
        "name": "BKP8R",
        "address": 1073751328,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751332": {
        "name": "BKP9R",
        "address": 1073751332,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751336": {
        "name": "BKP10R",
        "address": 1073751336,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751340": {
        "name": "BKP11R",
        "address": 1073751340,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751344": {
        "name": "BKP12R",
        "address": 1073751344,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751348": {
        "name": "BKP13R",
        "address": 1073751348,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751352": {
        "name": "BKP14R",
        "address": 1073751352,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751356": {
        "name": "BKP15R",
        "address": 1073751356,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751360": {
        "name": "BKP16R",
        "address": 1073751360,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751364": {
        "name": "BKP17R",
        "address": 1073751364,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751368": {
        "name": "BKP18R",
        "address": 1073751368,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751372": {
        "name": "BKP19R",
        "address": 1073751372,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751376": {
        "name": "BKP20R",
        "address": 1073751376,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751380": {
        "name": "BKP21R",
        "address": 1073751380,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751384": {
        "name": "BKP22R",
        "address": 1073751384,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751388": {
        "name": "BKP23R",
        "address": 1073751388,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751392": {
        "name": "BKP24R",
        "address": 1073751392,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751396": {
        "name": "BKP25R",
        "address": 1073751396,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751400": {
        "name": "BKP26R",
        "address": 1073751400,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751404": {
        "name": "BKP27R",
        "address": 1073751404,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751408": {
        "name": "BKP28R",
        "address": 1073751408,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751412": {
        "name": "BKP29R",
        "address": 1073751412,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751416": {
        "name": "BKP30R",
        "address": 1073751416,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073751420": {
        "name": "BKP31R",
        "address": 1073751420,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073818624": {
        "name": "TIM1_CR1",
        "address": 1073818624,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n\n"
            }
        ]
    },
    "1073818628": {
        "name": "TIM1_CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1 output)\n\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1n output)\n\n"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2 output)\n\n"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2n output)\n\n"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n\n"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n\n"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4 output)\n\n"
            },
            {
                "name": "OIS4N",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4n output)\n\n"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output idle state 5 (tim_oc5 output)\n\n"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output idle state 6 (tim_oc6 output)\n\n"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\n\n"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073818632": {
        "name": "TIM1_SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n\n"
            }
        ]
    },
    "1073818636": {
        "name": "TIM1_DIER",
        "address": 1073818636,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073818640": {
        "name": "TIM1_SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt flag\n\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt flag\n\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt flag\n\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n\n"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\n\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 overcapture flag\n\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 overcapture flag\n\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 overcapture flag\n\n"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System break interrupt flag\n\n"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\n\n"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\n\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n\n"
            }
        ]
    },
    "1073818644": {
        "name": "TIM1_EGR",
        "address": 1073818644,
        "size": 22,
        "access": "write-only",
        "desc": "TIM1 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare control update generation\n\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n\n"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\n\n"
            }
        ]
    },
    "1073818648": {
        "name": "TIM1_CCMR1",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 1 [alternate]",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 1 Selection\n\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073818652": {
        "name": "TIM1_CCMR2",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 2 [alternate]",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\n\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 4 selection\n\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073818656": {
        "name": "TIM1_CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output enable\n\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output polarity\n\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output enable\n\n"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output polarity\n\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output enable\n\n"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output polarity\n\n"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output enable\n\n"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output polarity\n\n"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output enable\n\n"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output polarity\n\n"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output enable\n\n"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output polarity\n\n"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output enable\n\n"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output polarity\n\n"
            },
            {
                "name": "CC4NE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output enable\n\n"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output polarity\n\n"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output enable\n\n"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output polarity\n\n"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output enable\n\n"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output polarity\n\n"
            }
        ]
    },
    "1073818660": {
        "name": "TIM1_CNT",
        "address": 1073818660,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n\n"
            }
        ]
    },
    "1073818664": {
        "name": "TIM1_PSC",
        "address": 1073818664,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073818668": {
        "name": "TIM1_ARR",
        "address": 1073818668,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n\n"
            }
        ]
    },
    "1073818672": {
        "name": "TIM1_RCR",
        "address": 1073818672,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter reload value\n\n"
            }
        ]
    },
    "1073818676": {
        "name": "TIM1_CCR1",
        "address": 1073818676,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n\n"
            }
        ]
    },
    "1073818680": {
        "name": "TIM1_CCR2",
        "address": 1073818680,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 2 value\n\n"
            }
        ]
    },
    "1073818684": {
        "name": "TIM1_CCR3",
        "address": 1073818684,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n\n"
            }
        ]
    },
    "1073818688": {
        "name": "TIM1_CCR4",
        "address": 1073818688,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n\n"
            }
        ]
    },
    "1073818692": {
        "name": "TIM1_BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for idle mode\n\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n\n"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\n\n"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\n\n"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\n\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break disarm\n\n"
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 disarm\n\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break bidirectional\n\n"
            },
            {
                "name": "BK2BID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional\n\n"
            }
        ]
    },
    "1073818696": {
        "name": "TIM1_CCR5",
        "address": 1073818696,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 5 value\n\n"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 1\n\n"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 2\n\n"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 3\n\n"
            }
        ]
    },
    "1073818700": {
        "name": "TIM1_CCR6",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 6 value\n\n"
            }
        ]
    },
    "1073818704": {
        "name": "TIM1_CCMR3",
        "address": 1073818704,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[2:0]: Output compare 5 mode"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[2:0]: Output compare 6 mode"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable"
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073818708": {
        "name": "TIM1_DTR2",
        "address": 1073818708,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer deadtime register 2",
        "fields": [
            {
                "name": "DTGF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time falling edge generator setup\n\n"
            },
            {
                "name": "DTAE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Deadtime asymmetric enable\n\n"
            },
            {
                "name": "DTPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Deadtime preload enable\n\n"
            }
        ]
    },
    "1073818712": {
        "name": "TIM1_ECR",
        "address": 1073818712,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n\n"
            }
        ]
    },
    "1073818716": {
        "name": "TIM1_TISEL",
        "address": 1073818716,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n\n"
            }
        ]
    },
    "1073818720": {
        "name": "TIM1_AF1",
        "address": 1073818720,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input enable\n\n"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 enable\n\n"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 enable\n\n"
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 enable\n\n"
            },
            {
                "name": "BKCMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 enable\n\n"
            },
            {
                "name": "BKCMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk_cmp5 enable\n\n"
            },
            {
                "name": "BKCMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk_cmp6 enable\n\n"
            },
            {
                "name": "BKCMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk_cmp7 enable\n\n"
            },
            {
                "name": "BKCMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk_cmp8 enable\n\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input polarity\n\n"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 input polarity\n\n"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 input polarity\n\n"
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 input polarity\n\n"
            },
            {
                "name": "BKCMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 input polarity\n\n"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n\n"
            }
        ]
    },
    "1073818724": {
        "name": "TIM1_AF2",
        "address": 1073818724,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function register 2",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input enable\n\n"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 enable\n\n"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 enable\n\n"
            },
            {
                "name": "BK2CMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 enable\n\n"
            },
            {
                "name": "BK2CMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 enable\n\n"
            },
            {
                "name": "BK2CMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp5 enable\n\n"
            },
            {
                "name": "BK2CMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp6 enable\n\n"
            },
            {
                "name": "BK2CMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp7 enable\n\n"
            },
            {
                "name": "BK2CMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp8 enable\n\n"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input polarity\n\n"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 input polarity\n\n"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 input polarity\n\n"
            },
            {
                "name": "BK2CMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 input polarity\n\n"
            },
            {
                "name": "BK2CMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 input polarity\n\n"
            },
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n\n"
            }
        ]
    },
    "1073819612": {
        "name": "TIM1_DCR",
        "address": 1073819612,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n\n"
            }
        ]
    },
    "1073819616": {
        "name": "TIM1_DMAR",
        "address": 1073819616,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n\n"
            }
        ]
    },
    "1073741824": {
        "name": "TIM2_CR1",
        "address": 1073741824,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n\n"
            }
        ]
    },
    "1073741828": {
        "name": "TIM2_CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[0]: Master mode selection\n\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073741832": {
        "name": "TIM2_SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\n\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\n\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n\n"
            }
        ]
    },
    "1073741836": {
        "name": "TIM2_DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "TIM2_SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n\n"
            }
        ]
    },
    "1073741844": {
        "name": "TIM2_EGR",
        "address": 1073741844,
        "size": 22,
        "access": "write-only",
        "desc": "TIM2 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n\n"
            }
        ]
    },
    "1073741848": {
        "name": "TIM2_CCMR1",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 1 [alternate]",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073741852": {
        "name": "TIM2_CCMR2",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 2 [alternate]",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073741856": {
        "name": "TIM2_CCER",
        "address": 1073741856,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073741860": {
        "name": "TIM2_CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "Least significant part of counter value\n\n"
            },
            {
                "name": "UIFCPY_CNT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073741864": {
        "name": "TIM2_PSC",
        "address": 1073741864,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073741868": {
        "name": "TIM2_ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Auto-reload value\n\n"
            }
        ]
    },
    "1073741876": {
        "name": "TIM2_CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 1 value\n\n"
            }
        ]
    },
    "1073741880": {
        "name": "TIM2_CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 2 value\n\n"
            }
        ]
    },
    "1073741884": {
        "name": "TIM2_CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 3 value\n\n"
            }
        ]
    },
    "1073741888": {
        "name": "TIM2_CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 4 value\n\n"
            }
        ]
    },
    "1073741912": {
        "name": "TIM2_ECR",
        "address": 1073741912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n\n"
            }
        ]
    },
    "1073741916": {
        "name": "TIM2_TISEL",
        "address": 1073741916,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n\n"
            }
        ]
    },
    "1073741920": {
        "name": "TIM2_AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n\n"
            }
        ]
    },
    "1073741924": {
        "name": "TIM2_AF2",
        "address": 1073741924,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n\n"
            }
        ]
    },
    "1073742812": {
        "name": "TIM2_DCR",
        "address": 1073742812,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n\n"
            }
        ]
    },
    "1073742816": {
        "name": "TIM2_DMAR",
        "address": 1073742816,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n\n"
            }
        ]
    },
    "1073742848": {
        "name": "TIM3_CR1",
        "address": 1073742848,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n\n"
            }
        ]
    },
    "1073742852": {
        "name": "TIM3_CR2",
        "address": 1073742852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[0]: Master mode selection\n\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073742856": {
        "name": "TIM3_SMCR",
        "address": 1073742856,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\n\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\n\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n\n"
            }
        ]
    },
    "1073742860": {
        "name": "TIM3_DIER",
        "address": 1073742860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073742864": {
        "name": "TIM3_SR",
        "address": 1073742864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n\n"
            }
        ]
    },
    "1073742868": {
        "name": "TIM3_EGR",
        "address": 1073742868,
        "size": 22,
        "access": "write-only",
        "desc": "TIM3 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n\n"
            }
        ]
    },
    "1073742872": {
        "name": "TIM3_CCMR1",
        "address": 1073742872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 1 [alternate]",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073742876": {
        "name": "TIM3_CCMR2",
        "address": 1073742876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 2 [alternate]",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073742880": {
        "name": "TIM3_CCER",
        "address": 1073742880,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073742884": {
        "name": "TIM3_CNT",
        "address": 1073742884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073742888": {
        "name": "TIM3_PSC",
        "address": 1073742888,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073742892": {
        "name": "TIM3_ARR",
        "address": 1073742892,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Low Auto-reload value\n\n"
            }
        ]
    },
    "1073742900": {
        "name": "TIM3_CCR1",
        "address": 1073742900,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n\n"
            }
        ]
    },
    "1073742904": {
        "name": "TIM3_CCR2",
        "address": 1073742904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n\n"
            }
        ]
    },
    "1073742908": {
        "name": "TIM3_CCR3",
        "address": 1073742908,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 3 value\n\n"
            }
        ]
    },
    "1073742912": {
        "name": "TIM3_CCR4",
        "address": 1073742912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 4 value\n\n"
            }
        ]
    },
    "1073742936": {
        "name": "TIM3_ECR",
        "address": 1073742936,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n\n"
            }
        ]
    },
    "1073742940": {
        "name": "TIM3_TISEL",
        "address": 1073742940,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n\n"
            }
        ]
    },
    "1073742944": {
        "name": "TIM3_AF1",
        "address": 1073742944,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n\n"
            }
        ]
    },
    "1073742948": {
        "name": "TIM3_AF2",
        "address": 1073742948,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n\n"
            }
        ]
    },
    "1073743836": {
        "name": "TIM3_DCR",
        "address": 1073743836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n\n"
            }
        ]
    },
    "1073743840": {
        "name": "TIM3_DMAR",
        "address": 1073743840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n\n"
            }
        ]
    },
    "1073745920": {
        "name": "TIM6_CR1",
        "address": 1073745920,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n\n"
            }
        ]
    },
    "1073745924": {
        "name": "TIM6_CR2",
        "address": 1073745924,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n\n"
            }
        ]
    },
    "1073745932": {
        "name": "TIM6_DIER",
        "address": 1073745932,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            }
        ]
    },
    "1073745936": {
        "name": "TIM6_SR",
        "address": 1073745936,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            }
        ]
    },
    "1073745940": {
        "name": "TIM6_EGR",
        "address": 1073745940,
        "size": 22,
        "access": "write-only",
        "desc": "TIM6 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            }
        ]
    },
    "1073745956": {
        "name": "TIM6_CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "TIM6 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n\n"
            }
        ]
    },
    "1073745960": {
        "name": "TIM6_PSC",
        "address": 1073745960,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073745964": {
        "name": "TIM6_ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "TIM6 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n\n"
            }
        ]
    },
    "1073823744": {
        "name": "TIM5_CR1",
        "address": 1073823744,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n\n"
            }
        ]
    },
    "1073823748": {
        "name": "TIM5_CR2",
        "address": 1073823748,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[0]: Master mode selection\n\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073823752": {
        "name": "TIM5_SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\n\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\n\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n\n"
            }
        ]
    },
    "1073823756": {
        "name": "TIM5_DIER",
        "address": 1073823756,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073823760": {
        "name": "TIM5_SR",
        "address": 1073823760,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n\n"
            }
        ]
    },
    "1073823764": {
        "name": "TIM5_EGR",
        "address": 1073823764,
        "size": 22,
        "access": "write-only",
        "desc": "TIM5 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n\n"
            }
        ]
    },
    "1073823768": {
        "name": "TIM5_CCMR1",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare mode register 1 [alternate]",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073823772": {
        "name": "TIM5_CCMR2",
        "address": 1073823772,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare mode register 2 [alternate]",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073823776": {
        "name": "TIM5_CCER",
        "address": 1073823776,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073823780": {
        "name": "TIM5_CNT",
        "address": 1073823780,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "Least significant part of counter value\n\n"
            },
            {
                "name": "UIFCPY_CNT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073823784": {
        "name": "TIM5_PSC",
        "address": 1073823784,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073823788": {
        "name": "TIM5_ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Auto-reload value\n\n"
            }
        ]
    },
    "1073823796": {
        "name": "TIM5_CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 1 value\n\n"
            }
        ]
    },
    "1073823800": {
        "name": "TIM5_CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 2 value\n\n"
            }
        ]
    },
    "1073823804": {
        "name": "TIM5_CCR3",
        "address": 1073823804,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 3 value\n\n"
            }
        ]
    },
    "1073823808": {
        "name": "TIM5_CCR4",
        "address": 1073823808,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 4 value\n\n"
            }
        ]
    },
    "1073823832": {
        "name": "TIM5_ECR",
        "address": 1073823832,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n\n"
            }
        ]
    },
    "1073823836": {
        "name": "TIM5_TISEL",
        "address": 1073823836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n\n"
            }
        ]
    },
    "1073823840": {
        "name": "TIM5_AF1",
        "address": 1073823840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n\n"
            }
        ]
    },
    "1073823844": {
        "name": "TIM5_AF2",
        "address": 1073823844,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n\n"
            }
        ]
    },
    "1073824732": {
        "name": "TIM5_DCR",
        "address": 1073824732,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n\n"
            }
        ]
    },
    "1073824736": {
        "name": "TIM5_DMAR",
        "address": 1073824736,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n\n"
            }
        ]
    },
    "1073824768": {
        "name": "TIM16_CR1",
        "address": 1073824768,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n\n"
            }
        ]
    },
    "1073824772": {
        "name": "TIM16_CR2",
        "address": 1073824772,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (tim_oc1 output)\n\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (tim_oc1n output)\n\n"
            }
        ]
    },
    "1073824780": {
        "name": "TIM16_DIER",
        "address": 1073824780,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            }
        ]
    },
    "1073824784": {
        "name": "TIM16_SR",
        "address": 1073824784,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\n\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n\n"
            }
        ]
    },
    "1073824788": {
        "name": "TIM16_EGR",
        "address": 1073824788,
        "size": 22,
        "access": "write-only",
        "desc": "TIM16 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\n\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\n\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n\n"
            }
        ]
    },
    "1073824792": {
        "name": "TIM16_CCMR1",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n\n"
            }
        ]
    },
    "1073824800": {
        "name": "TIM16_CCER",
        "address": 1073824800,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\n\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\n\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\n\n"
            }
        ]
    },
    "1073824804": {
        "name": "TIM16_CNT",
        "address": 1073824804,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\n\n"
            }
        ]
    },
    "1073824808": {
        "name": "TIM16_PSC",
        "address": 1073824808,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n\n"
            }
        ]
    },
    "1073824812": {
        "name": "TIM16_ARR",
        "address": 1073824812,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n\n"
            }
        ]
    },
    "1073824816": {
        "name": "TIM16_RCR",
        "address": 1073824816,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter reload value\n\n"
            }
        ]
    },
    "1073824820": {
        "name": "TIM16_CCR1",
        "address": 1073824820,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/Compare 1 value\n\n"
            }
        ]
    },
    "1073824836": {
        "name": "TIM16_BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\n\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\n\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\n\n"
            }
        ]
    },
    "1073824852": {
        "name": "TIM16_DTR2",
        "address": 1073824852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 timer deadtime register 2",
        "fields": [
            {
                "name": "DTGF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time falling edge generator setup\n\n"
            },
            {
                "name": "DTAE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Deadtime asymmetric enable\n\n"
            },
            {
                "name": "DTPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Deadtime preload enable\n\n"
            }
        ]
    },
    "1073824860": {
        "name": "TIM16_TISEL",
        "address": 1073824860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects tim_ti1_in[15:0] input\n\n"
            }
        ]
    },
    "1073824864": {
        "name": "TIM16_AF1",
        "address": 1073824864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 alternate function register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input enable\n\n"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 enable\n\n"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 enable\n\n"
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 enable\n\n"
            },
            {
                "name": "BKCMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 enable\n\n"
            },
            {
                "name": "BKCMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk_cmp5 enable\n\n"
            },
            {
                "name": "BKCMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk_cmp6 enable\n\n"
            },
            {
                "name": "BKCMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk_cmp7 enable\n\n"
            },
            {
                "name": "BKCMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk_cmp8 enable\n\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input polarity\n\n"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 input polarity\n\n"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 input polarity\n\n"
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 input polarity\n\n"
            },
            {
                "name": "BKCMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 input polarity\n\n"
            }
        ]
    },
    "1073824868": {
        "name": "TIM16_AF2",
        "address": 1073824868,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "tim_ocref_clr source selection\n\n"
            }
        ]
    },
    "1073824872": {
        "name": "TIM16_OR1",
        "address": 1073824872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 option register 1",
        "fields": [
            {
                "name": "HSE32EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSE Divided by 32 enable\n\n"
            }
        ]
    },
    "1073825756": {
        "name": "TIM16_DCR",
        "address": 1073825756,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n\n"
            }
        ]
    },
    "1073825760": {
        "name": "TIM16_DMAR",
        "address": 1073825760,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16/TIM17 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n\n"
            }
        ]
    },
    "1073761280": {
        "name": "CR1",
        "address": 1073761280,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "M1"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of Block interrupt               enable"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt               enable"
            },
            {
                "name": "DEAT4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Driver Enable assertion               time"
            },
            {
                "name": "DEAT3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DEAT3"
            },
            {
                "name": "DEAT2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DEAT2"
            },
            {
                "name": "DEAT1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DEAT1"
            },
            {
                "name": "DEAT0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Driver Enable de-assertion               time"
            },
            {
                "name": "DEDT3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DEDT3"
            },
            {
                "name": "DEDT2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DEDT2"
            },
            {
                "name": "DEDT1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DEDT1"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DEDT0"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt               enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt               enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073761284": {
        "name": "CR2",
        "address": 1073761284,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable"
            },
            {
                "name": "ABRMOD1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Auto baud rate mode"
            },
            {
                "name": "ABRMOD0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ABRMOD0"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level               inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level               inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt               enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address               Detection"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DIS_NSS"
            },
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SLVEN"
            }
        ]
    },
    "1073761288": {
        "name": "CR3",
        "address": 1073761288,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TCBGTIE"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt               enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag               selection"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity               selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception               Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method               enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Ir low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Ir mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073761292": {
        "name": "BRR",
        "address": 1073761292,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DIV_Mantissa"
            },
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DIV_Fraction"
            }
        ]
    },
    "1073761296": {
        "name": "GTPR",
        "address": 1073761296,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler           register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073761300": {
        "name": "RTOR",
        "address": 1073761300,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1073761304": {
        "name": "RQR",
        "address": 1073761304,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush               request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073761308": {
        "name": "ISR",
        "address": 1073761308,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status           register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCBGT"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDR"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073761312": {
        "name": "ICR",
        "address": 1073761312,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear               flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDRCF"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear               flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear               flag"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TCBGTCF"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear               flag"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFECF"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear               flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073761316": {
        "name": "RDR",
        "address": 1073761316,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073761320": {
        "name": "TDR",
        "address": 1073761320,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073761324": {
        "name": "PRESC",
        "address": 1073761324,
        "size": 32,
        "access": "read-write",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER"
            }
        ]
    },
    "1073782784": {
        "name": "CFG1",
        "address": 1073782784,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 1",
        "fields": [
            {
                "name": "HBITCLKDIV",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "HBITCLKDIV"
            },
            {
                "name": "IFRGAP",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "IFRGAP"
            },
            {
                "name": "TRANSWIN",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "TRANSWIN"
            },
            {
                "name": "PSC_USBPDCLK",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "PSC_USBPDCLK"
            },
            {
                "name": "RXORDSETEN",
                "bitOffset": 20,
                "bitWidth": 9,
                "desc": "RXORDSETEN"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TXDMAEN"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "RXDMAEN"
            },
            {
                "name": "UCPDEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UCPDEN"
            }
        ]
    },
    "1073782788": {
        "name": "CFG2",
        "address": 1073782788,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 2",
        "fields": [
            {
                "name": "RXFILTDIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RXFILTDIS"
            },
            {
                "name": "RXFILT2N3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RXFILT2N3"
            },
            {
                "name": "FORCECLK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FORCECLK"
            },
            {
                "name": "WUPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUPEN"
            }
        ]
    },
    "1073782796": {
        "name": "CR",
        "address": 1073782796,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 2",
        "fields": [
            {
                "name": "TXMODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TXMODE"
            },
            {
                "name": "TXSEND",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXSEND"
            },
            {
                "name": "TXHRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXHRST"
            },
            {
                "name": "RXMODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RXMODE"
            },
            {
                "name": "PHYRXEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PHYRXEN"
            },
            {
                "name": "PHYCCSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PHYCCSEL"
            },
            {
                "name": "ANASUBMODE",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "ANASUBMODE"
            },
            {
                "name": "ANAMODE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ANAMODE"
            },
            {
                "name": "CCENABLE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "CCENABLE"
            },
            {
                "name": "FRSRXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FRSRXEN"
            },
            {
                "name": "FRSTX",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "FRSTX"
            },
            {
                "name": "RDCH",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RDCH"
            },
            {
                "name": "CC1TCDIS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CC1TCDIS"
            },
            {
                "name": "CC2TCDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CC2TCDIS"
            }
        ]
    },
    "1073782800": {
        "name": "IMR",
        "address": 1073782800,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Interrupt Mask Register",
        "fields": [
            {
                "name": "TXISIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXISIE"
            },
            {
                "name": "TXMSGDISCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISCIE"
            },
            {
                "name": "TXMSGSENTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENTIE"
            },
            {
                "name": "TXMSGABTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABTIE"
            },
            {
                "name": "HRSTDISCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISCIE"
            },
            {
                "name": "HRSTSENTIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENTIE"
            },
            {
                "name": "TXUNDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUNDIE"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RXNEIE"
            },
            {
                "name": "RXORDDETIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDETIE"
            },
            {
                "name": "RXHRSTDETIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDETIE"
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVRIE"
            },
            {
                "name": "RXMSGENDIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGENDIE"
            },
            {
                "name": "TYPECEVT1IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1IE"
            },
            {
                "name": "TYPECEVT2IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2IE"
            },
            {
                "name": "FRSEVTIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVTIE"
            }
        ]
    },
    "1073782804": {
        "name": "SR",
        "address": 1073782804,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Status Register",
        "fields": [
            {
                "name": "TXIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXIS"
            },
            {
                "name": "TXMSGDISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISC"
            },
            {
                "name": "TXMSGSENT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENT"
            },
            {
                "name": "TXMSGABT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABT"
            },
            {
                "name": "HRSTDISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISC"
            },
            {
                "name": "HRSTSENT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENT"
            },
            {
                "name": "TXUND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUND"
            },
            {
                "name": "RXNE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "RXORDDET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDET"
            },
            {
                "name": "RXHRSTDET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDET"
            },
            {
                "name": "RXOVR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVR"
            },
            {
                "name": "RXMSGEND",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGEND"
            },
            {
                "name": "RXERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RXERR"
            },
            {
                "name": "TYPECEVT1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1"
            },
            {
                "name": "TYPECEVT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2"
            },
            {
                "name": "TYPEC_VSTATE_CC1",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "TYPEC_VSTATE_CC1"
            },
            {
                "name": "TYPEC_VSTATE_CC2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "TYPEC_VSTATE_CC2"
            },
            {
                "name": "FRSEVT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVT"
            }
        ]
    },
    "1073782808": {
        "name": "ICR",
        "address": 1073782808,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Interrupt Clear Register",
        "fields": [
            {
                "name": "TXMSGDISCCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISCCF"
            },
            {
                "name": "TXMSGSENTCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENTCF"
            },
            {
                "name": "TXMSGABTCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABTCF"
            },
            {
                "name": "HRSTDISCCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISCCF"
            },
            {
                "name": "HRSTSENTCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENTCF"
            },
            {
                "name": "TXUNDCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUNDCF"
            },
            {
                "name": "RXORDDETCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDETCF"
            },
            {
                "name": "RXHRSTDETCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDETCF"
            },
            {
                "name": "RXOVRCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVRCF"
            },
            {
                "name": "RXMSGENDCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGENDCF"
            },
            {
                "name": "TYPECEVT1CF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1CF"
            },
            {
                "name": "TYPECEVT2CF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2CF"
            },
            {
                "name": "FRSEVTCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVTCF"
            }
        ]
    },
    "1073782812": {
        "name": "TX_ORDSET",
        "address": 1073782812,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Ordered Set Type           Register",
        "fields": [
            {
                "name": "TXORDSET",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "TXORDSET"
            }
        ]
    },
    "1073782816": {
        "name": "TX_PAYSZ",
        "address": 1073782816,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Paysize Register",
        "fields": [
            {
                "name": "TXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "TXPAYSZ"
            }
        ]
    },
    "1073782820": {
        "name": "TXDR",
        "address": 1073782820,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Data Register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "TXDATA"
            }
        ]
    },
    "1073782824": {
        "name": "RX_ORDSET",
        "address": 1073782824,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx Ordered Set Register",
        "fields": [
            {
                "name": "RXORDSET",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "RXORDSET"
            },
            {
                "name": "RXSOP3OF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXSOP3OF4"
            },
            {
                "name": "RXSOPKINVALID",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "RXSOPKINVALID"
            }
        ]
    },
    "1073782828": {
        "name": "RX_PAYSZ",
        "address": 1073782828,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx Paysize Register",
        "fields": [
            {
                "name": "RXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "RXPAYSZ"
            }
        ]
    },
    "1073782832": {
        "name": "RXDR",
        "address": 1073782832,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx Data Register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "RXDATA"
            }
        ]
    },
    "1073782836": {
        "name": "RX_ORDEXT1",
        "address": 1073782836,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx Ordered Set Extension Register           1",
        "fields": [
            {
                "name": "RXSOPX1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "RXSOPX1"
            }
        ]
    },
    "1073782840": {
        "name": "RX_ORDEXT2",
        "address": 1073782840,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx Ordered Set Extension Register           2",
        "fields": [
            {
                "name": "RXSOPX2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "RXSOPX2"
            }
        ]
    },
    "1073821696": {
        "name": "CR1",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "M1"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of Block interrupt               enable"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt               enable"
            },
            {
                "name": "DEAT4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Driver Enable assertion               time"
            },
            {
                "name": "DEAT3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DEAT3"
            },
            {
                "name": "DEAT2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DEAT2"
            },
            {
                "name": "DEAT1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DEAT1"
            },
            {
                "name": "DEAT0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Driver Enable de-assertion               time"
            },
            {
                "name": "DEDT3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DEDT3"
            },
            {
                "name": "DEDT2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DEDT2"
            },
            {
                "name": "DEDT1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DEDT1"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DEDT0"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt               enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt               enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073821700": {
        "name": "CR2",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable"
            },
            {
                "name": "ABRMOD1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Auto baud rate mode"
            },
            {
                "name": "ABRMOD0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ABRMOD0"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level               inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level               inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt               enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address               Detection"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DIS_NSS"
            },
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SLVEN"
            }
        ]
    },
    "1073821704": {
        "name": "CR3",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TCBGTIE"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt               enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag               selection"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity               selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception               Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method               enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Ir low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Ir mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073821708": {
        "name": "BRR",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DIV_Mantissa"
            },
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DIV_Fraction"
            }
        ]
    },
    "1073821712": {
        "name": "GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler           register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073821716": {
        "name": "RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1073821720": {
        "name": "RQR",
        "address": 1073821720,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush               request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073821724": {
        "name": "ISR",
        "address": 1073821724,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status           register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCBGT"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDR"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073821728": {
        "name": "ICR",
        "address": 1073821728,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear               flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDRCF"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear               flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear               flag"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TCBGTCF"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear               flag"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFECF"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear               flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073821732": {
        "name": "RDR",
        "address": 1073821732,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073821736": {
        "name": "TDR",
        "address": 1073821736,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073821740": {
        "name": "PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER"
            }
        ]
    },
    "1073765376": {
        "name": "EP0R",
        "address": 1073765376,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765380": {
        "name": "EP1R",
        "address": 1073765380,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765384": {
        "name": "EP2R",
        "address": 1073765384,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765388": {
        "name": "EP3R",
        "address": 1073765388,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765392": {
        "name": "EP4R",
        "address": 1073765392,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765396": {
        "name": "EP5R",
        "address": 1073765396,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765400": {
        "name": "EP6R",
        "address": 1073765400,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765404": {
        "name": "EP7R",
        "address": 1073765404,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint n register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EA"
            },
            {
                "name": "STAT_TX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "STAT_TX"
            },
            {
                "name": "DTOG_TX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DTOG_TX"
            },
            {
                "name": "CTR_TX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTR_TX"
            },
            {
                "name": "EP_KIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EP_KIND"
            },
            {
                "name": "EP_TYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "EP_TYPE"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SETUP"
            },
            {
                "name": "STAT_RX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STAT_RX"
            },
            {
                "name": "DTOG_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DTOG_RX"
            },
            {
                "name": "CTR_RX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR_RX"
            }
        ]
    },
    "1073765440": {
        "name": "CNTR",
        "address": 1073765440,
        "size": 32,
        "access": "read-write",
        "desc": "USB control register",
        "fields": [
            {
                "name": "FRES",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FRES"
            },
            {
                "name": "PDWN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PDWN"
            },
            {
                "name": "LP_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LP_MODE"
            },
            {
                "name": "FSUSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FSUSP"
            },
            {
                "name": "RESUME",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RESUME"
            },
            {
                "name": "L1RESUME",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "L1RESUME"
            },
            {
                "name": "L1REQM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "L1REQM"
            },
            {
                "name": "ESOFM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ESOFM"
            },
            {
                "name": "SOFM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SOFM"
            },
            {
                "name": "RESETM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RESETM"
            },
            {
                "name": "SUSPM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SUSPM"
            },
            {
                "name": "WKUPM",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WKUPM"
            },
            {
                "name": "ERRM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ERRM"
            },
            {
                "name": "PMAOVRM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PMAOVRM"
            },
            {
                "name": "CTRM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTRM"
            }
        ]
    },
    "1073765444": {
        "name": "ISTR",
        "address": 1073765444,
        "size": 32,
        "access": "read-write",
        "desc": "USB interrupt status register",
        "fields": [
            {
                "name": "EP_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EP_ID"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR"
            },
            {
                "name": "L1REQ",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "L1REQ"
            },
            {
                "name": "ESOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ESOF"
            },
            {
                "name": "SOF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SOF"
            },
            {
                "name": "RESET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RESET"
            },
            {
                "name": "SUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SUSP"
            },
            {
                "name": "WKUP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WKUP"
            },
            {
                "name": "ERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ERR"
            },
            {
                "name": "PMAOVR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PMAOVR"
            },
            {
                "name": "CTR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTR"
            }
        ]
    },
    "1073765448": {
        "name": "FNR",
        "address": 1073765448,
        "size": 32,
        "access": "read-only",
        "desc": "USB frame number register",
        "fields": [
            {
                "name": "FN",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "FN"
            },
            {
                "name": "LSOF",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "LSOF"
            },
            {
                "name": "LCK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCK"
            },
            {
                "name": "RXDM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RXDM"
            },
            {
                "name": "RXDP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RXDP"
            }
        ]
    },
    "1073765452": {
        "name": "DADDR",
        "address": 1073765452,
        "size": 32,
        "access": "read-write",
        "desc": "USB device address",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "ADD"
            },
            {
                "name": "EF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EF"
            }
        ]
    },
    "1073765456": {
        "name": "BTABLE",
        "address": 1073765456,
        "size": 32,
        "access": "read-write",
        "desc": "Buffer table address",
        "fields": [
            {
                "name": "BTABLE",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "BTABLE"
            }
        ]
    },
    "1073807408": {
        "name": "VREFBUF_CSR",
        "address": 1073807408,
        "size": 32,
        "access": "",
        "desc": "VREF_BUF Control and Status           Register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Voltage Reference"
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedence mode for the               VREF_BUF"
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer ready"
            },
            {
                "name": "VRS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Voltage reference scale"
            }
        ]
    },
    "1073807412": {
        "name": "VREFBUF_CCR",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "VREF_BUF Calibration Control           Register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            },
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Timer base"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt"
            },
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt               flag"
            }
        ]
    }
}