$date
	Thu Dec 16 22:50:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module f1 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # c_in $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % c_out $end
$var wire 1 & c3 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module fa0 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c1 $end
$var wire 1 # c_in $end
$var wire 1 ( c_out $end
$var wire 1 , s1 $end
$var wire 1 - s2 $end
$var wire 1 . sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 1 c1 $end
$var wire 1 ( c_in $end
$var wire 1 ' c_out $end
$var wire 1 2 s1 $end
$var wire 1 3 s2 $end
$var wire 1 4 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 c1 $end
$var wire 1 ' c_in $end
$var wire 1 & c_out $end
$var wire 1 8 s1 $end
$var wire 1 9 s2 $end
$var wire 1 : sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = c1 $end
$var wire 1 & c_in $end
$var wire 1 % c_out $end
$var wire 1 > s1 $end
$var wire 1 ? s2 $end
$var wire 1 @ sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
b0 $
0#
b0 "
b0 !
$end
#5
1:
1.
b111 $
14
18
1,
12
16
1)
1/
b100 "
b11 !
#10
1*
0)
b101 "
b10 !
#15
0:
0.
1(
b10 $
14
1%
08
0,
1+
02
1=
06
1<
1)
0/
1;
b1001 "
b1001 !
#20
1@
1&
04
19
b1001 $
1.
0(
1'
18
1,
0+
11
10
16
0)
1/
b1111 "
b1010 !
#25
1&
19
0:
13
1'
1?
0@
1%
1(
12
01
1>
0=
1-
b0 $
0.
00
0<
1#
b101 "
#30
