INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.srcs/sources_1/new/adder_1_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module adder_1_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
