-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun May 15 16:25:08 2022
-- Host        : AA8B running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ VRAM_sim_netlist.vhdl
-- Design      : VRAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(3),
      I2 => wea(0),
      I3 => addra(1),
      I4 => addra(2),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 : entity is "bindec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(3),
      I3 => addrb(1),
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \doutb[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(0),
      I4 => \doutb[0]_INST_0_i_1_n_0\,
      I5 => \doutb[0]_INST_0_i_2_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(0),
      I1 => \doutb[7]\(0),
      I2 => \doutb[7]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(0),
      I1 => \doutb[7]_2\(0),
      I2 => \doutb[7]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(1),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(1),
      I4 => \doutb[1]_INST_0_i_1_n_0\,
      I5 => \doutb[1]_INST_0_i_2_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(1),
      I1 => \doutb[7]\(1),
      I2 => \doutb[7]_0\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(1),
      I1 => \doutb[7]_2\(1),
      I2 => \doutb[7]_3\(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(2),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(2),
      I4 => \doutb[2]_INST_0_i_1_n_0\,
      I5 => \doutb[2]_INST_0_i_2_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(2),
      I1 => \doutb[7]\(2),
      I2 => \doutb[7]_0\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(2),
      I1 => \doutb[7]_2\(2),
      I2 => \doutb[7]_3\(2),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(3),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(3),
      I4 => \doutb[3]_INST_0_i_1_n_0\,
      I5 => \doutb[3]_INST_0_i_2_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(3),
      I1 => \doutb[7]\(3),
      I2 => \doutb[7]_0\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(3),
      I1 => \doutb[7]_2\(3),
      I2 => \doutb[7]_3\(3),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(4),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(4),
      I4 => \doutb[4]_INST_0_i_1_n_0\,
      I5 => \doutb[4]_INST_0_i_2_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(4),
      I1 => \doutb[7]\(4),
      I2 => \doutb[7]_0\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(4),
      I1 => \doutb[7]_2\(4),
      I2 => \doutb[7]_3\(4),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(5),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(5),
      I4 => \doutb[5]_INST_0_i_1_n_0\,
      I5 => \doutb[5]_INST_0_i_2_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(5),
      I1 => \doutb[7]\(5),
      I2 => \doutb[7]_0\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(5),
      I1 => \doutb[7]_2\(5),
      I2 => \doutb[7]_3\(5),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(6),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(6),
      I4 => \doutb[6]_INST_0_i_1_n_0\,
      I5 => \doutb[6]_INST_0_i_2_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(6),
      I1 => \doutb[7]\(6),
      I2 => \doutb[7]_0\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(6),
      I1 => \doutb[7]_2\(6),
      I2 => \doutb[7]_3\(6),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(7),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(7),
      I4 => \doutb[7]_INST_0_i_1_n_0\,
      I5 => \doutb[7]_INST_0_i_2_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(7),
      I1 => \doutb[7]\(7),
      I2 => \doutb[7]_0\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(7),
      I1 => \doutb[7]_2\(7),
      I2 => \doutb[7]_3\(7),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOPBDOP(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(8),
      I4 => \doutb[8]_INST_0_i_3_n_0\,
      I5 => \doutb[8]_INST_0_i_4_n_0\,
      O => doutb(8)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel_pipe(1),
      I1 => sel_pipe(2),
      I2 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(2),
      I3 => sel_pipe(1),
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(8),
      I1 => \doutb[8]\(0),
      I2 => \doutb[8]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_3_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[8]_1\(0),
      I1 => \doutb[8]_2\(0),
      I2 => \doutb[8]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_4_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFE3FFFBFFFFFF8FF97E00B7FFFC1EFF1FD7DFFFFFFFFFFFFFFFE3FFDBFF",
      INITP_01 => X"1FB71FFFFFFFFFFFFFFFF7FFD8FFFFFE0FFA7F1827FFFFFF071FB7DFFFFFFFFF",
      INITP_02 => X"3FFF3FFFFFFF87FFB73FFFFFFF0FFFFFFFFFFFD7FFFFFF1FFB7FF80FFFFFFF03",
      INITP_03 => X"F830FFFFFF9FFC3FFF7FFFFFFFFFFFF6BFFFFFFF07FC039FFFFFAEFFFFFF1FF9",
      INITP_04 => X"FFFFCEFEFFFFFFF983FFFFFFFFFE3FFF7FFFFFFFFFFFD4FFFFFFFF0F00079FFF",
      INITP_05 => X"FFC7FFFFEDEFFFFFFFFFFFFFFFFF797BFFFF3FFFFF3EFFFFFFFFFFFFFFC5EFFF",
      INITP_06 => X"AFFFFF7FFFFFFFFFD6FFFCFE6FFFFFFFFFFFFFFFFFBCE7FF001FFFFF3FFFFFFF",
      INITP_07 => X"FFFF669DC9FF7E97FFFFFFFFFFFFFFE7FF69FFFFFFFFFFFFFFFFFFFFECEFFFE7",
      INITP_08 => X"77FBFFFFFFFFFF7FFF661F9FFF4F87FFFFFFFFFFFFFFEBFFE1FFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFD7FFCE799E7FFFFFFF003F0102393FFF0FEFF9FFFFFFFFFFFFEBFFE5",
      INITP_0A => X"FFFFB678F3FFFFFFFFFFFFCDFF88FFBEFFFFFFFF00000003F83FFFDF6BF4FFFF",
      INITP_0B => X"FFFF7C1F17F1F2FFFFFFBF7FFFFFFFFFFFFFFFFF8D00BAFC000000011EF80C68",
      INITP_0C => X"E05B4D3F79E707C0F0C7D009D11CFFFFFBCFBEFFFFFFFFFFFFFF7FCFDF1800FF",
      INITP_0D => X"5E87D7FF0FFFF760275DFD3040198CF944017C261EFFFFEBE426FFFFFF0FFFF8",
      INITP_0E => X"3BBE331FFFFFF8FCB7AFFF1FFFF0B8626F0CD118DC1CF8DA3E9CF4BF0FFFF7F3",
      INITP_0F => X"9A9D3804730397104464FFFFFBFFE0CF96FF3FFC798023AF113D3871085B6775",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFDDDDDDDDDDDDDDDDDDDD",
      INIT_01 => X"FFEFEFEFFFFFFFFFFFFFFFEFEFEFEFEFFEEEEEEEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FFDDDEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"EEEEEEFEFFFFFFEEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEEDEEFFFFFFF",
      INIT_04 => X"EEEDEEEEEEEEEEEEFEEEDDDDEEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFEEEEE",
      INIT_05 => X"FFFFFFFFFFFFFFFEDDEEEEEEFFFFFFEEFFFFFFFFFEEEEEFEEEFFFFFFFFFFFFEE",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFEFEFEFFEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_09 => X"EEEEEEEEEEFEFFFFEEEEEEFFFFFFFFFFFFEFDEDDEEFFFFFFEEDDEEFFFFFFFFFF",
      INIT_0A => X"EEEEDDEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFEFFFFFFFFFF",
      INIT_0B => X"EDEEEEEEFFFFFFFFFFFFFFFFFEEEDDEDEEFFFFFFFFFFFFFFEEEEEEFFFFEEEEEE",
      INIT_0C => X"FFFFFFFFFFEEDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEE",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFEFEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEF",
      INIT_0F => X"EEEEEEFFFFFFFFFFFFEEDDDDEEFFFFFFEEDEEEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEFFFF",
      INIT_11 => X"FFFFFFFFFFEEDDDDEEFEFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEFEFFFFFF",
      INIT_12 => X"DDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEFEFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDEEDEDDDD",
      INIT_14 => X"FFFFFFFFFFFEFEFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFEEDDDDEEFFFFFFEDEEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"EDEEFFFFFEFEFFFFFFFFFFFFFFFFFEFEEEEEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEFFFFFFFFFFFFFFFFFFFFEEEDDD",
      INIT_19 => X"FFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFEEDDCDDDEEDEEEDDDDDDDDDDDDDDDD",
      INIT_1A => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"DDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFE",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDEEFFFFEE",
      INIT_1D => X"FFFFFFFFFFFFFFFFEEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFEEEEFFFFFEFFFFFFFFFFFFFFFFEEEEEEEEFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFEEEEEEEEEEDDDDEEEEEEEEDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFF",
      INIT_21 => X"FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFEFEFEFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDEEFFEEEDDDFEFFFEFFFFFEFF",
      INIT_23 => X"EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"EEEEEEEEFFEEEEDEDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFEEEEDD",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFEEFFEEEDEEFFEEDDDDFFFFFEFFFFFEFFFEFEFEFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFEEDEEFEFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"DDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFEFEFFFEFEFEFEFFFFFFFEFEFEFFFFEEFEFFFFFFEEEEDDEEFFFFFFFFEEDDDD",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_2E => X"EEFFFEEEFFFFEEDDDDFFFFEEFFFFFEFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFEEEEEEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_30 => X"EEEEFFFFFFFFFFFEFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"EEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFE",
      INIT_32 => X"FFFFFEEEEEFFFFFEFFEEFFFFFFDDEEEEFFFFFFFFEEDEDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"FFFFEFEEFFFFFFFEFFFFFFFFFFFFFFFEFEFEFFFFFEFEFFFFFEEEEEFEFEFEFEFE",
      INIT_34 => X"FEFFFFEEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFEDDDEEFFFFEEFFFFFFFFFFFFFFFFFEFFFFFFFFFEEEEEFFFFFFFFFFFFFFEE",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"DDDDDDEEFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEEFEFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFEEFFDDEEEEFFFFFFEEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDDDDDDDD",
      INIT_39 => X"FFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEEEFEFEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_3A => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEF",
      INIT_3B => X"FFFFFFFFFFFFFFFFEEFFFFEEFFEEEEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDCCEDFFFFFF",
      INIT_3D => X"FFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFEEEEDDCDCDDDDDDDDDDDDDDDDDDDCCDDDDDDDDDDDDDCDDDCDCDDEEFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFEFFFEFEFEFEFEFEFEFEFFFFFFEFEFFFFFEFFFEEEEDDDDDDEEFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDCCDDEEFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDEEEEEDDDDDDDDDDDDCCDCEDFFFFFFFFFEFFFFFFEEEEFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEEEEEDDDDDDFEFFFFEEEEDDDDDDDDDD",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFEDDCCDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEEEEEFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"EEFFEFEEDDDDDDDDDDDDDDDCDDFFFFFFFFFFFFFFFEEEEEEEFEFEFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFEFFFFFEFEFEFEEDDDDEEEEEEFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFF",
      INIT_4D => X"FFEEEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFEEDDEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFEFEEDDDDFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"DCDDDDDCDDEEFFFFFFFFFFFFEEDDDDEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"EEEEDDDDDDEEEDEDEEEEDDDDDDDEDDDDDEDEDDDDDDDDDDDDFFFFEEDDDDDDDDDD",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFEFEECDDDEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEFFFFEEFF",
      INIT_56 => X"FFFFFFFFEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"EEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEEDDDDDDDDDDCCCCDDDDDDDDEEEEEE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFFFFEFEFFFFFDDDDDDEEDDEEDDEE",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFEFEECCCCEEFFEFEFFFFFFFFFFFFFFFFFFFEEEFFFEFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"DDDDDDDDDDDDDDDDDEDDDDDDDDDEDEDDEEEEEDDDDDDDDDDDEEFFFFFFFFFFFFFF",
      INIT_5E => X"AB9A9AABCDCDDEDEDECDCDCDBCBBBCCCDEEEDEFFDDEDDDEEDDDDDEDDDDDDDDDD",
      INIT_5F => X"DEDEDEDEDEDEDEDEEEEEEEEEEEEEEEEEDEDDDDDDDDDDCCCC9B9B9B9A9A9A9A9A",
      INIT_60 => X"EEDEDDDEEEEEEEEEEFEFFFDDBCDDFFEEEFEFEFEFEFEEEEEEEEEEEEEEEEEEEEEE",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFEEFEFFFFFFFFFFFFFFFFFFFFEECCBCDE",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"DDDDDDDDDEEEFFFFFFFFEEEDDDDDDDDCDDEEFFFFFFFFFFEEFFFFFFFFFFFFFFFF",
      INIT_64 => X"BCBCAB8A9B9C8ABDEEDDFEFEFEFEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_65 => X"CDCDCDDDDDDDDEDEDEACACBCBDBD9B9B5858585847477B4758585868ACCDBDAC",
      INIT_66 => X"FFEFEFCD67BCFFEFEFEFEFFFFFEFDEDEEFEFDEDEEEDECDCECECDCDCDCECECECD",
      INIT_67 => X"EEDCDCEEFFFFFFFFFEDCEEFEFFDDFFFFFFEEFFFFEFBCBDCECDCDCEDECDCDDEEF",
      INIT_68 => X"FFFFFFFFFFFFFFFFEEEEEEEEFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFFFFFEEEEE",
      INIT_69 => X"FEFEFEFFFFEEDECDDDEEFEEEEEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFE",
      INIT_6A => X"EFEEFEFFFEFEDDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDEEFFFFF",
      INIT_6B => X"DFBCBCBDBDBDACAC8A69696969598C588C7A6979ADBDBDCDCDCDBD9C9C9CACEF",
      INIT_6C => X"FFEFEFFFFFEFEFEFEFEFEFEFEFEFEFDECECECECECEDECECECDCDCDCDCDDEDEEF",
      INIT_6D => X"FEEEFFEEEEFFFFEFEFDEDEDECDBCCDDEDECECEDEDECEDEEFFFFFEFCD78BCFFEF",
      INIT_6E => X"EEEEEEEEFFFFFFFFFFFFFFFFFEFEFEFEFEFFFFFFEEEDDDDDDDDCDDEEFFFFFFFF",
      INIT_6F => X"DDDDEEFFFFFFFFFFFFEEEEEEEEFFFFFFFFFEEEDDEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFEEFEFEFFFFFFEEDD",
      INIT_71 => X"9B69697A8B7B9C596A69697ABDBDBDCDBCBDAC8B8B8B9CCEDEEEFFEEDDEEDEDE",
      INIT_72 => X"FFDECDBDBCBCCDCDCECECEDEDEDEDECEDEDEDECDCDDEEFEFDEBCBDCDBDAC9CAD",
      INIT_73 => X"ACBCBDACBDBCBDBDCECDBDCDCECEDEEFEFEFFFEFCCDEFFEFFFFFEFEFEFEFFFEF",
      INIT_74 => X"FFFFFFFFFEFEFEFEFEFEFFFFEEDDDDDDCCCCDDDEEEFFFFFFFFFFFFFFFFFFFFCD",
      INIT_75 => X"FFEEDDDDEEFFFFFFFFEEDDCCDDFEFFFFFFFFFFFFFFFFFFFFEEEEEEFEFFFFFFFF",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEFFFFFFEEFEFFFFFFFFFFEEDDDCDDFEFFFFEFFF",
      INIT_77 => X"6A6A7A7ABDBEBDBDCECEBD9B9C9CADDFEFEFFFDDBBCDDEDEDDDDDDDDDDDDDDDD",
      INIT_78 => X"DEDEDEDEDEDECECECEDEDFDEDEDFDECECDBCCDBDAC9C9CAC9C69598B9C7B8C59",
      INIT_79 => X"BDACACBCBDBDCDCEDEDEFFEFEFEFFFEFEFFFEFDEDEEFEFEFEFBD9B9A8AABDEDF",
      INIT_7A => X"FEFFFFFFEEDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFEFCD9BABBDCEBDCEBDBDCE",
      INIT_7B => X"FFEEEEDDEEFEFFEEFFFFFFFFFFFFFFFFEEEEFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_7C => X"DDDDDDDDDDEEFFFFFFFEFEFFFFFFFFFFFFDDDCDDEEEEEEEFFFFEEEEEFFFFFFFE",
      INIT_7D => X"BDBDAD8B8B8BBEDFDFCDBC9A9ACDDECDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"CEDFEFDFEFEFCEBCCDCEDFBD9CACACADAD7A7A8C9D8C8C6A6A7A7A7AADCECECE",
      INIT_7F => X"EFDEDECDEFDEEFEFEFFFEFDEDEEFEFEFDEAC9B9B9BACCECEDEDEDEDEDEDEDECE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => ram_doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFE083621F4A192981F0FE2E8F22020B4FFFFFC8FB0FFFEFFFFFCE8DCE59121",
      INITP_01 => X"FFDF5F6FFFFFFEFFFF7F0D1751A28FD818FFC020A63A183DFFFFFECFF6FFFFFF",
      INITP_02 => X"C280CB072609FFFFDFB36BFFFFE07FFF5F961CCAEEEFFC563FC01CCC900A50FF",
      INITP_03 => X"429236FFFCB807DDC0AFFB92A0FFFF7DFB25FFFF907FFFFF69F16209F8BC7C03",
      INITP_04 => X"FFFEBFFFFE9F3E2B314C6DFC3A07FF036AB994AEFFFFFD5F45FFFF9FFFFE7F5F",
      INITP_05 => X"3921FFFFFAB07A7FFC3FFFFE30DB5B5AC741FC86075B702AB901A1FFFFF79426",
      INITP_06 => X"63B6F5B14F66198917FFFFBEF05C7FFCFFFFE101DA8B312F65E88179B7D9522F",
      INITP_07 => X"C1E2B3E0D25979238D0BA78F1E6984DFFFFFBDF09A3FFFFFFFE5E31294B6297F",
      INITP_08 => X"39F2E7E3FF7C3F844C4BD8EE1F3823B982715FE8389285FFFFF9F29B47FFFF7F",
      INITP_09 => X"18F3353407FFFF1BFD6B710FE069E527D8A297603F3E6FE7529873A3B267FFFF",
      INITP_0A => X"985F85B87F707DEEEF6EA407FFFFF6132DFEFFE398E978E04490271FF54DBA5D",
      INITP_0B => X"FF066EECC41F45A26CD804F36AF99CE55F6827FFFFB613CC7E1F3FF315B3C903",
      INITP_0C => X"0EFFFFF1AC1CCD3073EF50069002207F34FDB151DF73654595EFFFFFD16993FF",
      INITP_0D => X"83289880B4BE014AFFFF83ACD24DF833F70BAEAFE1B0A6521502BEDBFC6D05EE",
      INITP_0E => X"92560BF9BCA6CF130ED7D0290535E9FFFF9E08A7002080179B8F422669A698F4",
      INITP_0F => X"ECD476767FBFA5F0A7FFA67E732B7C060753C43AC30DFFFFE3CEDEB96BFFAFB1",
      INIT_00 => X"DEDEDDCDCDEEFFFFEEDDEEEFEFBDAC9BBDBEBEADCEBDBECEDFDFDFEFEFDFEFEF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDD",
      INIT_02 => X"FEEEEEEEFFFFFFFFFFEEDDDDDDEEFFEEFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFEE",
      INIT_03 => X"AC9B9B9A9BCDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEF",
      INIT_04 => X"DEDFEFBD9BADADADAE8C8C8C9D9DAE9C7A6A7A8BCFCECEDFBDBEBD8B7B7BCFDF",
      INIT_05 => X"EFFFEFEEDEEFEFEFFFDECEDFDFDFDFDFDEDECEDEDEDEDEDEDEDFEFEFEFEFDECD",
      INIT_06 => X"DDDDCDACBDACAD9DBEBDBEBECFBDBEBECFCFDFEFEFDFEFEFFFEFDECDDEDEEFFF",
      INIT_07 => X"FFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFEEEEEDDDDDDDDDDDEDECDBBCCEEEE",
      INIT_08 => X"FEFFEEDDEEFFFFEEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEFEFFFEEE",
      INIT_0A => X"8C7B8C7B9CADBFAEADADBEBEDFCEBDCEBDBEBE9B8B8BCFCFBEBDCEBDBDDEDEDF",
      INIT_0B => X"EFCECEDEEFEFEFEFDFDEDEDEDEDEDEDEDFDFEFEFEFEFEFEFEFEFEFBD9BACADAD",
      INIT_0C => X"ADADBEBECFBEBEADCFCEDFEFEFEFEFFFEFEFDEDEEFEFEFEFEFEFEFEEEEEFEFEF",
      INIT_0D => X"FFFFFFFFFFFFFFFFEEEDDDDDDDDDDDDDDDDDDEDDBCCCDDDDCCDDCC9A9B9CAEAE",
      INIT_0E => X"FFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEEEFEFFFFFFFFFFFFFF",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEFFFEFEFEFEEEFFFFEEEEFFFFFF",
      INIT_10 => X"ADCECFADCEBDCECEBDBDCEADBEADDFCFCEBDBDCDCDEFDEDEDDDDDDDDDDDDDDDD",
      INIT_11 => X"EFDFDEDEDEDEDEDEDEDEEFEFEFDEDFEFEFEFEFCEACACACAC69697B6A8B9DBEAD",
      INIT_12 => X"EFDFDFEFEFEFEEEFEFEFEFEEEFEFEFDEEEEEEEDEDEEEEFEFEFDECDDEEFDFDFEF",
      INIT_13 => X"EEDDDCDCDDDDDCDCEEDEDEDEDDDDDDCCDDDDCD9BAC9C9DAE9D8B8B8B9CADBE9B",
      INIT_14 => X"FFFFFEFFFFFFFFFFFFFFFFEEEEEEEEEEEEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"DDDDDDDDDDDEDDDDEEEEFFFFEEEEFEFFEEFFFFEEDEEEFFFFFFFFFFFFFFFFFFFE",
      INIT_16 => X"CDBDBDACACACBECFACAC9B9ADEEFDEEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"CEDEEFEFDEDECDEEFFEFFFCEDEBDAC8A698B8B697AADAD9C9CBEBDBDBDCEDEBC",
      INIT_18 => X"EFEFEFEFEFDEDEDEDEDEDEEEDEEEEFEFEFDEDEDECEDEEFEFEFEFEFDEDEDEDEDD",
      INIT_19 => X"DECCBCDEEECCCDDDDDEECD9AACAD9CAEAD8B8B8BADCEBD9BDFEFEFEFEFFFEFEE",
      INIT_1A => X"DDEEEEFEEEEEEEEEEEFEFFFFFFFFFFFFFEFFFFFFFFFFFFFEEDDDDDDDDDDCDCDD",
      INIT_1B => X"EEFFFFFFFFEEFFFFEFFFEFFFEFDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"8A8A7968CDEEDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDEDDDDDDEEFF",
      INIT_1D => X"DEDEEFCDCEBD9B797BADAD69698B8BACACCEBDCDCDBDCECECDCDBDBDACACBDCE",
      INIT_1E => X"EFDEEEEEDEEEEFFFEFDEDDCDCDDEEFDEDEEFEFDEDEDEDDCDDEDEDEDDDDDDCCCD",
      INIT_1F => X"DDDDDEAB9BAD9D9DAD8B9B9CADCEBD8ABCCEDECDDEEEEEEEEFEFEFEFEFEFEFEF",
      INIT_20 => X"FEFFFFFFFFFFFFFFFEFEFEFEFEFEFEEEEEDDDDDDDDDDDDDCDEAB89CCEFDDDDDD",
      INIT_21 => X"DEEFCDDEFFEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDEEEEFFFFFEFEFF",
      INIT_22 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFFFFFFFFFFFEF",
      INIT_23 => X"AD9C7A69795768DECDCECDCDCDACBCCDCDBDBDBDACACACBD9C8A6879DEEFEEDD",
      INIT_24 => X"FFDECDCDDDDEEFDEDEEEEFDEDEDDCDCDCEDECDCDDECDDDDDEFDEEFCEDEDEBDAC",
      INIT_25 => X"AC8B9C9C9CBEBDACBCDEDFDEEEEEEEEEEEEFEFDEEFEFFFEFEFDEEEEEDEEEFFFF",
      INIT_26 => X"FEFEFEFEFEFFFFFEDDDDDDDDDDDDDDDDDEDEABAACDDEEECDCCDDEFCEACACADAD",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEEDDEEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFEEFEEEFFFFBC8ABD8AACFFEFDDEE",
      INIT_29 => X"DFDEBCBCCDBCACBDBDBDCDCDACACBDBEBE8B689BEFDEDCDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"EFEFEFEFDEDECEDECDDECDDEDECCDDDEEFEFDECDCEDFDFDFAD9C7A698B9BABDF",
      INIT_2B => X"BDDEEFDEDEEEDEDEDEEFEEDEDEFFFFEFEFEEEFEFDEEFFFFFEFDEDEDEDEEFEFDE",
      INIT_2C => X"DDDEEEEEDECDCDDDCEEFBD898ABCEFEFDECDDEDFCEAC9B9CAD9CAD9C9CBECEBD",
      INIT_2D => X"FFFFFFFFFEFEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFEFEFEFFFFFFFF",
      INIT_2E => X"DDDDDDDDDDCCDDEFFFFEFEFFEEFFEF89798B798ADFFFDEEDEEFFFFFFFFFFFFFF",
      INIT_2F => X"BDBDCECE9BACBECFAD8B69ADEFDDCCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"DFDFCEDECD9BBCDEEFDEDECECEDFDFDF9C7A7A7AACDFDFDEDECEBCBCCDCDBDCD",
      INIT_31 => X"DEEFEFDEDEEFFFEFEEDEEFEFEFEFFFFFEFDEDEEFEEEFEFDEDFDEDEDEDECECEDE",
      INIT_32 => X"DEBD897979678ADEEFDFCDDEEFCE9CACADACBDBDACBECECEBDCEDFEFEFEFDEEE",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEEFFFFFFFFDEDEDEDEDEDEDEDE",
      INIT_34 => X"FFFEFFFFEEFFEF798B7B8B7AACEFEFEEEEFEFFFFFFFFFFFFFFFFFFFFFEFEEEEE",
      INIT_35 => X"6A7B7ABEDFDEDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEF",
      INIT_36 => X"EFEFDEBDBDDFCFCF9C6969698ACEEFDEDECEDEBDBDCECECEBEBEBDBE79797A7A",
      INIT_37 => X"DEDEEFEFEFEFFFFFEFEFEFEFEFDEDECDBDBDBDBDBDACBDCEEFEFDFCDAB9ABCEF",
      INIT_38 => X"BDEFCEBDDFCECECEBEACBDBDACADBDBEBDCEDFEFEFEFDEEFEFEFEFEFEFEFEFEF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAC9B8AABCDDFEFEFCE8A47697936368A",
      INIT_3A => X"7B7B9D7B8ADFFFEDEEEEFEFFFFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFEFFFFEEFFEF8A",
      INIT_3C => X"9D9D8B587ADFEFCEDECDDECDBDDEDECDBEBEBDBD68584747596B6ABECEDEDDCC",
      INIT_3D => X"FFEFEFEFDEDECEBDACBCBDBDAC9BACCEDFEFEFAC9BACBDEFEFDFBDAC9BBDADBE",
      INIT_3E => X"BEACADBDACACBDCEBDCEDEEFDFCDCDDEEFEFEFEFEFDEDEEEDEDEEFEFEFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEFBC796757688AACBDBE8B7A47698B58476879BDBDBCBCBDCECE",
      INIT_40 => X"EEFEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFEEEFEFFFFFFFFFFFF",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDEEEFFFFEFEFEFFEFFFEF8B8C9D9E9D9BCDFFFE",
      INIT_42 => X"DFBCCDCDCDDFDEBDBEAEBEDF8B8B7A6A7B7C6ABFDFDEDDDCDDDDDDDDDDDDDDDD",
      INIT_43 => X"CECEDFDFBE9CADDFDFEFEFAC9BBDBDCEDFDFBDAD9BAD9C9CAEAD9D9CBDDFDFDE",
      INIT_44 => X"BECEDFEFDFBCBCDEDEEFEFFFEFDEDDDEDEDEEFEFEFFFFFFFFFEFDEDEDEDECEBD",
      INIT_45 => X"68685757586868697A9B7A7B8C6958588A9CBCCEBDBDCEACBD9CBECFBEBDBDBE",
      INIT_46 => X"FFFFFFFFFFFFFFFFEEFEFFFFFFFFEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFEFAB67",
      INIT_47 => X"EEEEDEDDDDEEEFFFFEFEFFFFFFFFEF8BAEBF8D8C7A9AFFFFFFFFFEEEEEEEFFFE",
      INIT_48 => X"BDBDBDCE8A9C474779ACBDCECEDECDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_49 => X"EFEFEFBDBCCEBDCEDECECECDACACACAD9C9CADBDCFDFCFACDFCEDFEFDFDECECE",
      INIT_4A => X"EFEFEFEFDEBBDDDDEDEDDDFFEFEFFFFFEFDEDEDECDDEDECEBDCFDFDFDFCECDDE",
      INIT_4B => X"9C7B8B587A8B8BAD9CACBDCFCECFBE68ACACADBEACADBDCEACBDDEEFDFCDCDDE",
      INIT_4C => X"FFFFFFEEEEEEEEEEEEDDDDEEFFEEEEFFEFFFFFEEFFDD898979ACBE8B487B7C8C",
      INIT_4D => X"FFFFFFFFFFEFDE7A9C9D8C7A7978FFFFEEFFFFFEEDDDEEFFFFFFFFFFFFFEFEFE",
      INIT_4E => X"589BACCEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEDDDDEEFFFF",
      INIT_4F => X"CECDCDBDACACACADAC9C9C9CACCECEBDCEBDDEDFDFEFDFBDBDBDBDCE8B8C486A",
      INIT_50 => X"EEEEDDFFEFEFFFFFEFDEDEDECDCDCEBDCEDFDFCEDEDEDEEFEFEFEFBDBDDFCEDF",
      INIT_51 => X"ADBDBECFAD9CAC8B9C9B8B9B8A9CBDDFDFCEDEEFDFBCBCDEEFDFEFEFEECCEEDD",
      INIT_52 => X"FFEEEEFFFFEEEEEECCDDDDEECC8889CDDECECF9C596A6A8C7A587A8CADCFCECE",
      INIT_53 => X"9CAD7B7A7968EFFFFFFFFEFEFEFEEEEEFFFFFFFFFFFFFEFEFFFFFFFFEEEEFFFF",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFEFFFFEEFFEEEFEF79",
      INIT_55 => X"ACAD9CAD9CBEBDADCEBDBDACACCECEAC9B9B9BAD8B8C587B799BACCEDEDEDDDD",
      INIT_56 => X"EFDEEEDEDEDEDFCEBEBD9B8BBDDEDEDEEFDFDFBDBDDFCEDFCEDFDECECDACACAD",
      INIT_57 => X"9C8B8A9B8BACBDDFDECDCDDEDECEDEEFEEDEDEDEDECDDEDEDEDEDEFFEFEFFFEF",
      INIT_58 => X"DEEECCDDDDCDDEDEDFDFEFCE9B7A687A7A7A9DCFBECECFBE8BADCECEAD8B9B9B",
      INIT_59 => X"FEFEFEFEFEFEEEEEFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFEEEEDDDD",
      INIT_5A => X"DDDDDDDDDDDDDDDDDDCCDDEDEEFFFFFFEFEFEEEEEEFFEF7A9CAE7B6A8A68DEFF",
      INIT_5B => X"AC9BAC9B8ABDCECEBDACACBDBE9D597B9CBDBDDEDECDDDDDDDDDDDDDDDDDDDDD",
      INIT_5C => X"CE9B797ABDDFDFDEDEDEDEBCBDDECEDEDEEFEFEFEFCEACBDADAD9CAD9CADAC9C",
      INIT_5D => X"DFDFDECECEDEDEDEDEDEDDDEDFDFDFDFDFDFCEEFDEEEEFEFEFDEEFEFEEEFEFCE",
      INIT_5E => X"9BBDFFEFCEBD8A79698BADBE9CBEDFBE8AADBEBEBEBDAC9CBEBDBDCECECECEDF",
      INIT_5F => X"FFFFFFFFEEEEEDEDEEEEEEEEFEFFFFFFEEFFFFEEDDDDDDDDDDFFEEDEDEEFEFCE",
      INIT_60 => X"DDEEEEFFFEEEEEFFFFFFFFEEFFFFCE8B9DBE7B6A8B68ACFFFFFFFFFEEEFEFFFF",
      INIT_61 => X"CEBDACBECFAD7B9C9CACBCCEDECDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"DDDECEBCBDDEDEDECDDEDEEFFFDFBDBDBEAD9CAD9CAD9C8BAC9BACACACBDCECE",
      INIT_63 => X"DDEEEEEFEFEFCFCFCFCFCFEFDEDEEEEEEFDEEEEFDEEFEFCEBE9C8A8BACBDDEEF",
      INIT_64 => X"588A8B9CADCFBEAD8B9C9C9CBECEADACADACBDCECEBDBDBDDEEFEFDECEDEDEDE",
      INIT_65 => X"EEEEDDDDEEEEDDDDDDFFFFEEDDDDDDDDEEDDCDCDDFBC899B799BDFDFDEDEBCBB",
      INIT_66 => X"FFEFFFEEFFEF8A9CADBF8C6A8B587ADFFFFFFEEEFEFFEEDDEEEEEEDEDDDDDCCC",
      INIT_67 => X"9B9BACCEDFCDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFEEEEEEFF",
      INIT_68 => X"CDDEDEDEEFCEBDCEBE9C9CADAEADAD9CAD8B9BACACBDCECEBDACACADAE8C8BAD",
      INIT_69 => X"9CAEBEEFDEEEEEEEFFDEDEDEDEEFEFCFAC8A797A8BACCEDFDDDECEBCCDDEDEDE",
      INIT_6A => X"9B8B9BACBEBDACBDBDADBDBDBDCEDFCECDCDDEEFDEDEDEEFDDEEFFFFFFEFAD9C",
      INIT_6B => X"EDFFFFEDDCDDDDDDDDDDEFDEAC5746AD8A8ACEDEDEDEDDDD7A8B8BADBEBD9B9B",
      INIT_6C => X"ADAE8C6A7B6969ADEEFFFFFFFFFFFFDEEEDEDEDEDDDDDCDCEEEEDDDDEEEEDDDD",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEEEEEEEEEEDDDDFFEEFFEFFFDD78AC",
      INIT_6E => X"9C8B9C9CAD9CADAD9C7A8A9BACBECFDFDFBDADADAD7A7B8C9C8AACCEEFCDDDCC",
      INIT_6F => X"FFDEEEEFDEEFEFCEAC8A7A8A9BBEDFCEDDDECDBDCDCEDECDDEDEEEEFDEBDBCCD",
      INIT_70 => X"CEBDBDACACBDDFCECECEDFEFDECDDEEEDDEEEFEFEFDF8B7A8B9CBDEFEFEEEEEE",
      INIT_71 => X"DDCDDECD8A57577A6957BDDEDEDDDDDCAC8B9C9CACAC9CACAC9CBDCEDFDFBDCE",
      INIT_72 => X"BBDEFFFFFFFFFFFFFFFFFFEFEFEEEDDDFFFEEEEEEEEEEEEEEEEEEEDDCCDDDDDD",
      INIT_73 => X"DDDDDDDDDDDDDDDDFFEEEEDDDEEEDDCCEEEEEEFFEEAB78ACADAD9C7B7B7A6A9C",
      INIT_74 => X"AD9CBDBEBDBECEDFCEACACACAD8B8C8C9C8A9BCDDECDDEDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"ACACADADADDFEFDFCDDECDCDCDDEDEDEDEDEEFEFCDACBCBD8B697A697A699DBE",
      INIT_76 => X"BDDEDFDEDEDEDEEEDDEEDEDFEFEF9B8A9CADBDEFEFEEEEEEEEDEDEEFEFEFEFCE",
      INIT_77 => X"4736ACCECDCDDDCBEF9B9B798ABDBDACACACBDBEDFEFCECEDFCECEACBDBDDECD",
      INIT_78 => X"CDCEDEEFEFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDDDDDCCDEEF79365858",
      INIT_79 => X"FFFFFFEFEEEEDDDDDDDDDDEFCC8889ACCEBEAD8C7B7B6A7A8ABCDEDEDEEFEFDE",
      INIT_7A => X"BE8AACADAD9D9D9DBEAD89CDDFCDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7B => X"DECDCDDECDDEDEDEDEEFEEDECDABBDCD9C7A5869586A9DADADADAD8B8A8BBDBE",
      INIT_7C => X"DDEFEFEFEFFFBDACAC8AABEFDEEFEFDEEFDEDDDEDEDEDEBDBDBECFBEACADCEDF",
      INIT_7D => X"CFBD9BACACBD9B9BADACBDCECECECDCEDFCECEBDBDCECEDEDEDEDEDEDEDEDEDE",
      INIT_7E => X"FEFFFFFFFFFFFFFFFFEEDDDDDDDDDDDDDCDCDEDE7957695959599C9BBDDECDCC",
      INIT_7F => X"DDDDDDDDAA7878ACCEAD9C8C6A7A8B7B9BACACABABBDCD8A9A9B9BABBDEFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E4CAA856FFFF0E9A2DAAE8FFBFD6E609F1DEFDFD887C6ABF4CB8EABFF9FFFFFD",
      INITP_01 => X"441CE01D66873C82A81377FFFFF749BEBC00FF03E9FA5755936E41A61C8DB025",
      INITP_02 => X"1F3D82747478F27C38717D790462F5AC806FFFFF5BA0BD7506FF1DBBF71A097F",
      INITP_03 => X"FFFFFDBF130D94E1E6ADB0168D61FE3AE01C4F8279C286C29EFFFFF9B0AC8950",
      INITP_04 => X"01C766E403630FFFFFE4BF9A8B1BFE402180D2AD2EE00D229C4DD9F9488C050F",
      INITP_05 => X"54DBC394F1E7657FDE6E5C81C5B9FFFFF27E075CBDFBD9911D517FD4FDCF959D",
      INITP_06 => X"FB853320D9C84167C597BF93269500C36CF780DC99FFFFFFC1FA73C355C7BA91",
      INITP_07 => X"81E818FFFFFFE1F5BAC8953CBF9745974AB03E54140048427081DA12FFFFFFC1",
      INITP_08 => X"87F8FCC0CEB0A2037315FFFFFFF0F7671A139BAA80A4B82126FD14F400CF19B4",
      INITP_09 => X"D1C68F4FDACEEDFFD8EC010BF18A0744C9FFFFFFF8F1F7BF689FE6B8FFB83968",
      INITP_0A => X"FFFFF3E0513C3064357D9372B2FC4766DB810A051B018D13FFFFFFF3F0A36619",
      INITP_0B => X"287BBCDB2E3BFFFFFFF3FB40B74E52BE43E1FA4DB7B3775B1B9A6306838E93FF",
      INITP_0C => X"15542F73F09A082EEBBDC1FF78FFFFFFFFF66295E6EB51446D508D61F7F6DA08",
      INITP_0D => X"8DA7975AD0DD03DDBC0063DC9B802D8263C6902AFFFFFFFBF3985C42254A1E06",
      INITP_0E => X"7CD7FFFFFFF1F00632CDEE99CD37DB5E8767CCFB0079826B269066FFFFFFF3F5",
      INITP_0F => X"F019017A0CD0E87821FFFFFFE1F04B7C7F352D96BBE56EB7E7E04A938DA062A5",
      INIT_00 => X"7AAC9BBDDEEFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFEEDE",
      INIT_01 => X"EEFFDECCBCBDDFCEDFAD7A696A8BADAD9C9CAD8B8A8AADBE9C5757587A6A5948",
      INIT_02 => X"CD9AABEFEFEFDFEFEFCDCDDECDDECEBDBDBDBEAD8BACCEDECDCDDEDFDEDEDEDE",
      INIT_03 => X"BDBDBDCEDFDFDECDDFCECECEACCECDDEDFDFDFDEDEDEEEEFEFEFEFEFEFEFDEFF",
      INIT_04 => X"FFEEDDDDDDDDDDDDDCDDCDCD57353648484759698ADEDDDEDFDFBEBDADCECECF",
      INIT_05 => X"CECEBEAD9C7A696A9BACACBDBDCECE9B9BACAC9B9BCEFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEFEFEFFFFFFFEFDDCCCDEEDDAB9AAB",
      INIT_07 => X"EFBD69687A8CADADADADBE9C7A7AADBE9C5858475837272658ACACBCCDDDDDCC",
      INIT_08 => X"DFCDCDDECDDECEBDCECEBEAC9BACCEDFCDCDDEDEDEDECDEFEFEFDDBCBDDEEFEF",
      INIT_09 => X"CEBDBDCEBDDFCDCDCEDEDEDEDEDDDEEEEFEFFFDEFFFFFFEFFFDDCDDEEFDEDFEF",
      INIT_0A => X"DCDDDDDE68586A6A6A6A697A8AEFDEEECFCEBDACACCEDFCFBEBDBDCEDFEFDEBD",
      INIT_0B => X"9CACBDCECEDFDF9C9CACAC9B9BBDEFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEDDD",
      INIT_0C => X"DDDDDDDDDDDDDDDDDDDDDEDEEEFFFFFFEEDDCCDDEEDECDCDCDBDACBDCFAD7A69",
      INIT_0D => X"9C9CAD8B7A7A9C7A253669697B594848699C9BBDDECDDDDDDDDDDDDDDDDDDDDD",
      INIT_0E => X"BCBDAC9B9BACBDCEDEDEDEDEDECDBDEFEFDECDDDDEDFEFEFEFCE7A7A9CADBEAD",
      INIT_0F => X"DEDEEFEFDEDEDEDEDEFFFFEFEFEEFFEFDEEEEFDEEFDFEFEFEFCECEDECEDEDEBD",
      INIT_10 => X"4748475868DEDEDEDEBDBCBDACCEDFCECECEBDBDCEDEDECDBDACACCDCEDFCDBC",
      INIT_11 => X"ADACADACACACCDEFFFFFFFFFFFFFFFFFEEEEFEFFFFFFEEDDDDCCDEDE68475947",
      INIT_12 => X"DDDDDDDDDEEFFFFFFFEEDDDDDDDEEEEFCDCECDCECEAC7A7AADBECECFBDCEDFAD",
      INIT_13 => X"36364725696B7B7B7A8A789BDFDDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"CECEDEDEDFCEBCCDEFDEDEDEEFDFDFEFFFDFACACBEBEAD9C8B8B9C8B8B8B7A25",
      INIT_15 => X"FFDE89CDEEDDFFFFDEEEEFDEEFDFEFDFEFDEDEDEDEDECEBDBDCECECECECEDEDE",
      INIT_16 => X"DEBDCECEBDBDCECEBDCECECECEDEDEDECEBCCECEDFDFDFDEEFDFDEDEDEDEDEEF",
      INIT_17 => X"EEEEEEFFFFFFFFFFEEFEFFFFFFFFEEDDDDCCCDDEBD69696A7A6A696868BDDFDF",
      INIT_18 => X"FEEEDDDDDDDDDEDEEEDEDECEBDBD9C7ACFDFDFDFCEDFDFADACBDCEBDACAC9BBD",
      INIT_19 => X"6979689ADECDCDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFF",
      INIT_1A => X"CDCDDEDEDEEFEFDFDFDEBDBEBEAD9C7B8B8B8B698A8B692537474736596B5A59",
      INIT_1B => X"EFDEDEEFEFEFEFEFEFDEDEDECDDECDBCACCEDFDFDFDFDECEDECEDEDEDFDECDCD",
      INIT_1C => X"ACCEDFDECECDCDDEBDACCDACBDBCCEDFEFDECDCDCDDDDEDEFFDE67ABDEDEFFEF",
      INIT_1D => X"FFFFFFEEFEFFFFEEDDFF9A78CE9C474747363636469BDEDEDEBCBDCDBDACACAC",
      INIT_1E => X"DECDDDDDCDDFCE9BCFDFDFDFDFEFDFBD8BCEEFBDACAC9BBCDDDDDDEEEEEEFFFF",
      INIT_1F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFEEDDDDDDDDDDCD",
      INIT_20 => X"ACBCBDCEAD9C9C8B8B8B693647474747474747363759596A6979688ADECDDDDD",
      INIT_21 => X"EFDECEDECDCDCDBCACCEDFDFDFDECECEDECDCECECEDFDFDEBCBCDDDDDEEFCEBD",
      INIT_22 => X"CEBCCEBCBDBDDFEFDFDEDEDEDEDEDEEEDEFFDEDEDEDEEFEFBDACCDEFEFEFEFEF",
      INIT_23 => X"CDEF56349BCE79698A796867579ADEDEDFBDACACCEBDBDACBDCDCEDECDBCCDDE",
      INIT_24 => X"CEDFCEDEEFDECECE9CCEEFBDACBDABCDDDDDDDDDDDDDEEEEFEFFFFEEEEFEEEEE",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDCDDDEEEFFFEEDDDDDDDDDDDDCDDDEEDEDDCDCDBD",
      INIT_26 => X"8B8C69363625477A69695869597B5A6A7A472468DECDCDDCDDDDDDDDDDDDDDDD",
      INIT_27 => X"BCCEDFCEDECECDDEBDBCDEDEDEEFEFDFCDBCDDDEEFCE9B9B8A9AACBD9C8B9C8B",
      INIT_28 => X"DEDEDEDEDEDEDEEFEEEEFFEFFFDFCECDCEBDBDBD8ABCDFEFEFDECEDECDDECDBC",
      INIT_29 => X"BD8A68574589DDDEDECDBDABBDBDBDBDCECECECEBDBCCDDECD9B9BABBCCDCDCE",
      INIT_2A => X"CECEDFBDBDBC9ACEDDDDDDDDDDDDDDDDDDEDEEDDDDEEEEDDEEDE5656578A79AD",
      INIT_2B => X"DDDDDDDDCDCDDEEEEEDDDDDDDDCDCDDDDDDDCCCDEFDECDCECEDFCEDFDFBCBCDE",
      INIT_2C => X"9B8A9B7A487A6A5937265857CEDDDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"BDBDCEDFDFDFDFDFCEEFCEDFDF9CAC9B68ACBC9B8ABDDE9B8A9C6A263737368B",
      INIT_2E => X"EEEEDEEFFFEFACBDCDCEBD79358AEFEFEFDEDEEFCEDFDFCECECEDECECECECEBD",
      INIT_2F => X"DECDAB9BBDCFCECEBDCEBDACCEDFACDFDFBD9BBDBDACDFDEDFEFDFDEDEEFEEDE",
      INIT_30 => X"CEDFFFDFDEEECDEFDEDDDDEEEEEDDDEDDFDF47473658698B9C585836469BDEDE",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDCDCDDEDECDBCCDCECEDEDEBD9BCDCECEDFCEBDBD9B9B",
      INIT_32 => X"37265857BCDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"DFDFDFBEBDBDBDBDBCAC8AACCEEFDF8A8A9C69263736367A8B8A9B7A47593827",
      INIT_34 => X"BCCEBD68358ADFCEDECECEDFCEDFDFBDBECECEBDBDBDBDBCBDBDCEDFDEDEDFDF",
      INIT_35 => X"BDBD9B9BBDCEBDCEDFCEACCECEBDDFDEDEEFEFEFEFEFEFEFCCCDDEEFFFDE9B9B",
      INIT_36 => X"DDDEEEFFFFFEEEEEEFCE57475858584736477A7957BCDEDEDDCDBCACBDCFDFCF",
      INIT_37 => X"DDDDDDDEDEDECDABCDCDBDCDDFCEBDCEDFDFCEBDBDCEAD9CADBDCEACBCBCAACC",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"DFAC9BCFEFEFDF8A8A8B69363726367A8B8B8B7A3748382727265858ACDEDDEE",
      INIT_3A => X"DECDCEDFCEDECEBDBDCDBDBDBDBDBDBDBDCDCEDECECEDEDECECEDFBDACAC9BAC",
      INIT_3B => X"BDBD9BBDCEBDCDCDDFEFEFEFEFDEDEEECDDDEEEEEFCD9A89ACBDAC573589CECE",
      INIT_3C => X"DFAC46475847698C7A7A7A7A68CEDEDEDECDBDBDBDDFEFCFDFCEBDACBDCDACAC",
      INIT_3D => X"ACBDCECECECECEDFBDBD9B9BBDCECEACBEADBDACBDCDABBCFFEFFFFFFFFEFEFE",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDECDDEDECD",
      INIT_3F => X"8A8B69373636477A8B9C8C6A48595A59273758699BDECDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"BDBDCDCECEBDBDBDCDCEDECECDBDCDCDBDBCDFCEAC9B8ABDCECEDFEFDFDFDF8A",
      INIT_41 => X"EFDFDEDEEEDECDDDEEEFEFEFFFFFDFDFEFEFEFDFCDDFFFEFDEDEDEDECECECEBD",
      INIT_42 => X"8B5958698ADFDEDEEFBDBCBDBDCFEFCFCEBDCEACACACBDBDCECEACBDDFCECEDE",
      INIT_43 => X"BDBE9CBDCECEBDACADBDBDBDCDCDACBCFFFFFFFFEEEEFEFFFFAB35575748477B",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDCDEEEFCDACBDBDBDBECECEAC",
      INIT_45 => X"8B8C7B59485A7B6B6B6B7B8BBDEFDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_46 => X"CECEDEDECDBDBDACABACCDCECDBDBDEFDFDFDFEFDFDFDF8A8A8B69373637588A",
      INIT_47 => X"EEDEDEDEEEFFFFFFFFFFFFFFFFEFEFDFEFDEDECECEDECEBDBDBDBDCECDBDBDBD",
      INIT_48 => X"DE9B9BAC9B9CBEBECFBDCEABABBCCEDECECEACBCCECEDEDFEFDECEDEEFEEDEDE",
      INIT_49 => X"ADBECECEBDACABBDDFDFEFFFFFFEFEFFFFBC67574669699DAE7B7A7A9BDEDEDD",
      INIT_4A => X"DDDDDDDDDDDDDDDDDDCDDEDECDDEDEABBDBDADBDCECFCFACCECEBDCEDFBDBDBD",
      INIT_4B => X"7B6A6A7AACDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"9BBDBDCDDEDFEFCEDFDFDFDFDFDFDF7A8A8B593726487A8B8C8C7B4949596B6A",
      INIT_4D => X"FFFFEFDEDEDEEFEFEFDECECDDEDFCEBDBDBDBDBDBDBDBDBEDEDFDFDECECDCDBC",
      INIT_4E => X"CFCEDECDCDDEDFDFDFCEBDBCCEDFEFEFDFDEDEEFFFEFDEEFEFEFEFEFEFFFEFFF",
      INIT_4F => X"CEDEDFEFEEEEEEFEFFDEBC351436697B8C7A6A4779DEEFEEEFBCBCBD8B799CBE",
      INIT_50 => X"DDDDDEDEDDDEDEBC9CAC9B9CACACBDADBDBDACBECEACBDCEDFDFBEBDBDBDACBD",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_52 => X"CDDFDFDFDFDFDF8A8A8B592726588B8B8C8C7B4849496B6A7B596979ACDFDEDE",
      INIT_53 => X"EFDECDBCDEDFDFBDCECECECECEBDBECEDFDFDFCECDCEDECEACDECECDDEDFDEAB",
      INIT_54 => X"CEBDACACBDDEDECEDEDECDDEEFEFEEEEDEDDEEEEEEEFEFFFEFFFEFEFEFDECDEF",
      INIT_55 => X"FFEEEE78689C8C6A7B8B7B6879DEDECDEFAC9B9B6857799BACACBDCDCEEFDFDE",
      INIT_56 => X"CFBE7A9CCFCECEADCEBEBDBDBDBDACCDEFCE9B9BBDBDACACCECEDEDEDDDDDDEE",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDEEEDE",
      INIT_58 => X"8A8B592626598C7B8C8C6A3849597B6A7B486979BCDEDDCDDDDDDDDDDDDDDDDD",
      INIT_59 => X"BDBDCECECECECECFCEDEDECEBDCEEFEFCDDEDECDCEDECDCDBDEFDFCEDEEFDF8A",
      INIT_5A => X"DECDABBCDEFFEFEFFFDEEFEFDEEFEFFFFFFFEFEFDEABABEFEFDECDACDFDFDFBD",
      INIT_5B => X"596A696968CDDDEFEFAC8B8A69698A9BBDCDCDBDBCDECDCEDFCDCDBDCDDFEFDE",
      INIT_5C => X"BDACAD9BACBDBCBDCEBD8A8BACADADBD9CADCEDEDEDDDDDDEEFFEF8A577A6959",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEDEDDDEBEBE7A9CBEACACAC",
      INIT_5E => X"8C8C7B6A486A7B6A7A697A8ADFDEDDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"BDBDCDBDBDDEEFEFEFDEDFDEDEDECDCDDEDEDEDEDEDFDFAC9C9C7B6A6A7B6A9C",
      INIT_60 => X"EFEFEFEFDEEFEFEFEFEFEFEFDECDDDDEDFDECDBCDFEFDFACBDBDBDBDBDBDBEBD",
      INIT_61 => X"DF8AACAD9C8A8A8BACACBCCDBCDECEBCCEDEDFDECDDEEFDECDBCABBCDEDEDEEF",
      INIT_62 => X"BDBD9BADBDADADBEBE9BACCDCEDEDECDDDEEFFCE68696A5959596A7A689AEFEF",
      INIT_63 => X"CDDDDDDDDDDDDDDDDDDDDDDEDECDBCAA9C8B8B9CACACBDCEBDADACADACBDACBD",
      INIT_64 => X"4858698ADECDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_65 => X"DFCEDEDEDEDECDCDCDCDCDBDBDCDCD9BACADAD9D9D8C597A7B7B7A6A48484848",
      INIT_66 => X"EEEFEFEFDEDEDEDEDFDECEBDDFEFDFBCBDBDBDBDBDBDBDBDBDBDBDBDBDDFFFEF",
      INIT_67 => X"ACBDCEEFDEDFDECDBDBDDEDFDEDFEFDFEFDFDEDEEFEFEFEFEEEFEFEFDEDEEFEF",
      INIT_68 => X"CFAC8A9B89BCCDDEDDCDEEDF7A574759595958696879BCFFBD7AACAD9C8B7A8B",
      INIT_69 => X"DDDDDDDDDDCCAA998A798AADCEBDAC9BAC9BACBDBDBDACACACBDACAC9B9C9CCF",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6B => X"CDCDBCBCBCBDBDACACAD9D9D9D7C48696959696A372625262546798ADECDDDDD",
      INIT_6C => X"EFDECEBDDFEFDFBDBDBDCDCEBDBEBEBDBDBDBDBDBDDFEFDFDFCDCECDDEDECDBC",
      INIT_6D => X"ACACCDDFDFDFEFEFEFEFDEDEEFEFDEEFDEEFEFEFDEDEEEEFEEDEDEEFEFEFEFDE",
      INIT_6E => X"DEDEEFDF9B7A5959696A69698B8A8ADFAC7A9CAD8B8B8B8BACACCEDFEFEFDFCD",
      INIT_6F => X"AC8A8BBDCEBDACBCBD9BBDACCEBDBDBDBEADAC8B8B9C7AACCFBD8A8A68ACCDDE",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDBCBB",
      INIT_71 => X"AC9C9DAE9D8C486A696969692626263625478AACEFDDDDDCDDDDDDDDDDDDDDDD",
      INIT_72 => X"BDBCBDCDBDBDBDBDBDCECEBDCDEFFFDFDECDCECEDEDEBDBCCDCDBCBCBDBDCDBC",
      INIT_73 => X"DEEFDEDEEFEFEFEFEFEFEFEFDEDEEEEEEFEEDEDEEFEFEFDFEFCEBDBDDFEFDFBD",
      INIT_74 => X"6A6A69588B8A69AC9C8B9C9C6A7B7A8BBDACBCCDEFDFCEACBDCDDEDEDFDEDFEF",
      INIT_75 => X"CEACBDADCECEBDBEACACAC9C8B7A689BBDBD9B8A689BBDCEBDCECE9B8B9C8B6A",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDECEBCABBCBCACACBD",
      INIT_77 => X"7B7B7B6A3747484847698BBCEFDEDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"ACBDBDBDBDDFEFDEDECEDEDEDEDEBDBCCDCDBCBDBDBDBDACAC9C9DAE9D8C487A",
      INIT_79 => X"EFEFEFDEDEEFEFDEEFEFEFEFEFEFEFEFEFCEBDBDDFDFDFCDBDBCBDCDCDBDBEBD",
      INIT_7A => X"9B8B8B7B587A7A9CBDACACBDDFCEBDACDEEFEFDEDEDFDFDFDEDEDEDEEFEFEFEF",
      INIT_7B => X"9B9B8BADAD69799BACBDAC79688AADBDAC9B8A798A9B8B8B9C8B7A698B8B8ABD",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEFDECDCEDEDECDBCCDACACBDBDBE9CAC",
      INIT_7D => X"586A8BACDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"DECEDECECECEBDBDCEBDBDBDBDBDCE9CBDAD9D9D9D7B487A7B7B7B6A37484848",
      INIT_7F => X"EFEFEFEFEFEFEFEFDFBDBDBDDFEFEFDFBCACBCBDBDBDBDBDBDCDCDBDBDDEDFCE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(12),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"067C2AF4770863F35C83E61CF321C3F9FFFFFFE1F8DCF7AF69BF82904B8030E7",
      INITP_01 => X"FFC1F005D2874817A5A1C4ADC669F562618264F7E0E218FFFFFFC1F81A32B12B",
      INITP_02 => X"8BE7364A91FFFFFFFFFFFC0EE75688E510B7760C1FF696AAEF9BC53A3079FFFF",
      INITP_03 => X"809807BCCF7E6657E7748A01FFFFFFFFFFF8D2BF548AF11873FA701E39C6C2E7",
      INITP_04 => X"01C2105F3BCD0BEB991639C7102477245CD059FFFFFFFFFFF85E4D3A8D09D025",
      INITP_05 => X"71FFFFFFFFFFF8D4FC2CB21DC2CCD5F9A83C5B2C68F6D40685F1FFFFFFFFFFF8",
      INITP_06 => X"AC27A47AC43BCFD1FFFFFFFFFFF82A4E13C61B066360F829FE2CAFE8BED4AEFB",
      INITP_07 => X"F700A09F5DE47EEB850586CC6A3A90FFFFFFFFFFFC3D40AC7111BF339C4201F7",
      INITP_08 => X"FFFFFEE213B369B6F802B8B34D92FA4A250A81100949ABFFFFFFFFFF7A8BE331",
      INITP_09 => X"002DCFC7D5FFFFFFFFFF0EAA27BD5165C462BF448CABC5241EF061CCCFAB00FF",
      INITP_0A => X"17A1F3109E4B25C0E37E2755FFFFFFFFFFDAA97A1717CDD40476C7D7D2ABE48E",
      INITP_0B => X"B05510681DD94241E18C73F0AC0F0014A1BFD5FFFFFFFFFF0FDE84A47DA8B3E7",
      INITP_0C => X"FFFFFFFFFFFFD8F11835DD2C4E93311F288CC24C63669352BFFFFFFFFFFFFF4E",
      INITP_0D => X"7920A18267E92DEFFFFFFFFFFF28422FB2F63373473E4DA74D39D1B67186273F",
      INITP_0E => X"067CB8E8F5E080F2B7DC07A670C7FFFFFFFFFFFF83AB24F188EB5620F5250752",
      INITP_0F => X"FFFF4B9869E7D05F6578744D0128D4A419555DBAC7FFFFFFFFFFFF4BC55CC865",
      INIT_00 => X"ADADBDBDCEBDADACCDDFDECDCDCDCDCDDEDEDEDEEEEFEEEFEFEFEFDEDEEEEFDE",
      INIT_01 => X"ACBDBD9B7A8A9CADAD8A79699B9C9B9C8B8B8B8B7B7A8BBE8B7A8B7A698B8CAD",
      INIT_02 => X"DDDDDDDDDDDDDDDDEEEEEEDEDEDEDEDECEBDACBDACAD8B9CCEAD9BBECF8B8A8B",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"CEBEBEBE9CBDCFACACADADAE9D8C47697B7B6A6A3737374848697AACDEDEDDDD",
      INIT_05 => X"BEACBDBDDFDFEFEFDFCEDEDFDFDFDFEFEFEFDFDFDEDFDFDECECECEBDCDCEBDBD",
      INIT_06 => X"ACCDCDCDCDBDACBCDFEFDEEFEFEEDEEFEFEFEFDEDEDEDEEEDEEFEFEFEFDFDECE",
      INIT_07 => X"9C8B7A698B9C9C8B8B9C9B8C9C8B9DBF9C7A8C8B9CAD9DAD9CADACACADAD9C9C",
      INIT_08 => X"DDDEDECCBBABCDDEDEBDACADACAC9BACBECECFCFCF9B8BACACCECEBD9B8B8BAD",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDDDDDDDDD",
      INIT_0A => X"9B8B7B6A6A6A477A7B6A6A6A37263748264879ACDEDEDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DECDCDDEDECEDFDFEFDFDFDFCECEDECECEBDBDBCBDCEBDBDBEADBEAD8BACDFAC",
      INIT_0C => X"CEDEDEEFEFDECDEEDEEFEFDECDCDDEEEDEEFEFEFEFDFCEBD9C9BACBDDFCEDFEF",
      INIT_0D => X"7AAD7A587B8C9DAEAD8B9C8CAEAD8B7A9CAD9B9B9CAD9B9BABBCCDDEDEBDABBC",
      INIT_0E => X"CDACBDBDBEAC9C9CACACCEBEDFBE9CACACCEBDBD8A8B7AADAD8B8B7A8B9C9C9C",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDDDDDDDDDDEDECCBBBBCD",
      INIT_10 => X"6B596A593625365936488B8ABDEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"BDBDBDBDCDCEDECECEBCBDBDACCEBDBDBEBEBEAD8BBECEBE7A7A6969596A596A",
      INIT_12 => X"DEDEEFEFEFEFEFEFEFEFEFEFDFDECECEBDAC9CACCEDFDFEFDEACCDDEDECDDEBD",
      INIT_13 => X"8C7BADBECFAD8B7A79AC9B9B8A8B9BBDBDCECECECECDCDACCDEFEFDFFFEFDEDF",
      INIT_14 => X"BDBDBEAD8BBEBD9CBDDFCEBDAD698BCECFAD9C9C9C8B9D9D8C9C9C8B9C9BAC8B",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDECDACCECE9C9B8B",
      INIT_16 => X"48587B8ACDEFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"CEBDBDBDACCECDCDBEBEBEAC8AADBEBE7A69696A7A7B596A6A6B7B7B69585848",
      INIT_18 => X"DEEFEFEFEFEFDFDECFBD9CBDCFDFDEDFCEBCCDCECECDDECDBDBDBDBDBDCDCEDE",
      INIT_19 => X"689B8B8B7A7A8BBDDFCEACACCDCECDABCEEFDEDEDFEFDFDFEFEFEFEFEFEFEFDE",
      INIT_1A => X"ADBDCEBD8B699C9C8B9CBECFBE8B9C9D9C9C9C8B9C9CBDAD9D8CADBEBEAD8A68",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEEFBCACCECEAC9CBDBEADBDBD9CBEBEBD",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"BEBEBEAC7AADBEBE796969697A7B486A6B7B59583615475858587A9BCEEFDDDD",
      INIT_1E => X"DFAD9BBDDFDFCEDFCEBDDFDFEFDEDFCDACBDBDBDBDCDCEDECEBDBDBDBCCEBDBD",
      INIT_1F => X"CECEBDBDBDDECECDDEEFDFDEDEEFEFDFEFEFEFEFEFEFEFDDDDDEEFFFFFEFEFDF",
      INIT_20 => X"699CCFBFAD7A8B9CADAD9CADBDACAC8B7A7A9DBEADAD8A688ABEBDACACBDCEDF",
      INIT_21 => X"DDDDDDDDDDDDDDDEDE9BBCCECEBD9CADCEBDCECE9C9CACBEACADBEBD9C7A9C7A",
      INIT_22 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_23 => X"9B8B8C7B8B7B487C7B4937484836253659699CBDDFDECDDDDDDDDDDDDDDDDDDD",
      INIT_24 => X"CECEEFEFEFEFEFCEACBDBDBDCDCEDEDFCECDBDBDBDCEBCBCADBDAD9C7AADBEBE",
      INIT_25 => X"EFEFEFDEDEEFEFCEDFEFDFDEDEEFEFDEDEDEEFEFEFEFDEDECEACACBDDEDFDEDE",
      INIT_26 => X"8B8B8BBDCFBEAD8B7B7B9DAD7A9CADBDBEEFCEACADCFCFBDADBDCEBDACBCBDDE",
      INIT_27 => X"DEABACACBDCEBEADADADCEBE8A6879ACACACACADCE9C8B7A7AADBEADAD8B9C9C",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_29 => X"592737586A5936597B7AADDFEFDECCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"ACBDBDBDCDDEDEDECDCDBDBDBDCEACAC9C9CAC9B7AADBECEAD8B9C8B8C7B487B",
      INIT_2B => X"DFEFDEBDCDDEEEEFDEEEEFEFEFEFDEDEBDBCBDCECECEDFDECDCEDFDEEFEFEFDE",
      INIT_2C => X"9C9CADAD698BBDCEBECFBEACBDBEBEACADADBEACACBCBCCDEFEFDFDEDEDFDFCD",
      INIT_2D => X"ACBDCFBD8A798AACACACADADBD8B7A7A699CADADBE9C9C8B8B8B8AADCECEBEAC",
      INIT_2E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDAB898A9BBDCEAD",
      INIT_2F => X"9C8A9BDFEFDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"BDCDBDBDCECEAC9B9C9CAC9B7AADBEBEAD8B7A8B9C6A485949486A484858378B",
      INIT_31 => X"EFEFEFEFEFEFEFEEBDCDDEDFCDCEDECEBCCDDFDEEFEFEFDEBDCECDBDCDDEDECD",
      INIT_32 => X"ADADBDBEBE9CADAD8B9CBDBDBDBDBCBDDFEFDEDEDEDEDEDEEFEFCEBDCEDEDFEF",
      INIT_33 => X"CEBEDFBE7A7A8B69799BAD9CAD8B9C8B9CAC9CBDBDBDBDAC8B8BADAD8B9C9CAC",
      INIT_34 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEBD798AACBDCFBEBDCDDFBDACACBDCE",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_36 => X"ACACAD9C8AADBECEBE8B7A8C8C596A6A7B6A7B59696947588B7A8BDEDEDEDDDD",
      INIT_37 => X"CEBDDEDFCDCDCECDBCCDDFDEDFDEDECECECECEBDBDCDDECDCDDEDEDFDFDFAC9B",
      INIT_38 => X"698BADBEBDACBCBCCEEFEFEFEFDECEDEEFEFCEBDDFEFDEEFEFEFEFEFFFEFEFEF",
      INIT_39 => X"9CADAD8B8A7AADAD9CAD9CBDBDCEBDAC9C8B9C9C9C9C9B9CACACBDADAC7A8B8B",
      INIT_3A => X"DDDDDDDDDDDDDDDEDEBC78577AACBEDFBDCDDEBCBDBDBDBDCFBEEFBE8B8B9C7A",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"BE8B7A8B7A376A7B7B7B6A6A6A5847698B8AABEFDEDDCDDDDDDDDDDDDDDDDDDD",
      INIT_3D => X"CDCEDEBCBDACCDDECFDFCEBDBCCDDEDEDEEFEFEFEFEFAC9CACACAD9C8BADBEBE",
      INIT_3E => X"BCDFEFFFEFCEBCDEDFDFBDBDEFEFDEDEDEEEEFEFEFEFEFDECDACCDDFCDCDCECD",
      INIT_3F => X"BEBD9BADBDDFCEAC8B8BADACAC7A69699CADBD9C9C9CBEAC9CAD9CADADACCECD",
      INIT_40 => X"DDDEAC789BCFCEDFBDDEFFCECDACACACBDADCFBEBEBEADAD9C9B8B695868ADBE",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDE",
      INIT_42 => X"8B7A8B59484736468B89ACDEDECDDDDDDDDDDDCDDDCDDDDDDDDDDDDDDDDDDDDD",
      INIT_43 => X"DFDFCEBCBCCDCDDEEFDFEFEFEFEFAC9BACAD9C8A587A7A8B9C9C7A9C69377A9D",
      INIT_44 => X"CEDFEFDFEFFFEFEFEFDEDEEFFFFFEFDECDCECECEDECDCDDEEFDFEFBCAC9B9ACD",
      INIT_45 => X"9B7A9CBD9B8A8B7AADAD7AACACACBEBEBEAD8B9B8BBEDFDECDCEDFDEEFCDBCBC",
      INIT_46 => X"CDDEDEDFCEDFAC8A8A9BADADBEBE9D9D798A795869689CBEAD9C8B8BBECECEBD",
      INIT_47 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEFDDDECECEBDCEDF",
      INIT_48 => X"8A9BBDDEDEDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_49 => X"EFDFDFDFDFDFAC9CBE9B6947253626363658698B5958596A696A8B7B6A7A5857",
      INIT_4A => X"EFDEDEFFEFEFEEEECEBDACCDDECDCDEFEFDFDFCDBCAC9BDECFCECEBDBCCDDDDD",
      INIT_4B => X"BEBD8B9CADADCEBEADBEBEAD8AACCEDFCECECDBDDEDEDEDECEDEEFEFEFEFDEEE",
      INIT_4C => X"AC9CADBDBEAD69698A9C8B6947699C9CCFBDAC8A9B9CBECEAD9B9CAC8B9BAD9C",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFEFDFBDCEDFDECEDEEFDFBDAC9B",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"AD6947262626363636586A69486A596A6A6A7B8B7A9C8B8A79ACDEDDDDDDDDDD",
      INIT_50 => X"EFCEBDCECDCDDEFFFFEFDECEBDBD9ACDDFCECEBDBCCCDDCDDEDEEFDFDFEFADAC",
      INIT_51 => X"ADADADAC9CCFEFDFBDCECDCDCEDFDFEFDFCEEFEFEFEFEFEFEFCDDEEFFFEFEFEF",
      INIT_52 => X"799C9C8B589BAD8BAD9CAC8B8A8BCFEFBD9B8A7A7A9CAD9BADBE9C9BACBDCEAC",
      INIT_53 => X"DDDDDDDDDDDDDDDDDEDEDEDEBDBCBDCEDECDDFEFDFACBCCDBDACADBDBD9C697A",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_55 => X"47696A69697B6A587A6A6A6A6A9CAD9B8ACDDECDDDDDDDDDDDDDCDDDCDDDDDDD",
      INIT_56 => X"DEDFDFCEBDCDBCCDCFBECFDECDCDEEDEDEDEEFEFEFEFAC9B9C48362537363626",
      INIT_57 => X"BDDFDFDFCEDFDEDFDEBDDEDEDEDFEFEFEFCDCDEFFFFFEFDECFBDBDBDABABCDDE",
      INIT_58 => X"9C9CBDAD8B8BBECFDFAD9B8B8BADAD8B9CAD8B698BADDFBD9CAEBEAD8AADCECE",
      INIT_59 => X"CDDEDEDEBCBC9B9BDEDEEFDFCDBDCEDECEBD9B9CAC8B9CBEADBEAD8A588BAD9C",
      INIT_5A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"69596A698B8CAD8BBCDEDEDDDDDDDDDDDDDDCDDECDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5C => X"9CADDFFFEFEFFFEEEEEFEFEFEFEF9B7A8B47372637262626597B596A8B9C8C59",
      INIT_5D => X"CEBCDEDFDEEFEFEFEFDEDEEEEFFFEFBCAD9CACBCACABBCAC9BCEEFCECDBDBCCD",
      INIT_5E => X"CEADAC9C9B9C9C9B9C8B7A7A9C9CAD8B8B8B8B8B8ABDCFBDDFEFDFDEBDDEDFDF",
      INIT_5F => X"DFEFDEDEBCDEDEDFDFCE899B9B8ABECEBEBE9C697A7A7B9CAD9CBEBEAD9CBDBD",
      INIT_60 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDEBCAB9BAC",
      INIT_61 => X"DEDEDDDDDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"EEDDDECECEDF9B7A8B584837373737488C9D697B8C8C7B59484859588C8BAD9B",
      INIT_63 => X"DEEFEFDEDEEFDECDBE9B9BCEDFCDAB9B8ACDEFDFEFDEDECD8BACDFFFEFEEEEEE",
      INIT_64 => X"AD7A698BBEAD9B7A9C9C9C9C7A9CBDACDFDFCECEBDDEDFCECDCDEFEFEFEFEFEF",
      INIT_65 => X"EFDF8A9BAC9BCEAC9C9C8B7A9D8B7BBEAD8B9CADADACBECECFCEBEAD9B9BADAD",
      INIT_66 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEDECDABABBDEFDEDEBCDEACDEDEEF",
      INIT_67 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_68 => X"8C594848262626598CAD8B8C8C7B5937585848488B7BBECEDFDEDDDDDDDDDDDD",
      INIT_69 => X"CFADACCEDFCDAB9BACCEEFEFFFEFDEDD9CACBDCECDCDDDDDDDCCBCBCBDCE9B8B",
      INIT_6A => X"AD9C8B9CACCFCEACCDBDCECECECECEBDBCCDDFDFEFEFDEEFCDDEEFDECDDEDECE",
      INIT_6B => X"AD9C8B697A7B8BCFAD9C8C8B9C8BADBEDFCEBD9B8A8B9C9C9D69477AADCFBEBD",
      INIT_6C => X"DEDDDDDDDDDDDDDDCCCDDEDEDDBCCDEFCDBDABCEBCCECEDFDFDFACACBDBDBD9B",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6E => X"8CAE9C8B8B9D7B9C696A48487B8BBEEFEFDEEEEDDDDDEEDEDDDDDEDDDEDDDEDD",
      INIT_6F => X"BDEFEFDFBC9A899A9C9C9BBCCDDDCCCCDDCCCCBCBCCE8B8A7B4837483726377B",
      INIT_70 => X"ACACCECEBDACCECECDDEEFDEEFEFDEEFDEDEEFDECDCEDECECFCFBDBDDECDBCBD",
      INIT_71 => X"8C8B8B7A8B7A8BBDBDBD9C8A9CCFCFBE8B8B8B8BADDFBD8A9C9CADBEACBDBEBD",
      INIT_72 => X"EECCDDDDEECDDDDECECDBCCDBDCECECEDFDFDEACACBDAC9B8B8B8B6A587B8BAD",
      INIT_73 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDDDDDDDDDDDD",
      INIT_74 => X"8D483769799ACDEEDEDDDDDDDDDDDDDEDDDDDDDDDDDDDEDEDEDEDDDDDDDDDDDD",
      INIT_75 => X"AD9BACBCEFEFDEDEDEDECEBEBDBE8C8C8B6926482637377CAEADAD8B8B6AAEAD",
      INIT_76 => X"DECDDEDEEFEFDEEFEFEFEFEFEFEFCECECFBEBECEBEDFEFDEDEDEEFDEAB8A799C",
      INIT_77 => X"9C9C9C7A9C9CBECFACBD9C9C9CBEAD8B8BADAD9C9CADBECE9B9B9BCECFACBDBD",
      INIT_78 => X"DFBDDECEDFBEBDCEDECECDCDBCBD9C8B8B697A7A8B7A8B9C8B9C8B9C7A6A9D9C",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDECDCDEE",
      INIT_7A => X"DEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7B => X"EFEFDFADADAD9C8B8B7A26482637268C9D9D9C9D59587AAD5A3737686879BCEE",
      INIT_7C => X"DEDEEFDFEFEFCDBDBDBECFCEBDCEDFDFDFDEDFDECECEBDBDAC9BACACDFEFEFEF",
      INIT_7D => X"AD9B7A8BADAD9D9CACBDAD9C8BADBECF9C8A8BADBD8ABDDFDEDEEFEFEFFFDEEF",
      INIT_7E => X"BDCDDEDFCECEAC79AD8B7A7A9C8B8B698C8C7B9C8B698B8B9D8B8A8BBDADBDBD",
      INIT_7F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDECDCDEEEFCEDFCEBEBDBDCE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => wea(0),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"42E67CFFFFFFFFFFFF403117883D4D3BA049C3F6E6A1D2CD11347EFEFFFFFFFF",
      INITP_01 => X"B001A6226004365B657CFFFFFFFFFFFFC03F61302D71D537EF8C000CCC6C2230",
      INITP_02 => X"55626C21ECF71131158A15611E133E667CFFFFFFFFFFFFC08C0A1B2E8D7F764F",
      INITP_03 => X"FFFFFFFFFFA1FC5754A04D458475E8C3971D22081265347FFFFFFFFFFFFFA1A0",
      INITP_04 => X"0B6B1843C47FFFFFFFFFFFFF80A18A66C13FCB345FEF214D9C26A69B24257FFF",
      INITP_05 => X"D309FF79011E850B847773E8FFFFFFFFFFFFFFC0A6DECFE834D15138FE3325E5",
      INITP_06 => X"FF623E781371862581DFFD51C68D03C5CFB426C7FFFFFFFFFFFFE246D989EE8A",
      INITP_07 => X"6DC3FFFFFFFFFFFFC0FA17BCB8B171A2DB0EC683E0A633E08025C3FFFFFFFFFF",
      INITP_08 => X"1E49C105AC406579C3FFFFFFFFFFFFC33FDB3D87C94AC73DEE19408EA581C060",
      INITP_09 => X"05D4F260B57A3CB105E0054C80782BC1FFFFFFFFFFFFC0281B9115293A93ABD1",
      INITP_0A => X"FFFFFFFFC8F5770293D8D81B4D8558F04506FC034EFDC1FFFFFFFFFFFFD1E45D",
      INITP_0B => X"7C2291FEFFFFFFFFFFFFFFFF2C7C0823E4C2BE88141DB6A242E2308D7EFFFFFF",
      INITP_0C => X"33A5C3FC9EA15B1996D7FFFFFFFFFFFFFFFFFF03CF0B4BD6E644F9A824B4A80F",
      INITP_0D => X"FCCDD708C7700CB94912FF66049A890318FFFFFFFFFFFFFFFFFE9CF21F57D527",
      INITP_0E => X"FFFFFFFFFFFFFFFCD50B2D7E39A7C5CB3899AF8577F40141FFFFFFFFFFFFFFFF",
      INITP_0F => X"260E6ECD2F15F4FFFFFFFFFFFFFFFE78DBC30543946587C99539BB672AD44DFE",
      INIT_00 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_01 => X"8B7B36473727268C8C9C8B7A3648587B493747696889BCDEDDDDDDDDDDDDDDDD",
      INIT_02 => X"ADBDCFBEACBDDFDFCDBCBDCDCEDFBDAD9C9CAC9BCDDFDFEFEFEFDF9B9C9C8C7B",
      INIT_03 => X"BDBEBDAC9CACAC9C9C9B9B9BAC78BDDFCEDEDFDEEFEFCDCDCDCDDEDEDFDFBDAC",
      INIT_04 => X"BE9C7A7B69367A9C9CAD8B8C8B6A7A7A9C8C9CAD9B8BACBEAC8A7A9BAD9D9C8C",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDDCDDEEFDFCECEBDBDADCEDFDFDFDEBDBDBDAD",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"8B8B8B48364747485A48487A9BBDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"CECDCEDECECEBEAD8B9C9B79ACCECEDEDFDFCE9C9CAE9D8C7B8B48482636378B",
      INIT_09 => X"ACCECEBDACACEFEFDEEFEFEFEFEFDFDEDEDEEFDFEFEFCECDDFBECEBEBDBDDFDF",
      INIT_0A => X"7A9C8B7A8B9C9C8B58698BADADACAC9B9C9CAC9CAD9C9C9C9CACADBDCECFCEBD",
      INIT_0B => X"DDDDDDDDDDDDDEDEDFBDACADACAD9B9B9BACBCCD9B9CADBE9CBEAD9C7A7A9C8B",
      INIT_0C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0D => X"5948487A9CDFEFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0E => X"36474725799B9B9B9B9B8A8B7B9D6A6A7A7A695926486A8C8C7B9C5848263758",
      INIT_0F => X"DEDFDEDEEFEFEFEFEFEFEFDFEFEFCEDECF9B9B9CAD9CBDBDBCBCCDBD9B9B9C7A",
      INIT_10 => X"47589C9CAD9CAD9BADBDBE9B9B9CADADBDBDACACBDCECEBD9BCEBDBDABCEEFDF",
      INIT_11 => X"CEBD9CAC9C9C8A7A8AACACCE9BAD9C9D9CBEBE8B697A8B8B588B7A597A8B8C8B",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDE",
      INIT_13 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"ACAC7A9C7B9D49483636373725587B7B8C8C7A48474837373748587A9BDFDEDD",
      INIT_15 => X"DEDEEFDFDFDFCEDEDF9CACACBEACBDCDBDBDBDBD9B9CAD7A263737257AAC9B9B",
      INIT_16 => X"9B9C9B8B8B9B9C9CACACACACBDDFDFCEBDDFBDCEBCDEEFEFEFEFDEDEEFEFEFEF",
      INIT_17 => X"9CBDACAD8AAD9C9CCEADADBEBEAD69698B8B8B8B8B9C9C9D7A8BAD9C9C7AACBD",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDECDDECEADAC8B7B8B8B",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"26262648587B8C8C8B9C582626594826266A6A8B8BDFDEDEDDDDDDDDDDDDDDDD",
      INIT_1B => X"CF9CAC9BAD9CBEBDBDBDBDBD9BACBE7A264848267A9C9CACACAD8B8C7B8C3826",
      INIT_1C => X"CDDEDFDFDFDECEBDCDDEACCDBCBDDEDEDEDEBCCDDECDCDCDDEDEEFEFEFEFDEDF",
      INIT_1D => X"9CBE9C8B7A8B7A6969696A7A8B9CADAD9C8B8B7AADADAD9BACBDBECFCFCFBEAD",
      INIT_1E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDEDECDBDBD9B7A7A6A8C8B69798A9B8A8B8C9C",
      INIT_1F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_20 => X"8B8B482626364848377B8B9B8BDEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_21 => X"BDCDBDBD9B9CBE7A163837267A9C9CADACAD9C8C8B8D5937373625487A8B7A7B",
      INIT_22 => X"CDCEBDBDBDBCDEDEDFDEBCCDDEBDBCBCCDCDDEDFEFEFCECEDFACAC8A9C9CCEBD",
      INIT_23 => X"7A7A8B7A8BADAD8B9C9C7A58699C8B799BBDBEBEBDCEAC8BBDDEEFEFDECDBDBD",
      INIT_24 => X"DDCDDDDDCDDEDEBCBDAC8A698B8BAD9C9C8A9CAD9C698CBFADAD697A7A8B8B69",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"588B7A8BDFDEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"163748266AADACAD9CADADAE8B8C8C7B4725266A8C8B8B8B8C7B372636473637",
      INIT_28 => X"DFDFDFDEDEDFDECDBDBDDEEFEFDFDFDEDFCE573657CECFBDBD9B9BACBDADBE8B",
      INIT_29 => X"7A7A6A585847588B8BDFBDADBDACCECECECDDFEFDFCDDFCEDFBCBCCDCDDEEFEF",
      INIT_2A => X"AC8A7A698B9DBECF9C7A8B8B9C6A697BADAD7A588BBEAD9C8B8B8B9C8CADADAD",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDEDDBC",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"ADAD9CBE8C7B8C8C473647697A7B7B7B8B6A4847484747588C9C8BADDFDFDECD",
      INIT_2E => X"ACACCEEFEFDFDFCEDFCE7A7A8ABECEBD9B8BACACADACAE8B153738267AADADAD",
      INIT_2F => X"9BDFBEACBDBDCECECDCEDFDFCECDDFCECEACACBDCEDEEFEFDEDFDFDFEFEFDEBD",
      INIT_30 => X"BF8B7A6969695859699C9C7A8C9CADAD8B6A697A9C9C9C9C697A69587A7A6969",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDECDBBAC9B8A698C9C9DCF",
      INIT_32 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"37474858484858486A4837374837487AAC8AACCEDEDEDECDDDDDDDDDDDDDDDDD",
      INIT_34 => X"CEAD9CADADBECEAD798AACAC9C9CAD7B153737267AADAD9CADAD9DBE9C7B7B8C",
      INIT_35 => X"BDCEDEDEBDBDCEBCBCACBDCDBDCDDEDFDEDEDEDFDFDFCEBDACBDCEDFDFEFDFDE",
      INIT_36 => X"589CBEADBE9C8B8B7A69697A9C7B8B9C697A587A7A69698B9CBEAD9BBDCEBDAB",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDEDDDEDDCDBCAC8A9B8B9C9C9DADAD8B7A69697A5959",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"472626253625588B8A79BDDFDEDECDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDD",
      INIT_3A => X"798BACACACACAD7A264837267A9DAD9C9CBEADAD8C8C7B7B3636373625263626",
      INIT_3B => X"BDBDBDCDCECEDFDFCECECECEDFDFCDACBDBDCDCDCDCEDECDAC9B9CACADBDCE9B",
      INIT_3C => X"6A7A7A7A9C7A6969697A6A8C7B587ABEACBDBDACCEDFBDACBDCECDDFBDBDBDAC",
      INIT_3D => X"DDDDDDDDDDDEDEDEAC799BAD9D9D9D8B8B8B7A8B7A8B69697AADADAEAD9C5858",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3F => X"89ABDEDFDEDDBCDDDDDDDDDDDDDDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"264836257A9CADADADBE9C9C8B8C8B7B37362636263637264837372636477AAD",
      INIT_41 => X"BDBDCDDEDFDFCEACCECEDECECEDFEFDEBDACAC9CADBDCFAC9BACBEBDBDBEBE69",
      INIT_42 => X"48697A7A7A698B8BACACBEBDCEDEBDDFBDBDBDDFCDBDBDBDCDAC9BACCEDFCEBD",
      INIT_43 => X"BC9B8B9CADAE8C9C9C8B7A9B8A7A59598BBEADAD9C8B586A8B9C7A7B9DAE7A58",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDEEEEE",
      INIT_45 => X"DCDCDDDDDDDDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_46 => X"AD9C8B9C8B8B8B8C47362636363637264837372636588BAC9ACDDECEDEDECCDD",
      INIT_47 => X"CECECECECEDECECDDFAD9CACBEADCFBEADBDCEBECECEBE7A254736257A9CADAD",
      INIT_48 => X"BEACADACCDCEBDDEDFCEBDCEBDACACBDBDAC8AACCEDFBEBDBDBDBDBDCEDFCECE",
      INIT_49 => X"9C8A688A8B7A69587AAD9CAD9CAD8B9C9CBE9C8B9CCFAD7A7A7A8C8B8B7A9CAD",
      INIT_4A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDBD9B8B9CADBFAD9D",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"363636362626262659494859598BADBDABCDCDCDDEDDDDDDDCDCDDDDDDDDDEDE",
      INIT_4D => X"DFBD9C9CAD9CADBDADBDCEBDBDBEBE7A254736257A9CAD9C9C8B7A9C8B8B8B8B",
      INIT_4E => X"DFCFBECEBD9BACBDCEBDBDCFEFDFCECFDECEBDBDCDCECECEDFDFDFDFDFDFDECE",
      INIT_4F => X"697A7A7AADAD9C8B8BAD9C7A7AADAD7B8B6A9C8C7A7A8BBEBEADADBDCEDFCECD",
      INIT_50 => X"DDDDDDDDDDDDDDDDDDDDDDDEDEDDDDCDBDABACAD9CAE9D8B8B6957698A696958",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_52 => X"59484869698B9CACABCDDDDEDECCDDCCDCDCDDDDDDDEDEDEDDDDDDDDDDDDDDDD",
      INIT_53 => X"ACADCEBDBDBDBE8B254735357A9CAD9C8B8B8B9D8A8B8B691525363626363726",
      INIT_54 => X"CEBEBDDFEFCEADBEDFCECECECECEBDACDFCECEDFDFDFEFEFEFEFCFBDADADADAD",
      INIT_55 => X"8B9C9C697BADAE7A696A9C8C6A9C7B9C8BACBECECECEDEDECECFCFCECE9CADBD",
      INIT_56 => X"DDDDDDDDDEDEDEDDCDDFBD9C8C8C59697A695757584668697A8A7A589C9CAD9C",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_59 => X"254747258CAEAD8C8C7B7B9C9C8B8B47353425261627272658575779688BADCF",
      INIT_5A => X"FFDEDEEFDECDACBCCECDCDDEDEDEEFEFEFFFEFCDAC9A9ABCCDDEEFCEACACBD79",
      INIT_5B => X"696A8BADBEBEBE7A8B9CBE8A8ABDCFDFDECECEDFBD9B9BACBD9CBDDFEFEF9ACD",
      INIT_5C => X"DEEEDE9B7979798B697B589C9C798A8A7A7A697ABE9CADAD8B8B9C478BAD9C79",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"8C8B8B9DADAD8B4635353626272726155958467879BDDFEFDDDEEEDEDEDEDDDD",
      INIT_60 => X"CDCDCDCDCDDEEFEFEFEFEFDFCECDCDDEDEDEDECD9BACAC79363637257A7A8B8B",
      INIT_61 => X"8B8BAD46798BCEDFCDCEDFDFBE698A9CBDACBECEDFEFABCEDEDEEFCECDDEDEDE",
      INIT_62 => X"7A6A697A8B8B7A797A58588BADADBE9C697A8B699CAD9C7969697B8CADBEAD8B",
      INIT_63 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFCE9B68587A",
      INIT_64 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_65 => X"57575849494949487A5846ABCDDFDFDFDEDEDEDDDDDDDDDDDDDDDEDEDEDEDDDD",
      INIT_66 => X"DFDEDEDEDEDEDEDEDEDECEDF9BACAC79363658476A698B9D9C9C9CADADADAC79",
      INIT_67 => X"BDCECEDFCE689BBDBDBECEBDDEDEABBCCDCDDEDEDEDFDFEFCDCDBDBCCDDEEFEF",
      INIT_68 => X"7A587AADAD9CBE9B8A9B8A7A8B9B9B7A48587A8B9CBE8B7AAD9CAD68ACBDCECE",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDEDFAC6969697A6A8C6A7A9C9B9C",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6B => X"7A7A79EEFFEEDEBDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"DEDEDEDE9B9BAC8A36477A697A7A9CAEAEAEADAD9CAC9C8A3636262627273748",
      INIT_6D => X"BECEDFBDEFDFACCDBDBDDFEFDEDECECEBDCECDBDCDDFEFEFCEBCBCCDCDCEDECD",
      INIT_6E => X"9C9C8B8B8B9C9C9C7A694747587A7AAC9C9C9CACACCFBDBDCEBDBDCECF7A8BBD",
      INIT_6F => X"DDDDDDDDDDDDDDDDDEDECDDEBDAC9B588B596A477AADADAD7A7A9CCFAD8BAD8B",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_71 => X"DDDEDEDDDDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_72 => X"37587A69697AADADADAD9CBDADAD9C8B373726262726264769BDCDEEDDDDEECD",
      INIT_73 => X"BDCEDFCEBDDFDEBDBDCEDECDCDDEDECEBCABBCDEDEDEDEDEDEDEDFBD9B9BAD7A",
      INIT_74 => X"7A7A588B8B8A7A9C8B8B8BBE7AADBDCFCEACBDDFCE9C698B9C9BAC9CCEBDABBD",
      INIT_75 => X"DDDDDDEFDFDFCE7A69484847596A8B8B9C9C8B9CAD8B9C9B9C8B8B8B7A9B7A7A",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_77 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"AC9C9CAD8B8B7AAC484848495A59587AACDEDEDDDDDCEDDDDDDEDEDDDDDDDDDD",
      INIT_79 => X"CEDEDECECDCEBDBCBCACCDDEDEDEDEDEDECEDFCEADACAD6937486959698BADAD",
      INIT_7A => X"9C8A8BAD8BADBECFBDACCEDFACBD8BBDBDACACACBDADACCECECEDFCECEDFDECD",
      INIT_7B => X"4747596A5836698BADAD7A7A9C7A9CAD9C7A8B7A698B7A8B8B8B699C9C8A8B8B",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDDEEEFDFDFBE",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"5858486A9C8C8BACDFDECDCDEDDCCCDCDDDDDDDDDDDDDDCDDDDDDDDDDDDDDDDD",
      INIT_7F => X"BCBDCDCECEBDBDCECECEDFDFAD9C9C69373747697A7B8CADADBEAD9C4736479C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wea(0),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"D34C556697E152083915BB811DFFFFFFFFFFFFFFFFFF6183E27BF959E351DB22",
      INITP_01 => X"FFFFFFFFE00D69C5A68CD5715FE0B9C304EAC0CCFFFFFFFFFFFFFFFFFFE649AA",
      INITP_02 => X"799CFFFFFFFFFFFFFFFFFFC0F3CA1C7E8767E0A2A3465A1AC2FD8CFFFFFFFFFF",
      INITP_03 => X"C2CBEB4385DF43EFF8FFFFFFFFFFFFFFFFFF80028171DFDB1F63F73B47642F91",
      INITP_04 => X"03D326DE6E88328BF621E604014AFAF8FFFFFFFFFFFFFFFFFF0077EB69FEC177",
      INITP_05 => X"FFFFFFFFFFFFFF0F4481A65BEEC576032F9493221A9BF87CFFFFFFFFFFFFFFFF",
      INITP_06 => X"2D0D1FFBDFEFFFFFFFFFFFFFFFFFFFF013849F0A7382C29894BA842DFECFFCFF",
      INITP_07 => X"0C1D273B81C0AB3C03DF26FFFFFFFFFFFFFFFFFFFFFF35C00852CAC31703B638",
      INITP_08 => X"FFFFFFE1C928C58D3EEDFC042D24FEFFFD6EFFFFFFFFFFFFFFFFFFFFE1CB390E",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFE1B145ACA60F126ECCA27BFFFFFF6FFFFFFFFFFFFFFF",
      INITP_0A => X"A87B4BFFFF574BFFFFFFFFFFFFFFFFFFFFE1B12DA6A14F2C5D6AD24AFFFF7F6B",
      INITP_0B => X"F370C61B96915A145200FFFFD75BFFFFFFFFFFFFFFFFFFFFE1F10935DAA92A7A",
      INITP_0C => X"FFFFFFFFFFFFF3E5226362B61A3CC0114DFFFFBEDFFFFFFFFFFFFFFFFFFFFFE3",
      INITP_0D => X"FFFD3BFFFFFFFFFFFFFFFFFFFFFFC7F016090A2162DBA5D7FFFFBED3FFFFFFFF",
      INITP_0E => X"10EBFD4F0317FFFFFB3BFFFFFFFFFFFFFFFFFFFFFF7C92C7C1CF4D4249DBE2FF",
      INITP_0F => X"FFFFFF0876CF6021F9DC855D67FFFF5FF7FFFFFFFFFFFFFFFFFFFFFF8059C7C3",
      INIT_00 => X"ACACCEBE7AACBEDFCFBDADADACAC9CADCEBDDFEFEFDFCECEDEDECEBDBDBDBDAC",
      INIT_01 => X"8B8B697A9C7A9CAD8B7A7A69699CADAD8B69686969798A698A9B8B9B9CADAD9C",
      INIT_02 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDDDDDDDEDEEF8A68588B6958696A",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"DFEFDECCCCDDDCEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_05 => X"DFDFDFCF7A5969594826266A8C6A698B9C9C9C9C4736258B362525478A8B7A9B",
      INIT_06 => X"CEADADBEACBDADBDCECEEFDFDFDFDECEDFCEBDBDBDBDBDACCDCDBDBDCDBDBDDF",
      INIT_07 => X"69695858587A8B698B697958698B8A5868BDAD9B8B8B7A8C9BADCEAC587ABECE",
      INIT_08 => X"DDDDDDDDDDDDDDDDDCDCDDDCDDEECDDFCD8B7A8B5858587A5958477AAD9C9C7A",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"482626697A6A596A8CADADAD47253658242403358A8A79ACEFDEDEDDDDDDDDED",
      INIT_0C => X"9BCEDFEFACBDCEBDCECEACBDCECEADACBDBDDEBCCECDBDCECEEFDFCF4747597B",
      INIT_0D => X"6947697A9CACBDAC797AAD8B474859699BBDBEBD8A9CADBDCEBEBEBDADADAD9B",
      INIT_0E => X"DCDCDCDDDDDDDDDEDFBD9C8A364758586A69697A8B9D9C8BADAD5858587B9C69",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"9CADADAD351425149ACDCEBDAC898ACEEFDEDEDDDDDDEDEDDDDDDDDDDDDDDEDE",
      INIT_12 => X"CEBDBDBDBECE9C9BCEBDCEBDCEBDACBECECFBE8B58487B8C2626376A7B7B7A7B",
      INIT_13 => X"BDACAD8A697A9CAE9CADBDBEACBEBEBECEBEBDADACADADADACBDDFDFBDBDCEBD",
      INIT_14 => X"EFCDAC9B697979588B8B7A7A9C9C8B9CBEBE9C8B8BAD9C696958588BACBDDFCE",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDCDCDDDDDDDDDD",
      INIT_16 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"DEFFFFFFFFEFDEEFDEDEDDDDDDDEEEEEDDDDDDDDDDDDDEEEDDDDDDDDDDDDDDDD",
      INIT_18 => X"CEBDCEBECEBDBDCEBDBD9C58697AAEAE9C8C9CAE9DADADAEADBDADBD5714357A",
      INIT_19 => X"8AACBECFBEBDBDBECFBEBDADACACBDBECEADCECEDFCECEACBDBDDFCEBDCE9CBD",
      INIT_1A => X"AD9C7B7ABEBE8B8B9C8B9C8B8C9C6947585958ACADBDDFDFBDADBE9C9C9CAEAE",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDEDEBDAC9B9B9B",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"DEDDDDDDDDDEDEDEDDDDDDDDDDDDDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"CEBD7A36587AADBECFBFBEBE9C9CAC9CBD9B9B9B3557CEEFEEFEFFFFFFFFFFDE",
      INIT_1F => X"BEBDADADACACBDCFCEACBDBDCEBDCDACACACCEBD9BAC9CBDCEBDCECEBDBDCECE",
      INIT_20 => X"8B69697A8B6A5836696969ADBDBDDFDFBDADAC7A8B8B9DAD8A9CADBEAD9C9CBD",
      INIT_21 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDEEFDEDEACACBDBEBEAD9CAD9C7A8B",
      INIT_22 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_24 => X"ADADBDBE9CACAC9B8AACBCCEDEEFFFFFFEFEFFFFFFEFDECDDDDDDDDDDDDDDEDE",
      INIT_25 => X"CECECECEBDACBDCEDFDFCEBE9CADAD9CBDCFCFCEBDCECDBDBDBD793657699CBE",
      INIT_26 => X"5947698A9B9BBDCEAC9C7A587A7B9C9DADAD9C9CADAC9C9C9CACACACADACBDDF",
      INIT_27 => X"DDDDDDDDDDDDDDDDDDDDDECEEFBDACBDBE9C9C7A7A8B8B9C8B7A698BAD695958",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"BCABCDFFEFFFFFEEFEEDEEFFFFEFDEDDDDDCDCDCDDDDDDDDDDDDDDDDDDDDDDCD",
      INIT_2B => X"DFDFBEBD8B9B9C7A8ADFDFCEBDBDAC9ABCCEAC9B9B9B9CBEBDBDBDBD8B9BAC9B",
      INIT_2C => X"9B8B797A9CADAE8CADBEADADCFBEAC9B9CBDBDBDBEBDBDCEBDBDBDBD9B9A9BCD",
      INIT_2D => X"DDDDCDDEEFCDBCCDAD8B69697A9CAD9C8B8B699CBE69595859477A9CADACBDBD",
      INIT_2E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDDDDDDDDDDDD",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"ECFEFFFFEEDDCDDDDDDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"68DFDFCDBCBCABABEFFFEFFFEFBC9BACBDBCAC9B56689AABCDFFFFFFFFFFEEDD",
      INIT_32 => X"ADBEAD9CCEBEAD9BACCECEBDCEBDBDCEDFCEBDBDACBCBDDEDFDFDFCE9B9C8B69",
      INIT_33 => X"9CAD7A797A8A9C8B9C9C8BADBE8B58484847589CBEBDBD9BAC9C7A9C9CBECFAE",
      INIT_34 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDDDDDDDDDCCCDDDDDEDEDEBDBD",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_36 => X"DCDCDCDCDDDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"FFFFFFFFFFBDBCCDCDCDCDAC5779CDFFFFFFFFFFFFDDDDDDEDFEFEEEFFEECDCC",
      INIT_38 => X"9BBDBDBDBDBDACBDBDCEBDBCBCBCCDDFEFCEDFCE9CAD694756DFDFCDBCBDCDDE",
      INIT_39 => X"9CAD9CADAD9C58475958368BADCECFACACBD9BBE8BBECFBFBEBE8B58ACBEBD8B",
      INIT_3A => X"DDDDDDDDDDDDDDDDDEDEDEDDDDDDDDCCDDDDCDDEDEDFBC8A8BAD69588B8BADAC",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3D => X"EFEFEEEEEFEFFFFFFFFFEEDDDDDDDCDDEEEFFFFFEEEEDDDDDDDDDDDDDDDDDDDD",
      INIT_3E => X"BC9B8A9BBDBDBEDFDFDFEFCE8B7B6A2646CFCDCDBBCBEEFFFEFEFFFFFFFFFEFE",
      INIT_3F => X"7B7B597A8BBDCEACACACAC9B9BADBECFBECE8A7A9CBDAC8AACACBD9CACCFCEBE",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDDDCDCDDEDEBD9B8B8B8B8A8B9B9BAD9CADADAD9C8B7957",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_43 => X"FFFFFEDDDDDCDCDCEEFFFFFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"ACAC9C8B7A6A59489BCEDFCDAADCFFEEFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_45 => X"ACACBDBDADBEBEBECFCE8B798A9BACADBDBDBD9C9CBECECEBDBDAC9B9B8B7A8A",
      INIT_46 => X"DDDDDDDDDEDFBD9B8B8B699CAD9B9C8A8BBECFCFBEBD9B8A8B9C7AADADBDAC9B",
      INIT_47 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_48 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_49 => X"FFFFFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4A => X"DFDFDFBCDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDCDCDD",
      INIT_4B => X"ADAD8A798A8B9CADADADBD9C9BACBDCEBCBDCEBDADAD8B8B7A8A7A6969596A9D",
      INIT_4C => X"8C9C9CBEBDACBD8A8BCEDFCFCFCEBC9BAD9C699CBEDFADACACACBECEBDBDADAC",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDEDFCE8A",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFDDDCDDDDDDFFFFFFEEDDDDDDDD",
      INIT_51 => X"ACADBEBDACACBCCDCECEEFDFCFBE9CAD7A9CAD9B69699CDFEFBDACCCFFFFEDFE",
      INIT_52 => X"ACBDADACBDCEAB8A8A9B7A9BBDBDBDCFCEADCECEADADADACACAD9C8A9C9CADAD",
      INIT_53 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDEDDDFCD798B8BAD9C8AACACAC",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_56 => X"FFFFFFFFFFFFFFFFEEFFEEDDCCDCDDDDFFFFFFEEDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"EFDFEFDFDFCFAEAD8C9CBD9C697ABEDF8A3545DEFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_58 => X"9ABCCEBDDFDFCECFCFBDCEBDACBDBDCDCFBEAD8B9C8B9CBEADBECFDFCDBCBDCE",
      INIT_59 => X"DDDDDDDDDDDDDDDDDCDCDDDDDDDECD799C8B9C9B8AACCECECEBD9BACCEDFBDAC",
      INIT_5A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5C => X"FFFFEEDDCCDCDDDDFFFFEFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5D => X"9D9CADAD9CCEEFDF572345FFFFFEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"BEBDBDACACBDCDDECFBEBE8B8B6A8BBEADBECECECDACBCCDDEDFDFCFCFDFCF9D",
      INIT_5F => X"DCDCDDDDDEDEBD899C9C8BAC9B8ACDCDDEBDACCEEFEFEFEFEEEFEFDEFFEFBEAC",
      INIT_60 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"FFFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"352478FFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDDCDDEE",
      INIT_64 => X"DFDFDF8B8B8A9CAEADADBDCECDABBCCDCDDECECEBEBFBF7B7A8A9CACBDDFDFCE",
      INIT_65 => X"AECFADBDBCABDEDECDABBCDEDEDEEEDEEEEEEFEFCDCE9BACBDCEBDACBCCDBCCD",
      INIT_66 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDCDCDDDDDEDEBC8A",
      INIT_67 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_69 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDEEFFFFEEDDDDDDDDDD",
      INIT_6A => X"ADBEBEDFDFBDCDCECDDEBDDFCFBEBF8B7ABDDFEFEFDECEDE4523ABFFEEFFFFFE",
      INIT_6B => X"EECCDEEFDEDEEECDDDDDDDFFCDDFACBDCEDFCEACBCCDBCCDDEEFDF68799CAD9C",
      INIT_6C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDCDDDCDDEEDEAC8ABEBEAD8AABDFEFDE",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFDDDDDDDDDDEEFFFFEEEEDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_70 => X"CCCEBDBDACADAD8ACEFFFFFFFFEECDCD2389EFFFEEEEFEFEFFFFFFFFFFFFFFFF",
      INIT_71 => X"EDDDDDDDDEDFDECEDFCECDCDDEDEDDDDDDDEDECDBDCEBEBE9CBECECFCECECEBE",
      INIT_72 => X"DDDDDDDDDDDDDDDCCCDDDDCDDDDE79578CCF7A57ACEFEEDEEEEEDEDDDDDDDDDD",
      INIT_73 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"FFDDDDDDDDEEFFFFEEEEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_76 => X"EFFFFFFFFFDDBCCC8ACDFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"DEDEDEDEDEDDDDDDDDDDDEDEDECEBDACBDBDBEBEBEBEBECFBCCEBDBD9CBE9BBD",
      INIT_78 => X"DDCCDDDDEFBC797A69695789CEDEDDDDDDDDDDDDDDDDDDDDDCDCDDDDDDDECECE",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDC",
      INIT_7A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7C => X"EFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDCDDDDEFFFFFF",
      INIT_7D => X"CCDCDDDDDEDEBDACAC8BADBEBEBDACCEBDCEBD9B699B68EFFFFFFFFFFFDDCCEE",
      INIT_7E => X"59697ABDDFDEDDCCDDDDDDDDDDDDDDDDDCDCDDDDDDCDCDDEDEDEDEDEDDDDDDDD",
      INIT_7F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCEDCCDDDEEF9A7A7A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFE864DF7131FA180119CEFFFF76FFFFFFFFFFFFFFFFFF",
      INITP_01 => X"7FFBFFFCEDFFFFFFFFFFFFFFFFFFFFFFFF4013FFF13FFCB030FF9FFFFE75FFFF",
      INITP_02 => X"EBFFC4FF189C463FF3FFF9B9FFFFFFFFFFFFFFFFFFFFFFFFD87BFFC61FFF1668",
      INITP_03 => X"FFFFFFFFFFFF09AEF0F9FF0FA5F23FFFFFFA9BFFFFFFFFFFFFFFFFFFFFFFFFC5",
      INITP_04 => X"8DFFFFFFFFFFFFFFFFFFFFFF389DBDFFFFFFFFC149FFFFFFF75FFFFFFFFFFFFF",
      INITP_05 => X"FF8E0CFFFFFFEFACFFFFFFFFFFFFFFFFFFFFFF38B44FFFFFFFFF8F15FFFFFFEF",
      INITP_06 => X"FF38A5CBEFFFFFFF66EFFFFFFFDFBDFFFFFFFFFFFFFFFFFFFFFF38C9D7FFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFF387FE2CFFFFFFF0E09FFFFFF9EE1FFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFF7EDDFFFFFFFFFFFFFFFFFFFFFF7844CACFFFFFFF64EFFFFFFFBF6EFFFFFF",
      INITP_09 => X"8FFFFFFFD477FFFFFEDBBDFFFFFFFFFFFFFFFFFFFFFF78C54F8FFFFFFF40AFFF",
      INITP_0A => X"FFFFFFFF38613F8FFFFFFF92D7FFFFFEB57FFFFFFFFFFFFFFFFFFFFFFF78FA07",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFF784A3F8FFFFFF3BB3F00007FB55FFFFFFFFFFFFFFF",
      INITP_0C => X"F6BC7C1F3DFDDFFFFFFFFFFFFFFFFFFFFFFF78F13F87FFFFF3ECB87C7F3EFDCF",
      INITP_0D => X"6A77FF87FFFFF3E6BA03E07BFBFFFFFFFFFFFFFFFFFFFFFFFF686EFF87FFFFF3",
      INITP_0E => X"FFFFFFFFFFFFFF6AF17F87FFFFF3F77E8FFFF6C7FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"EDC4DFFFFFFFFFFFFFFFFFFFFFFF24E37F87FFFFF3F67FFFFFF7C6DFFFFFFFFF",
      INIT_00 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_01 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDEEFFFFEEDDDDDDDDDDDDDDDD",
      INIT_03 => X"8A799CBDBEAD8BADABACAC79354645EFFFFFEEFFFFEEEEFFFFFFFFEEFEFEFEFE",
      INIT_04 => X"DCDCDDDDDDDDDDDDDCDDDDDDDDDDDDDEDDDEDEDEDDDDDDDDCCCCCCDDDDDECDBD",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDEDE797A597A7ABDDFDEDEEECC",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"FFFFFFFFFFFFFEEEEEDDDDDEEEFFEFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"BDBDBE9B574689FFFFFFFEFEFFFFEFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFFF",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDDDDEDEDEAC8AACACACAD8BAD",
      INIT_0B => X"DDDDDDDDDDDDDDDDCCEEDDDEAC7A8B698C69ACEFDDCCDCDCDCDCDDDDDDDDDDDD",
      INIT_0C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0E => X"DDDDDDEEEFFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0F => X"FFFEFEFEFEFFFFEFFFFFFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEE",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDECDCEBDBDAD9BADBEAD9C7A6868CDFF",
      INIT_11 => X"DDDECDEF9B7A8B7B8C589BDFDECCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_13 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_15 => X"FFFFFFFEFEFEFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFEEEDDDDDCCDEFFFFEFEEDD",
      INIT_16 => X"DDDDDDDDDDDDDDDDDEDEDEDFCEAC9CACBEAD8C8B7AACFFFFFFFEFEFEFEFFFFFF",
      INIT_17 => X"7B69ACDFDEEEDDDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDCDCDCDCDCDDDDDDDDCD",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDEF8A697B7B",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"FFFFFFFFFFFFFFFFFEFEFFFFFEEEDDCCDDCDEEFFFFEEDEDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"DEDDDDDFCEACACAD9DAE9D9C9CCEFFFFFFFEFEFEFEEFFFFFFFFFFFFEFEFEFEFE",
      INIT_1D => X"DCDCDDDDDDDDDDDDDEDDDDDDDDDDDCDCDCDCDCDCDDDDCDCDDEDEDDDDDDDDDDDD",
      INIT_1E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCDDEDF79596A595969ADDEDEDDCCDD",
      INIT_1F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_21 => X"FFFFFFFFEEDDDDDDCCDDEEFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_22 => X"497B8B69BCFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDDDDCEAC9B8B",
      INIT_24 => X"DEDDDCDCDCDDDEDDDDCCEFBE6A7B6A48689BBCCDDEDDCCDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"DDEEEEEEFFFFEEEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEDDDDDDD",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDEDEBEADAD486A7AACEFFFFEFF",
      INIT_2A => X"DDCCDF9C697C7C7B797ACDEFEEEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDCDDDEDD",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDEEFFEFFFFFEEEE",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDCCCCDEDEBDAD9C6A8B7ACEFFFFEEEEFEFEFFFFFFFFFFFF",
      INIT_30 => X"7968CDEFDDEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDCDDDEDDDDDEDE8B596A6A6A",
      INIT_32 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDDDFFFFFFFFFFEEEEDDDDDDDDDDDDDDDD",
      INIT_35 => X"EDDDDDEEDEDFCE9C9D9C69CEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"DDDDDDDDDDDDDDDDDEDDDCDCDCDDDEDDDDEECD796A7C8C8C7979CDDECDDDDDDD",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3A => X"FFFEEDDDDDDDDDCCDDFFFFFFFFEFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3B => X"9D7A47CEEFEFEEEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCDDDDDEDFBD9B",
      INIT_3D => X"DEDDDCDCDCDDDEDDCCDECD7A9D9E9D8C7ABDDEDEDDCDDDCCDDDDDDDDDDDDDDDD",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"EFFFFFEEDEDEDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_41 => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDDD",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDEEEDEAC9B8B5868FFFFFFFEFE",
      INIT_43 => X"DDDDBC698C7B6A5879DFDFDEEEDDDDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDCDDDEDE",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_46 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDCDDDDDDDDEEFFFFEEDDDDDDCDDD",
      INIT_48 => X"DDDDDDDDDDDDDDDDCCDDCCDDDE9B686836468AFFFFEEFEFEFEFEFFFFFFFFFFFF",
      INIT_49 => X"8ADEDECDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDDDDDEDEEEDD9B4769595969",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4D => X"FFFFFFFFFFFFFFEEEDDCCCDDDDCCDDFFFFEFDEDDDDDDCDDDDDDDDDDDDDDDDDDD",
      INIT_4E => X"DDDDCCDDEE894668688AEFFFEEFEFFEEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"DDDDDDDDDDDDDDDDDEDDDCDCDDDEDEDEDDDECD7A9C6A7A69BDDEDECDCDDDDDDD",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_52 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_53 => X"DDCCDDDDDCDDEFFFEEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_54 => X"DEEFFFFFEEFFFFFEFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCEEDDDD889AAC",
      INIT_56 => X"DEDDCCDCDDDDDEDEDDDECD9BAD69257AEFEFDEDEDDDDDCDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_59 => X"EEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFDDCCDDDDCDDDEEFF",
      INIT_5B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCDDDDDDBCDEEFEFFFFFFFFEFEEEEE",
      INIT_5C => X"DDDDDE8A8A9B9BCEDEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDCCDCDDDDDEDE",
      INIT_5E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_60 => X"EEDDDDDDDDDDDDDDEEEEFFFFFFFFFFEEDDDDDDDDDDDDEEFFDEDDCDDDDDDDDDDD",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDDDDCDDEEFFFFFFFFFFFFFEDDDDEEEDEEEEDEDDDDDDDD",
      INIT_62 => X"DEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDDDEDEDEDDDDDE8A57ADEFEF",
      INIT_64 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_65 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_66 => X"EEEEFFFFFFFFEEDDDDDDDDDDDDDEEFFFDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_67 => X"DDDDCCDDDDEEFFFFFFEFFFFEFEDDDDEEEEEEEEDEDEDDDDDDEEEEEEDDDDDDDDDD",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDDDDDDDDDD",
      INIT_69 => X"DDDDDDDDDDDDDDDDDEDDDCDCDDDDDEDEDDDDEEAB67BDEFDEDEDEDEDDDDDDDDDD",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"DDDDDDDDDDEEFFFFDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6D => X"FFFFFFFEFFEEFEEEEFEFEFEFEEEEEEEEFFFFFFEEEEEEEEEEEEFFFFFFFFEEDDDD",
      INIT_6E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDDDDDDDDDDDCDDDCCDDDDEEEEFF",
      INIT_6F => X"DEDDDCDCDDDDDEDEDDDDEECDABCEDEDDDEDEDDDDDDDCDDDDDDDDDDDDDDDDDDDD",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_71 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_72 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDCCDDDDDDDDEEFFFFFF",
      INIT_74 => X"DDDDDDDDDDDDDDDDDCDDDDDDDDDEDDDDDDDDCCDDDCDDEEFFFFFFFFFEFFFFFFEF",
      INIT_75 => X"DDDCDDDEDEDEDDDDDDDDDDDDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDCDCDDDEDEDD",
      INIT_77 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDCDCDEFFFFFEFDDDDDDDDDDDDDDDD",
      INIT_7A => X"DCDDDDDDDDDEDEDDDDDDDCDDCCDDEEFFFEFFFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"CDCDCDDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDECDCCDCEEEEDEDDDDDCDCDDEEDEDDCC",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7F => X"FFFFFFEEDDDDCCDDDDDDCDCDFFFFFFEEDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFB5FFFFFFDF9DFFFFFFFFFFFFFFFFFFFFFFFF24E1FF87FFFFF1F4D71FFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFB5FFFFFFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5FFFFFF3F44FFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5FFFFFF7F25FFFF",
      INITP_04 => X"FFFFFFFFFFFFB5FFFFFEFF53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDDDDDDCCCDDEEFFFFFFEEFEEEFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFF",
      INIT_01 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDCDDDDDDDEDEDD",
      INIT_02 => X"DDDDDDDDDDDDDDDDDECDCCDDEEEFEEDEDDDCDCDDDEDDEDCCDDDDDDDDDCDCDCDD",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_05 => X"DDDCCCDDFFFFEEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_06 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDEDDDDDDDD",
      INIT_07 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFF",
      INIT_08 => X"DDDDDDDEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDEDDDDDDDDDDDDDDDDEEEEEEDDDD",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_12 => X"FFFFFFFFFFFFFFFFEEEEDDDDDDDDDDDDCCEEEEEEEEDDCCCDDDDDDDDDDDDDDDDD",
      INIT_13 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_16 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_18 => X"EEDDDDDDDDDDDDDDCCEEFFEEEEDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_19 => X"DDDDDDDDDDDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"DDFFFFEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDD",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFF",
      INIT_21 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_22 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDDDDDDDDDDDDDEEFFFEDDCCDDDDDD",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_29 => X"00000000000000000000000000000000DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_14_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_14_out(8),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFC00FFFF7FFFFFFFCFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFC00",
      INIT_01 => X"FFCFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFDFFFFDFFFFFFFFFFFCFBFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFE800FFFFFFFCFFFFFFFFFFFFFF",
      INIT_03 => X"FFCF00FFFFFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFC100FFFFFFFE",
      INIT_04 => X"FFFFFFFFFFFFFFFE7C00FFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFE7FFFFFFFFFFFFFFFFFFEFC00FFFFFFFFFFFFFFFFFFFFFFFFFE7FFF",
      INIT_06 => X"1FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBF800FFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFE3F000000FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFBF00000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFE3E000300FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFEFFFF1FFFFFFFFFFFFFFFFFFFFC7C000F007FFFFFFFFFFFFFFC7FFFB",
      INIT_0A => X"0000C007FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF07C000E007FBFFFF",
      INIT_0B => X"00007F1F0FFF1D00000040FFFFFFFFFFFFFFFFFFF4FFF7FFFFFFFFFEE107F317",
      INIT_0C => X"9FBFB3FE961807FFF08420F9EE3F000007F07FFFFFFFFFFFFFFFFFF600EBFF00",
      INIT_0D => X"3FFFEFFFFFFFF89FFE5BFCDFBF01FFF8077C7C3E3C000007F87FFFFFFFFFFFFF",
      INIT_0E => X"FB2318000007FF1FCFC7FFFFFFF807FD00FC2AE763FFF88D5DFCE38000000FFC",
      INIT_0F => X"1162BBFFF2EC76F86184000007FF9FFFEFFFFFFFF007F9800F02C73BFFDB8814",
      INIT_10 => X"FFFFF01D26F46011677FFFE3E770E021F4000003FFCFFFFFFFFFFFF01B0290E0",
      INIT_11 => X"00003FF7FFFFFFFFFF800C38B161002778FFC02FF3F200040000013FEFFFFFFF",
      INIT_12 => X"C21A5E813AF80000007FF7FFFFFFFFFF80003847E10003763FC00F3B901C4800",
      INIT_13 => X"0C0B7100033807DFDAD9801EA80000037FDBFFFF7FFFFF00603CEB8600037C03",
      INIT_14 => X"FFFF7FFFFF00081C89430203B807FF1DBF401B28000003FE2BFFFF7FFFFF8010",
      INIT_15 => X"07A0000001FD2DFFFFFFFFFF00BC54A04006030007FF6FB7C00FB0000001FF89",
      INIT_16 => X"1F0704A56813E60F80000001FC5BFFFFFFFFFE00A238F8600217017FBDE67FC0",
      INIT_17 => X"FC691500BE3F001F0E0EADD70BB60848000003FCD3FFFFFFFFFE68F128FE6000",
      INIT_18 => X"C7FE27FFFFFFFFF87C0541AE39001F3E77F8940F860392000007FE87FFFFFFFF",
      INIT_19 => X"EF090E33300000E7FCB8FFFFFF9FFE6749637E2604D18E9945EF151C34B00000",
      INIT_1A => X"05BE05A78E4767F51778D2B000000FFCFCFFFFFFFF1E86A8CA05E1041A8E4647",
      INIT_1B => X"FFFFF0418BB546E1FC1FE3022FE79B1EA45E7000000FFC3FFFFFFFFCC5EAE948",
      INIT_1C => X"300000FFFBE9FECF8C7096830973E0FFC49B000BE7F79EBC343000003FFE66FF",
      INIT_1D => X"02A3A7880B65B8700000FCFD2E3E07CC6022E19C13F366E45383B5E7F89E9C59",
      INIT_1E => X"D0B7C41A7C444002FBEFC87FBCCA520000E0F13E3FDFFFE01A20BDEA7A666DB3",
      INIT_1F => X"019CF1FBFFC00DF81CE001FE01687E0D7F187FDA3ED00000FC199E39E7FFC00D",
      INIT_20 => X"F32AC0200000FF0B37657FFFC0112EC8EE09FC00807E75FF137B0ACE860000FE",
      INIT_21 => X"C463007E7DF93C8F0A248000000F823763F9FFFC01E2984E04EE2EA67E17FE3D",
      INIT_22 => X"FFFE0A7084074F7CB3117E07F962B68008E0000007C0C5C3FCFFFE0617980664",
      INIT_23 => X"000003C09CFF3E1FFF5E0887B343FE88607E3FFDF904920B70000007C03677DE",
      INIT_24 => X"7F3FA72A205B80000003C06C7CBA01FF5500939382E04D00FE3FA73ACEA3C7F0",
      INIT_25 => X"5096639008036E003FD024A0C93800000181C4F91E0026155C910173FC2408FE",
      INIT_26 => X"0208D2013E5E0440F02B808B43FE003FCF1DA0D63000000000030A20DE383668",
      INIT_27 => X"A1F738000000000181F910FF7A84621361800713FE0037AD72A1D43100000000",
      INIT_28 => X"0000FEC030819221E7C00000000001E133127FEC6842182F26011CFE00302D66",
      INIT_29 => X"4FB214052706E00018FE00F48E9223E3A80000000000F1270EBFCF88F31B3760",
      INIT_2A => X"00000000413E8F23C715AACB37F04006EA00F77F8225A2B000000000015F66DF",
      INIT_2B => X"047C7F1A37E8000000000357EF41F15BC6CC8585C000806A0066FC02A5A3B000",
      INIT_2C => X"BE3C200000EA0804FC803FF02B00000000049EFFD9B831C4B4C675900006EA08",
      INIT_2D => X"E7F7E24ADBF3B2FE9C000000EA0005FCE2397039000000000513BFF05845F836",
      INIT_2E => X"F3600000000000867236CD75F18ECD3E8000008A0001FCE21970010000000006",
      INIT_2F => X"00890007F0C011F78000000000007D7F1ED8401016E9FEB000008B0085FCE219",
      INIT_30 => X"90028577080000034CFFFFE0C018305800000000001F7CC0EBB00019C37F3000",
      INIT_31 => X"00000008554BF990F38D7F98C60806AE9FFF80CCFD1158000000000011BD8FB1",
      INIT_32 => X"0BF7CDCF4800000000000050F69C730A34C108800007FE9F000BD5C5F1000000",
      INIT_33 => X"079801806FBF0183F78DB1D800000000000005F7D7490DBD8134F000016EBF00",
      INIT_34 => X"01C7F45812FB59C99910016FD10383F45C88E80000000000004543F0CCFEFD3C",
      INIT_35 => X"B0000000000000ADD5F8F4113A9DDCF9B80047FD070324841530000000000000",
      INIT_36 => X"137843FF3427DD30000000000000582E31B8FB31E720F83800137E074324A524",
      INIT_37 => X"D13B7D7C47D0005064E387342A3C40000000000000542022E3F100F8BCC23008",
      INIT_38 => X"00000079FE733FC050DEC374C00C014CC30B68C910800000000000004D53C3DF",
      INIT_39 => X"C077C80000000000000009EBE7566C92DCF54FC01021D6C31FA02FCF60000000",
      INIT_3A => X"7FE06D9D92B706007A7BC000000000000011E87E6AE18AEDFB0EC0488031838F",
      INIT_3B => X"B78831AC621600F7A0017FD8AC0D00B1F20000000000000003D13AABB0465574",
      INIT_3C => X"00000000000012D7CDD9BC33EC67C6C00967E4EC7D0172A38000000000000002",
      INIT_3D => X"84EFC190C2C9120000000000000E95FED08A20DB9900C08FE702CFC00144C600",
      INIT_3E => X"EAC66400F00307D51FEC50C7963800000000000007D4DF1902C10AE8C4800F92",
      INIT_3F => X"000002E113A9048FAEE49140020BD81C3D4081983800000000000002B88E4116",
      INIT_40 => X"418A000000000000000040E7C9C5B3ACBFB9C3F4CD1D26F10032980000000000",
      INIT_41 => X"B0035A0C07C332418D0000000000000000BCEFA242DE2AF18F80038F310BDC00",
      INIT_42 => X"F667033B03F04530177E1B06C807210E0000000000000000306588B87AE3708B",
      INIT_43 => X"000000000001DCC0E1E78EC17823DFC36B1345C808066C000000000000000130",
      INIT_44 => X"6C1990441C0000000000000001F234E1C6E94A7803D8E3E19341400B031C0000",
      INIT_45 => X"10F267FA219F3B6C14974D0800000000000000013246D6172A14BAA4FFE3859B",
      INIT_46 => X"000381BBD478A6B171C3FE317FB3641430CAB00000000000000003909FE761BB",
      INIT_47 => X"600000000000000000D403FBB3A5F553C7FC3FFEBF4043000200000000000000",
      INIT_48 => X"FFFDC1422C8080B400000000000000004C03334E4CC517561CF97D4F42410081",
      INIT_49 => X"8E76406FC36DC3F1BBC0426C007BE400000000000000005BA3FCAB0375C7D40E",
      INIT_4A => X"00000000005B4B1F77ED47E758F9B8DFC440ED0068A200000000000000016E75",
      INIT_4B => X"601C080000000000000000003EC42F05D40109D978FCA66F04E20E1100000000",
      INIT_4C => X"058C3F04FFDF2E0777840000000000000000001DE36ED5CE2135C9F7DCBBC70F",
      INIT_4D => X"0007472A0049F8212C3D079FFA5D7600100000000000000000001FD55A110DFC",
      INIT_4E => X"00000000000000000678DA8A2006523266661FEBDC1F00220000000000000000",
      INIT_4F => X"19F99E33D10800000000000000000081CAC98898145DF636611FEFFC140A4200",
      INIT_50 => X"E9D9E0DEFF3E9301CE918101600000000000000000008097297F7906C67F3CC3",
      INIT_51 => X"00000000005266FBEFA3537EB82390619890003000000000000000000002FFCC",
      INIT_52 => X"E060000000000000000000005205266CEDEFFFB02046021DB06B700000000000",
      INIT_53 => X"FE41C5400F10B2FC000000000000000000000014C08CFCC74F7F4909465FD07B",
      INIT_54 => X"0013416FA2DBCD7E05CE800E0E5FFC00000000000000000000001FFE62FDE339",
      INIT_55 => X"000000000000000080B6378F27F6F60EC1615E0F27FC00000000000000000000",
      INIT_56 => X"D0EAF87C000000000000000000000004D0532ED0E28201E5E04A1EFE79000000",
      INIT_57 => X"25E40EE3302255FFFFE0F80000000000000000000000C473FF89E0DA9701EEE6",
      INIT_58 => X"00000000033E465EFE03E4D8CEF7FFFFE0F000000000000000000000000107F3",
      INIT_59 => X"0000000000000000000000032401F3CFD1F62CBFEFFFFFE0F000000000000000",
      INIT_5A => X"F32AA7FFFFE0F000000000000000000000000235B3504FC3DCB1AD15FFFFE0F0",
      INIT_5B => X"001F90111105C1E1BB3FFFFFE0E000000000000000000000000232BEAD0821C1",
      INIT_5C => X"0000000000000004A2800E51E1E50036BFFFFFC1E00000000000000000000000",
      INIT_5D => X"FF83C0000000000000000000000006E04018A526F90027BFFFFFC1E000000000",
      INIT_5E => X"100DFC0A7B3FFFFF87C000000000000000000000001D100001FF11C008235FFF",
      INIT_5F => X"00000084C000000003BE94F8FFFFFF8700000000000000000000000000E80003",
      INIT_60 => X"00000000000000000000090200000003BDE6FFFFFFFF8F000000000000000000",
      INIT_61 => X"FFFFFFFF1E0000000000000000000000000180000000007DEFFFFFFFFF8E0000",
      INIT_62 => X"04000000001785FFFFFFFE1E00000000000000000000000008E000000000658B",
      INIT_63 => X"0000000000000681000000002F8DFFFFFFFC3C0000000000000000000000000D",
      INIT_64 => X"7E0000000000000000000000002ED0000000000A47FFFFFFF83C000000000000",
      INIT_65 => X"000B97FFFFFFF07F0000000000000000000000001C20000000000B57FFFFFFF0",
      INIT_66 => X"00006C28000000008537FFFFFFE07E0000000000000000000000001760000000",
      INIT_67 => X"0000000000000000002020000000000DB7FFFFFFE07E00000000000000000000",
      INIT_68 => X"FFFF81E0000000000000000000000000274000000000055FFFFFFFC0F0000000",
      INIT_69 => X"00000000065FFFFFFF01C00000000000000000000000001BC000000000007FFF",
      INIT_6A => X"00000000003C000000000026BFFFFFFF03800000000000000000000000002680",
      INIT_6B => X"00000000000000000000000017000000000006FFFFFFFF038000000000000000",
      INIT_6C => X"01FB83E0FE030000000000000000000000000018000000000003FF8380FF0300",
      INIT_6D => X"1214000000000011FFFFFFFC0700000000000000000000000010080000000000",
      INIT_6E => X"000000000000001200000000000001FFFFFFF80F000000000000000000000000",
      INIT_6F => X"F00F0000000000000000000000001800000000000001FFFFFFF80F0000000000",
      INIT_70 => X"00000003FFFFFFE00E0000000000000000000000001802000000000003FFFFFF",
      INIT_71 => X"0000000000000000000003FFFFFFC01C00000000000000000000000000000000",
      INIT_72 => X"000000000000000000000000000000000003FFFFFFC038000000000000000000",
      INIT_73 => X"FFFFFF00700000000000000000000000000000000000000003FFFFFF80780000",
      INIT_74 => X"00000000000003FFFFFF00E00000000000000000000000000000000000000003",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFF801F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFF801EBFFF8000F070209FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFA003EBFFFE000787828C3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0B3EE7FFFFFFFFFFFFFFFFFFFFFFFFFE0003F7FF8000070F820CFE7FFFFFFFFF",
      INIT_0F => X"EFFF38000C0F88087C03FFFFFFFFFFFFFFFFFFFFFFFFFD8000FFFFB800240F8A",
      INIT_10 => X"FFFFFFE3C7F41FEFFF80001C0F8F103CF3FFFFFFFFFFFFFFFFFFFFFFE7FB901F",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFF3DFF11FFFFF87003FCF0FF21C03FFFFFFFFFFFFFFFF",
      INIT_12 => X"3DE327813EF7FFFFFFFFFFFFFFFFFFFFFFFFDFBF1FFFFF89C03FEF07901C47FF",
      INIT_13 => X"EFFB0FFFFFC7F8202367801E57FFFFFFFFFFFFFFFFFFFFFF9FDF9B7FFFFF83FC",
      INIT_14 => X"FFFFFFFFFFFFC7EFF93FFFFFC7F800E1C0001FD7FFFFFFFFDFFFFFFFFFFFFF8F",
      INIT_15 => X"0FCFFFFFFFFFD7FFFFFFFFFFFF5BA7F83FFFFFFFF80080CE000FDFFFFFFFFEAF",
      INIT_16 => X"FFF80444888800006FFFFFFFFFAFFFFFFFFFFFFF3FC3F81FFFFFFE8044008800",
      INIT_17 => X"FE98C880FE00FFFFF00E4C1FE0000027FFFFFFFF2FFFFFFFFFFF674940FE1FFF",
      INIT_18 => X"FFFDDFFFFFFFFFFD83F8C1EE00FFFFC006181FF8000C6FFFFFFFFD7BFFFFFFFF",
      INIT_19 => X"0FF9003C6FFFFFFFFFC7FFFFFFFFFBF0A7E2FE19FBFFF080A00FF1003C6FFFFF",
      INIT_1A => X"FC01FA5FF0708007FF78FD6FFFFFFFFFC3FFFFFFFFF61118CFFC18FBFFF001A0",
      INIT_1B => X"FFFFFFFEB37DC7E003E01FFC580063FFFC7DEFFFFFFFFFC1FFFFFFFFFA0D29CF",
      INIT_1C => X"EFFFFFFFFFC2FFFFFFFFEABC79F3E000F887FE78000BFFFC37EFFFFFFFFDCBFF",
      INIT_1D => X"FCD84070FF9C3FAFFFFFFFFBC0FFFFFFFFF4DF7FF3F019FBCFFCCC0000FFFC7F",
      INIT_1E => X"0F6FC01803FBDFFCF8003083FC7FAFFFFFFFFBC17FFFFFFFEDDFFFE27819F26F",
      INIT_1F => X"F7E3F1F7FFFFFA373FE00001FD77800C80E083E67FEFFFFFFFF7E1861FFFFFFA",
      INIT_20 => X"4FF6806FFFFFFFF338E1FBFFFFE81908E00803FF1F807C00E047F6806FFFFFFF",
      INIT_21 => X"3BFFFF807C00C33FF7086FFFFFFFFC34E1FBFFFFFE1D18400011FFD9801C01C2",
      INIT_22 => X"FFFFF58B04004083EFEE8000009D377E070FFFFFFFFF06C1FDFFFFF808180060",
      INIT_23 => X"FFFFFFFFE1019EFFFFD40307804001E79F80000006076C041FFFFFFFFFC701DE",
      INIT_24 => X"00001BEFC1841FFFFFFFFFF0009AFFFFE2FB1380011FF21F00000004CF40001F",
      INIT_25 => X"9092606FFC14900000077D413607FFFFFFFFF8001EFFFFEF6711007003F80B00",
      INIT_26 => X"FC001300FFA03B80F0207F7F140000000FF0412007FFFFFFFFFC020321FFC183",
      INIT_27 => X"40000FFFFFFFFFFE80F910FF817B8013607FFB040000000F6D402007FFFFFFFF",
      INIT_28 => X"FFFF00C000807DC00037FFFFFFFFFEE13312FF919F801820D9FEE30000000F19",
      INIT_29 => X"3FC1EB8B00011FFFE7000000807DC0001FFFFFFFFFFEF1270E7FB1FF7F18309F",
      INIT_2A => X"FFFFFFFF713E3F1FFEEA31C4300FBFF9040000017DC24007FFFFFFFFFEFF661F",
      INIT_2B => X"038001E5C017FFFFFFFFFC77FF7FCFF4397380020FFFF9840001007D424007FF",
      INIT_2C => X"8003DFFFFF0408030081FC0017FFFFFFFFF8FEFFFFE7EE3F7BC0020FFFF90408",
      INIT_2D => X"E7F7FD712C0EFDC083FFFFFF04000200E3FC0017FFFFFFFFF9F3FFFE7BB80579",
      INIT_2E => X"002FFFFFFFFFFF0672F9F41E0FF1C1017FFFFF04000600E3FC002FFFFFFFFFF8",
      INIT_2F => X"FF06000000C1FC006FFFFFFFFFFF817FF9E47FEEE1E1014FFFFF04008200E3FC",
      INIT_30 => X"EFFEFFF700FFFFFC43000000C1FC0037FFFFFFFFFFE07FE7F7CFFEE7C300CFFF",
      INIT_31 => X"FFFFFFF057C3F7EF4FFEFF8039F7F8E1000000CD000037FFFFFFFFFFE03F87BF",
      INIT_32 => X"0BFF003037FFFFFFFFFFFF87FF9A7FFFF77F007FFFF8F100000BDD000037FFFF",
      INIT_33 => X"0067FE7F60000003FF004037FFFFFFFFFFFF87FFDBCFFDFE7F300FFFFE610000",
      INIT_34 => X"81C9F7DFF33719C866EFFE602E0003FCA10027FFFFFFFFFFFFC74FFF4BFF3EBC",
      INIT_35 => X"EFFFFFFFFFFFFF3DDBFF77F1F69DDC0647FF40020003FCF908EFFFFFFFFFFFFF",
      INIT_36 => X"00000003FC5820EFFFFFFFFFFFFFB80E1E7FFBFFE7E007C7FF00000003FCD801",
      INIT_37 => X"F1FCFDFC380FFF4004007BFC51C1DFFFFFFFFFFFFFAC000FFFF1FFFF7C3DCFFF",
      INIT_38 => X"FFFFFF8003F3C3F0BFFEF8083FFF00AE00F7F7F3E0DFFFFFFFFFFFFF9823C3E3",
      INIT_39 => X"800037BFFFFFFFFFFFFFF013E4E37CFFFCFC003FFF202600E3C01030DFFFFFFF",
      INIT_3A => X"001F9E1C6200FB800487BFFFFFFFFFFFFFE0107DF7FCF7FDF8013FBF01C30073",
      INIT_3B => X"403C2FEC7FEFF8001FFE7FA093F2804E0F7FFFFFFFFFFFFFF3203EB7FC7FEDFC",
      INIT_3C => X"FFFFFFFFFFFFE1003DEFFC3F9FFF003FF667B8D38280CC0F7FFFFFFFFFFFFFF2",
      INIT_3D => X"77E00201FD04FFFFFFFFFFFFFFF1003FEEFE3F8BF9003F70677CC00380F80AFF",
      INIT_3E => X"FEFFFCE00FFC0027F00F81FB8DFFFFFFFFFFFFFFF8001FE7FEF9FBE8C47FF012",
      INIT_3F => X"FFFFFD0002DEFBFFDFFCF4BFFC0820F3DE81F305FFFFFFFFFFFFFFFD000FBFFB",
      INIT_40 => X"A019FFFFFFFFFFFFFFFF8007F3FAFFDFBFFC3C08CC01F11EC1C105FFFFFFFFFF",
      INIT_41 => X"4FFC7E0F0FFCC1A01AFFFFFFFFFFFFFFFF3FEFBFFF3FFFF18C7FFC0C01F81FC1",
      INIT_42 => X"FF64FFFFFFF002CFE87E1E0FF400C019FFFFFFFFFFFFFFFF3FEF97473FFF7088",
      INIT_43 => X"FFFFFFFFFFFEE33FFE1FFFC10020003C7F1E0FF407C01BFFFFFFFFFFFFFFFE3F",
      INIT_44 => X"07F60F8073FFFFFFFFFFFFFFFECFFADE3FC6CB0000001C7D9E0FFC04C07BFFFF",
      INIT_45 => X"900060041E27FE07FB0880E7FFFFFFFFFFFFFFFECEB9EFFFC1940023001C05FE",
      INIT_46 => X"FFFCFFC4578F59B101C0000E7F7E0FFB0001EFFFFFFFFFFFFFFFFCEEE07F9F44",
      INIT_47 => X"DFFFFFFFFFFFFFFFFFBFFC7C4C5BF103C00000FF7E0FFC0001DFFFFFFFFFFFFF",
      INIT_48 => X"007DC00FD300038FFFFFFFFFFFFFFFFF7FFCBCFC33C0077000067DCE0FFE0003",
      INIT_49 => X"7FEFBE600760000E3FC10F9300879FFFFFFFFFFFFFFFFF7BDC7FBAFF7007F000",
      INIT_4A => X"FFFFFFFFFF1C80EFEE37C0074001071FC50F1200979FFFFFFFFFFFFFFFFE6F8A",
      INIT_4B => X"9E0003FFFFFFFFFFFFFFFFFFD11BDFEE35D80FC48003460E0F1C0004FFFFFFFF",
      INIT_4C => X"03800003000E01FE0813FFFFFFFFFFFFFFFFFFE81C9F2E3FEC03C40003400E00",
      INIT_4D => X"FFF6AFEFFF87F827000000000F23FF00EFFFFFFFFFFFFFFFFFFFE82FBFEE3EEC",
      INIT_4E => X"FFFFFFFFFFFFFFFFF987FFF5DFEE45F20000000E23FF009FFFFFFFFFFFFFFFFF",
      INIT_4F => X"000E01F10FFFFFFFFFFFFFFFFFFFFFFE31FFF7FFFC4FF60001000E03FE013FFF",
      INIT_50 => X"06A67FD2FF0013000008710FFFFFFFFFFFFFFFFFFFFFFFF8DF8786FFCE7F0003",
      INIT_51 => X"FFFFFFFFFF909FC61F70DF7F8823900000710EFFFFFFFFFFFFFFFFFFFFFD701F",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFF9CFF3F9CF3EFFF8023461100700EFFFFFFFFFFFF",
      INIT_53 => X"FE41CF40231FF5FFFFFFFFFFFFFFFFFFFFFFFFE7F3FE1CDFCF7F410B4663FFF1",
      INIT_54 => X"FFEB7F981EE7FFFE040F80220FC7FFFFFFFFFFFFFFFFFFFFFFFFE7FD9C1CFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFF8CFD03FDFF7F60E0E811E0F1FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"F805FFFFFFFFFFFFFFFFFFFFFFFFFFF8EFF41FF8F382000E00F2127FFFFFFFFF",
      INIT_57 => X"DDFC3FFB300C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CFFC19E8EB97000C01",
      INIT_58 => X"FFFFFFFFFDDFC7FFFE3FFC1FF083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFC",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFDE581D3CFEFFE0F4107FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"03F69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDB3F04FFFDC03728FFFFFFFFF",
      INIT_5B => X"FDFC0FED101BC001F89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF83080083FC0",
      INIT_5C => X"FFFFFFFFFFFFFFF9A11FF2101FE401F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7BFF440DFE001981FFFFFFFFFFFFFFFFF",
      INIT_5E => X"EFF1FC0AFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2A7FFFE00E1C0097C7FFF",
      INIT_5F => X"FFFFFFFF2FFFFFFFFDFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB17FFFC",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFF7FF3FFFFFFFFFFFFFF",
      INIT_62 => X"DFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF87F5",
      INIT_63 => X"FFFFFFFFFFFFF85FFFFFFFFFD77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFF337FFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFF36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFF33FFFFFFFFF",
      INIT_66 => X"FFFFD3D7FFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFDF9FFFFFFFFFF1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8BFFFFFFFFFF9BFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFB3FFF",
      INIT_6A => X"FFFFFFFFFFD9FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD97F",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FDE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFF7FFFFFFFFF8000601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF80003C1FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"04C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000301FFFFFFFFFF",
      INIT_0F => X"FFFFC7FFFFF0000783FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFC7FFFFF000",
      INIT_10 => X"FFFFFFFFF80BFFFFFFFFFFFFF0000FC30FFFFFFFFFFFFFFFFFFFFFFFFFFC6FFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFE00EFFFFFFFFFFFFF0000DE3FFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFC007EC10FFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFF0006FE3BFFF",
      INIT_13 => X"F004FFFFFFFFFFFFFC007FE10FFFFFFFFFFFFFFFFFFFFFFFFFE004FFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFF006FFFFFFFFFFFFFE01FFE00FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"F01FFFFFFFFE0FFFFFFFFFFFFFE7F807FFFFFFFFFFFFFF01FFF00FFFFFFFFF5F",
      INIT_16 => X"FFFFFBFBF707FFF01FFFFFFFFE07FFFFFFFFFFFFC1FC07FFFFFFFFFFFBFF07FF",
      INIT_17 => X"FF07007F01FFFFFFFFF1F3E007FFF01FFFFFFFFE07FFFFFFFFFF9F80FF01FFFF",
      INIT_18 => X"FFFE03FFFFFFFFFE00003E11FFFFFFFFF9E7E007FFF01FFFFFFFFE07FFFFFFFF",
      INIT_19 => X"F006FFC01FFFFFFFFE03FFFFFFFFFC00001C01FFFFFFFF7FFFF00EFFC01FFFFF",
      INIT_1A => X"03FFFFFFFF8FFFF80087001FFFFFFFFE03FFFFFFFFF9E0073003FFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFF7C02381FFFFFFFFF87FFFC0003801FFFFFFFFE03FFFFFFFFFFF01630",
      INIT_1C => X"1FFFFFFFFC01FFFFFFFFFD7F060C1FFFFF7FFF87FFFC0003C81FFFFFFFFE01FF",
      INIT_1D => X"FF07FFFF0003C01FFFFFFFFC01FFFFFFFFF93F000C0FFFFC3FFF03FFFF000380",
      INIT_1E => X"3F803FE7FFFC3FFF07FFFF0003801FFFFFFFFC00FFFFFFFFF03F001D87FFFC1F",
      INIT_1F => X"F8000E0FFFFFF00FC01FFFFFFE9FFFF3FFFF0001801FFFFFFFF8007FFFFFFFF0",
      INIT_20 => X"8001001FFFFFFFFCC01E07FFFFF007F71FF7FFFFFFFF83FFFF8001001FFFFFFF",
      INIT_21 => X"FFFFFFFF83FFFFC000001FFFFFFFFFC81E07FFFFF007E7BFFFFFFFFFFFE3FFFF",
      INIT_22 => X"FFFFF807FBFFBFFFDFFFFFFFFFFFC800001FFFFFFFFFF83E03FFFFF007E7FF9F",
      INIT_23 => X"FFFFFFFFFEFE61FFFFE807F87FBFFFDFFFFFFFFFFFF800000FFFFFFFFFF8FE21",
      INIT_24 => X"FFFFFC1000000FFFFFFFFFFFFF65FFFFCC07EC7FFFFFFFFFFFFFFFFF3000000F",
      INIT_25 => X"EF6D9FFFFFE3FFFFFFF80200000FFFFFFFFFFFFFE1FFFFC083EEFF8FFFFFF7FF",
      INIT_26 => X"FFFFECFFFFC007FF0FDFFFFCE3FFFFFFF00E00000FFFFFFFFFFFFDFCFFFFC007",
      INIT_27 => X"000007FFFFFFFFFF7F06EFFFC007FFEC9FFFFCE3FFFFFFF09E00000FFFFFFFFF",
      INIT_28 => X"FFFFFF3FFF7FFE00000FFFFFFFFFFF1ECCEDFFC007FFE7DFFFFFFFFFFFFFF0FE",
      INIT_29 => X"FFE007F0FFFFFFFFFFFFFFFF7FFE000007FFFFFFFFFF0ED8F1FFC00780E7CFFF",
      INIT_2A => X"FFFFFFFF8EC1C0FFE007C03FCFFFFFFFFFFFFFFEFE00000FFFFFFFFFFF0099E0",
      INIT_2B => X"FFFFFE00000FFFFFFFFFFF8800803FE007807FFFFFFFFFFFFFFFFFFE00000FFF",
      INIT_2C => X"7FFFFFFFFFFFF7FFFF7E00000FFFFFFFFFFF0100001FF003803FFFFFFFFFFFF7",
      INIT_2D => X"18080087F001003F7FFFFFFFFFFFFFFF1C00000FFFFFFFFFFE0C000187F00380",
      INIT_2E => X"001FFFFFFFFFFFF98D0003E000003EFFFFFFFFFFFFFFFF1C00001FFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFF3E00001FFFFFFFFFFFFE8000038001001EFFFFFFFFFFFF7FFF1C00",
      INIT_30 => X"00010008FFFFFFFFBFFFFFFF3E00000FFFFFFFFFFFFF8018000001003CFFFFFF",
      INIT_31 => X"FFFFFFFFA83C00000000007FFFFFFF1FFFFFFF3200000FFFFFFFFFFFFFC07840",
      INIT_32 => X"F40000000FFFFFFFFFFFFFF8006180000800FFFFFFFF0FFFFFF42200000FFFFF",
      INIT_33 => X"FFFFFFFF9FFFFFFC0000000FFFFFFFFFFFFFF8002030020000CFFFFFFF9FFFFF",
      INIT_34 => X"FE3008200C00E637FFFFFF9FFFFFFC0300001FFFFFFFFFFFFFB8B00030000043",
      INIT_35 => X"1FFFFFFFFFFFFFC22000080E016223FFFFFFBFFFFFFC0300001FFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFC0380001FFFFFFFFFFFFFC7F1E0000400181FFFFFFFFFFFFFFC030000",
      INIT_37 => X"0E000203FFFFFFBFFBFFFC0380003FFFFFFFFFFFFFC3FFF0000E000003FFFFFF",
      INIT_38 => X"FFFFFFFFFC0C000F000107FFFFFFFFF1FFFC0000003FFFFFFFFFFFFFE7FC3C00",
      INIT_39 => X"0000007FFFFFFFFFFFFFFFFC180083000303FFFFFFDFF9FFFC0000003FFFFFFF",
      INIT_3A => X"FFFFFFE3FDFFFC0000007FFFFFFFFFFFFFFFFF800003000207FFFFFFFFFCFFFC",
      INIT_3B => X"FFC3C013800007FFFFFF807F7FFC000000FFFFFFFFFFFFFFFCFFC14003800203",
      INIT_3C => X"FFFFFFFFFFFFFFFFC20003C00000FFFFFF987F3FFC000000FFFFFFFFFFFFFFFD",
      INIT_3D => X"F81FFC000003FFFFFFFFFFFFFFFFFFC00101C00406FFFFFF98FF3FFC000001FF",
      INIT_3E => X"0100031FFFFFFFF80FF0000003FFFFFFFFFFFFFFFFFFE000010604173BFFFFED",
      INIT_3F => X"FFFFFFFFFC00000000030BFFFFF7FF0FE0000003FFFFFFFFFFFFFFFFFFF00000",
      INIT_40 => X"0007FFFFFFFFFFFFFFFFFFF8000000004003FFFF33FE0FE0000003FFFFFFFFFF",
      INIT_41 => X"FFFF81F00000000007FFFFFFFFFFFFFFFFC010400000000E73FFFFF3FE07E000",
      INIT_42 => X"00980000000FFFFFFF81E00000000007FFFFFFFFFFFFFFFFC010600000008F77",
      INIT_43 => X"FFFFFFFFFFFF00000000003EFFDFFFFF80E00000000007FFFFFFFFFFFFFFFFC0",
      INIT_44 => X"000000000FFFFFFFFFFFFFFFFF000100000034FFFFFFFF82600000000007FFFF",
      INIT_45 => X"6FFF9FFFFFC000000000001FFFFFFFFFFFFFFFFF01000000006BFFDFFFFFC200",
      INIT_46 => X"FFFF00002800004EFE3FFFFF8000000000001FFFFFFFFFFFFFFFFF0100000000",
      INIT_47 => X"3FFFFFFFFFFFFFFFFF00000000000EFC3FFFFF0000000000003FFFFFFFFFFFFF",
      INIT_48 => X"FF823E000000007FFFFFFFFFFFFFFFFF80004000003FF88FFFFF823000000000",
      INIT_49 => X"0000019FF89FFFFFC03E000000007FFFFFFFFFFFFFFFFF84000044008FF80FFF",
      INIT_4A => X"FFFFFFFFFFE0000000003FF8BFFEFFE03A000000007FFFFFFFFFFFFFFFFF9000",
      INIT_4B => X"000007FFFFFFFFFFFFFFFFFFE00000000A27F03FFFFFF9F000000003FFFFFFFF",
      INIT_4C => X"F87FFFFFFFF00000000FFFFFFFFFFFFFFFFFFFF00000000003F83FFFFFFFF000",
      INIT_4D => X"FFF80010000007D8FFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFF00000000003",
      INIT_4E => X"FFFFFFFFFFFFFFFFFE0000000011B80DFFFFFFF00000007FFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFF0000000FFFFFFFFFFFFFFFFFFFFFF0000000003B009FFFEFFF0000100FFFF",
      INIT_50 => X"0000002100FFECFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000000003180FFFC",
      INIT_51 => X"FFFFFFFFFFE000000000208077DC6FF0000001FFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFE000C0030010007FDCB9E00000F1FFFFFFFFFFFF",
      INIT_53 => X"01BE30BFC0E003FFFFFFFFFFFFFFFFFFFFFFFFF80C0003203080BEF4B9800000",
      INIT_54 => X"FFFC800001000001FBF07FC1F03FFFFFFFFFFFFFFFFFFFFFFFFFF80000030000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFF000800000809F1F07EE1F0FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF000800070C7DFFF07FFDE1FFFFFFFFFF",
      INIT_57 => X"0203C004CFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000006170468FFF07F",
      INIT_58 => X"FFFFFFFFFE00380001C003E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFE1A7E0C300001F000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FC011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE024C0FB00023FC01FFFFFFFFFF",
      INIT_5B => X"FE03FFFEEFE03FFE071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07CF7FF7C03F",
      INIT_5C => X"FFFFFFFFFFFFFFFE5FFFFDEFE01BFE0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFE01FFE7F3FFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFE03F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FFFFFFFFE3FF6FF3FFF",
      INIT_5F => X"FFFFFFF81FFFFFFFFE0161FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF8001FFFFFFFFFFFFFF",
      INIT_62 => X"3FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFF803",
      INIT_63 => X"FFFFFFFFFFFFF03FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFC0FFFFFFFFF",
      INIT_66 => X"FFFFE03FFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFE1FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFC1FFF",
      INIT_6A => X"FFFFFFFFFFE0FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(14),
      wea(0) => wea(0)
    );
\bindec_b.bindec_inst_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0
     port map (
      addrb(3 downto 0) => addrb(14 downto 11),
      enb_array(0) => enb_array(14)
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addrb(3 downto 0) => addrb(14 downto 11),
      clkb => clkb,
      doutb(8 downto 0) => doutb(8 downto 0),
      \doutb[7]\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[1].ram.r_n_7\,
      \doutb[7]_0\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]_0\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]_0\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]_0\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]_0\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]_0\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]_0\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]_0\(0) => \ramloop[2].ram.r_n_7\,
      \doutb[7]_1\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]_1\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]_1\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]_1\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]_1\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]_1\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]_1\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]_1\(0) => \ramloop[3].ram.r_n_7\,
      \doutb[7]_2\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]_2\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]_2\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]_2\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]_2\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]_2\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]_2\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]_2\(0) => \ramloop[4].ram.r_n_7\,
      \doutb[7]_3\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]_3\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]_3\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]_3\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]_3\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]_3\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]_3\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]_3\(0) => \ramloop[5].ram.r_n_7\,
      \doutb[8]\(0) => \ramloop[1].ram.r_n_8\,
      \doutb[8]_0\(0) => \ramloop[2].ram.r_n_8\,
      \doutb[8]_1\(0) => \ramloop[3].ram.r_n_8\,
      \doutb[8]_2\(0) => \ramloop[4].ram.r_n_8\,
      \doutb[8]_3\(0) => \ramloop[5].ram.r_n_8\,
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(11),
      doutb(0) => doutb(11),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(9),
      doutb(0) => doutb(9),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(10),
      doutb(0) => doutb(10),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     16.507832 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "VRAM,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     16.507832 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => NLW_U0_douta_UNCONNECTED(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
