Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\WorK\github\synesthesia_moksha\wxp\dgn\syn\limbus.qsys --synthesis=VERILOG --output-directory=E:\WorK\github\synesthesia_moksha\wxp\dgn\syn\limbus\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading syn/limbus.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 15.1]
Progress: Parameterizing module clk_100
Progress: Adding cortex [cortex 1.0]
Progress: Parameterizing module cortex
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding hdmi_tx_int_n [altera_avalon_pio 15.1]
Progress: Parameterizing module hdmi_tx_int_n
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sram [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module sram
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module tristate_conduit_pin_sharer_0
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: limbus.hdmi_tx_int_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: limbus.sram: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: limbus: Generating limbus "limbus" for QUARTUS_SYNTH
Warning: limbus: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: limbus: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: cpu: "limbus" instantiated altera_nios2_gen2 "cpu"
Info: hdmi_tx_int_n: Starting RTL generation for module 'limbus_hdmi_tx_int_n'
Info: hdmi_tx_int_n:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=limbus_hdmi_tx_int_n --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen//limbus_hdmi_tx_int_n_component_configuration.pl  --do_build_sim=0  ]
Info: hdmi_tx_int_n: Done RTL generation for module 'limbus_hdmi_tx_int_n'
Info: hdmi_tx_int_n: "limbus" instantiated altera_avalon_pio "hdmi_tx_int_n"
Info: jtag_uart_0: Starting RTL generation for module 'limbus_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=limbus_jtag_uart_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen//limbus_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'limbus_jtag_uart_0'
Info: jtag_uart_0: "limbus" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sram: "limbus" instantiated altera_generic_tristate_controller "sram"
Info: timer_0: Starting RTL generation for module 'limbus_timer_0'
Info: timer_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=limbus_timer_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen//limbus_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'limbus_timer_0'
Info: timer_0: "limbus" instantiated altera_avalon_timer "timer_0"
Info: tristate_conduit_bridge_0: "limbus" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
Info: tristate_conduit_pin_sharer_0: "limbus" instantiated altera_tristate_conduit_pin_sharer "tristate_conduit_pin_sharer_0"
Info: uart: Starting RTL generation for module 'limbus_uart'
Info: uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=limbus_uart --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen//limbus_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'limbus_uart'
Info: uart: "limbus" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "limbus" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "limbus" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "limbus" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'limbus_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=limbus_cpu_cpu --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen//limbus_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.03.26 11:38:34 (*) Starting Nios II generation
Info: cpu: # 2016.03.26 11:38:34 (*)   Checking for plaintext license.
Info: cpu: # 2016.03.26 11:38:48 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.03.26 11:38:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.03.26 11:38:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.03.26 11:38:48 (*)   Plaintext license not found.
Info: cpu: # 2016.03.26 11:38:48 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.03.26 11:38:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.03.26 11:38:49 (*)   Creating all objects for CPU
Info: cpu: # 2016.03.26 11:38:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.03.26 11:38:55 (*)   Creating plain-text RTL
Info: cpu: # 2016.03.26 11:39:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'limbus_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: tdt: "sram" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "sram" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "sram" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "tristate_conduit_pin_sharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tristate_conduit_pin_sharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sram_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_uas_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_uas_rsp_width_adapter"
Info: Reusing file E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: limbus: Done "limbus" with 41 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
