// Seed: 1658373231
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    output supply1 id_10
    , id_18,
    input tri id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    input wor id_16
);
  wire [-1 : 1  ==  1] id_19, id_20;
  wire id_21;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
);
  task id_3;
    logic id_4;
    id_4 = 1;
  endtask
  wire  id_5;
  logic id_6;
  timeunit 1ps;
  assign id_0 = -1;
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wire id_7;
  assign id_7 = id_7;
  logic [1 : 1] id_8;
endmodule
