Array size: 8 x 8 logic blocks.

Routing:

Net 0 (top^d_out)

Node:	514	SOURCE (1,4)  Class: 4  Switch: 2
Node:	534	  OPIN (1,4)  Pin: 18  Switch: 0
Node:	4010	 CHANX (1,3) to (2,3)  Track: 18  Switch: 0
Node:	5849	 CHANY (1,1) to (1,3)  Track: 9  Switch: 0
Node:	3783	 CHANX (1,2)  Track: 55  Switch: 0
Node:	5702	 CHANY (0,3) to (0,6)  Track: 28  Switch: 1
Node:	177	  IPIN (0,4)  Pad: 9  Switch: 2
Node:	153	  SINK (0,4)  Pad: 9  Switch: -1


Net 1 (top^d_in)

Node:	160	SOURCE (0,4)  Pad: 16  Switch: 2
Node:	184	  OPIN (0,4)  Pad: 16  Switch: 0
Node:	5617	 CHANY (0,1) to (0,4)  Track: 41  Switch: 1
Node:	523	  IPIN (1,4)  Pin: 7  Switch: 2
Node:	510	  SINK (1,4)  Class: 0  Switch: -1
