
t.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  080049f8  080049f8  000149f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b6c  08004b6c  00020858  2**0
                  CONTENTS
  4 .ARM          00000000  08004b6c  08004b6c  00020858  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b6c  08004b6c  00020858  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b6c  08004b6c  00014b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b70  08004b70  00014b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000858  20000000  08004b74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  20000858  080053cc  00020858  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001118  080053cc  00021118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020858  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0a1  00000000  00000000  00020881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c7a  00000000  00000000  0002b922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  0002d5a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002e250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184d9  00000000  00000000  0002ee48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccf4  00000000  00000000  00047321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b9b2  00000000  00000000  00054015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df9c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004058  00000000  00000000  000dfa18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000858 	.word	0x20000858
 8000128:	00000000 	.word	0x00000000
 800012c:	080049e0 	.word	0x080049e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000085c 	.word	0x2000085c
 8000148:	080049e0 	.word	0x080049e0

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2f>:
 800090c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000910:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000914:	bf24      	itt	cs
 8000916:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800091a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800091e:	d90d      	bls.n	800093c <__aeabi_d2f+0x30>
 8000920:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000924:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000928:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800092c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000930:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000934:	bf08      	it	eq
 8000936:	f020 0001 	biceq.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000940:	d121      	bne.n	8000986 <__aeabi_d2f+0x7a>
 8000942:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000946:	bfbc      	itt	lt
 8000948:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800094c:	4770      	bxlt	lr
 800094e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000952:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000956:	f1c2 0218 	rsb	r2, r2, #24
 800095a:	f1c2 0c20 	rsb	ip, r2, #32
 800095e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000962:	fa20 f002 	lsr.w	r0, r0, r2
 8000966:	bf18      	it	ne
 8000968:	f040 0001 	orrne.w	r0, r0, #1
 800096c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000970:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000974:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000978:	ea40 000c 	orr.w	r0, r0, ip
 800097c:	fa23 f302 	lsr.w	r3, r3, r2
 8000980:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000984:	e7cc      	b.n	8000920 <__aeabi_d2f+0x14>
 8000986:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800098a:	d107      	bne.n	800099c <__aeabi_d2f+0x90>
 800098c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000990:	bf1e      	ittt	ne
 8000992:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000996:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800099a:	4770      	bxne	lr
 800099c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_f2iz>:
 80009ac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009b0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80009b4:	d30f      	bcc.n	80009d6 <__aeabi_f2iz+0x2a>
 80009b6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009ba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009be:	d90d      	bls.n	80009dc <__aeabi_f2iz+0x30>
 80009c0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009c8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009cc:	fa23 f002 	lsr.w	r0, r3, r2
 80009d0:	bf18      	it	ne
 80009d2:	4240      	negne	r0, r0
 80009d4:	4770      	bx	lr
 80009d6:	f04f 0000 	mov.w	r0, #0
 80009da:	4770      	bx	lr
 80009dc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80009e0:	d101      	bne.n	80009e6 <__aeabi_f2iz+0x3a>
 80009e2:	0242      	lsls	r2, r0, #9
 80009e4:	d105      	bne.n	80009f2 <__aeabi_f2iz+0x46>
 80009e6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80009ea:	bf08      	it	eq
 80009ec:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009f0:	4770      	bx	lr
 80009f2:	f04f 0000 	mov.w	r0, #0
 80009f6:	4770      	bx	lr

080009f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009fc:	f000 ff14 	bl	8001828 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a00:	f000 f816 	bl	8000a30 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a04:	f000 f8cc 	bl	8000ba0 <MX_GPIO_Init>
	MX_TIM2_Init();
 8000a08:	f000 f854 	bl	8000ab4 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8000a0c:	f000 f89e 	bl	8000b4c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8000a10:	4804      	ldr	r0, [pc, #16]	; (8000a24 <main+0x2c>)
 8000a12:	f001 ff49 	bl	80028a8 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1, &input, sizeof(input));
 8000a16:	2201      	movs	r2, #1
 8000a18:	4903      	ldr	r1, [pc, #12]	; (8000a28 <main+0x30>)
 8000a1a:	4804      	ldr	r0, [pc, #16]	; (8000a2c <main+0x34>)
 8000a1c:	f002 fb3b 	bl	8003096 <HAL_UART_Receive_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000a20:	e7fe      	b.n	8000a20 <main+0x28>
 8000a22:	bf00      	nop
 8000a24:	20000874 	.word	0x20000874
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	200008bc 	.word	0x200008bc

08000a30 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b090      	sub	sp, #64	; 0x40
 8000a34:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a36:	f107 0318 	add.w	r3, r7, #24
 8000a3a:	2228      	movs	r2, #40	; 0x28
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f002 ff62 	bl	8003908 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a52:	2302      	movs	r3, #2
 8000a54:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a56:	2301      	movs	r3, #1
 8000a58:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5a:	2310      	movs	r3, #16
 8000a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000a62:	2300      	movs	r3, #0
 8000a64:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000a66:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000a6c:	f107 0318 	add.w	r3, r7, #24
 8000a70:	4618      	mov	r0, r3
 8000a72:	f001 faaf 	bl	8001fd4 <HAL_RCC_OscConfig>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <SystemClock_Config+0x50>
		Error_Handler();
 8000a7c:	f000 fd0c 	bl	8001498 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000a80:	230f      	movs	r3, #15
 8000a82:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a84:	2302      	movs	r3, #2
 8000a86:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a90:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2101      	movs	r1, #1
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 fd1c 	bl	80024d8 <HAL_RCC_ClockConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0x7a>
		Error_Handler();
 8000aa6:	f000 fcf7 	bl	8001498 <Error_Handler>
	}
}
 8000aaa:	bf00      	nop
 8000aac:	3740      	adds	r7, #64	; 0x40
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]
 8000ac6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000ac8:	463b      	mov	r3, r7
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ad6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000ad8:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ade:	4b1a      	ldr	r3, [pc, #104]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 47999;
 8000ae4:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000ae6:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000aea:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aec:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000af8:	4813      	ldr	r0, [pc, #76]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000afa:	f001 fe85 	bl	8002808 <HAL_TIM_Base_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM2_Init+0x54>
		Error_Handler();
 8000b04:	f000 fcc8 	bl	8001498 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b0c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000b0e:	f107 0308 	add.w	r3, r7, #8
 8000b12:	4619      	mov	r1, r3
 8000b14:	480c      	ldr	r0, [pc, #48]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000b16:	f002 f821 	bl	8002b5c <HAL_TIM_ConfigClockSource>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_TIM2_Init+0x70>
		Error_Handler();
 8000b20:	f000 fcba 	bl	8001498 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b24:	2300      	movs	r3, #0
 8000b26:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_TIM2_Init+0x94>)
 8000b32:	f002 f9f3 	bl	8002f1c <HAL_TIMEx_MasterConfigSynchronization>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000b3c:	f000 fcac 	bl	8001498 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000874 	.word	0x20000874

08000b4c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	; (8000b9c <MX_USART1_UART_Init+0x50>)
 8000b54:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b58:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b5c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b72:	220c      	movs	r2, #12
 8000b74:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b7c:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000b82:	4805      	ldr	r0, [pc, #20]	; (8000b98 <MX_USART1_UART_Init+0x4c>)
 8000b84:	f002 fa3a 	bl	8002ffc <HAL_UART_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8000b8e:	f000 fc83 	bl	8001498 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	200008bc 	.word	0x200008bc
 8000b9c:	40013800 	.word	0x40013800

08000ba0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000ba6:	f107 0308 	add.w	r3, r7, #8
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb4:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a20      	ldr	r2, [pc, #128]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bba:	f043 0304 	orr.w	r3, r3, #4
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b1e      	ldr	r3, [pc, #120]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0304 	and.w	r3, r3, #4
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	4a1a      	ldr	r2, [pc, #104]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bd2:	f043 0308 	orr.w	r3, r3, #8
 8000bd6:	6193      	str	r3, [r2, #24]
 8000bd8:	4b18      	ldr	r3, [pc, #96]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	f003 0308 	and.w	r3, r3, #8
 8000be0:	603b      	str	r3, [r7, #0]
 8000be2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2,
 8000be4:	2200      	movs	r2, #0
 8000be6:	2107      	movs	r1, #7
 8000be8:	4815      	ldr	r0, [pc, #84]	; (8000c40 <MX_GPIO_Init+0xa0>)
 8000bea:	f001 f9c1 	bl	8001f70 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f643 4103 	movw	r1, #15363	; 0x3c03
 8000bf4:	4813      	ldr	r0, [pc, #76]	; (8000c44 <MX_GPIO_Init+0xa4>)
 8000bf6:	f001 f9bb 	bl	8001f70 <HAL_GPIO_WritePin>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12
					| GPIO_PIN_13, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8000bfa:	2307      	movs	r3, #7
 8000bfc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2302      	movs	r3, #2
 8000c08:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	4619      	mov	r1, r3
 8000c10:	480b      	ldr	r0, [pc, #44]	; (8000c40 <MX_GPIO_Init+0xa0>)
 8000c12:	f001 f829 	bl	8001c68 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB10 PB11
	 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_10 | GPIO_PIN_11
 8000c16:	f643 4303 	movw	r3, #15363	; 0x3c03
 8000c1a:	60bb      	str	r3, [r7, #8]
			| GPIO_PIN_12 | GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2302      	movs	r3, #2
 8000c26:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4805      	ldr	r0, [pc, #20]	; (8000c44 <MX_GPIO_Init+0xa4>)
 8000c30:	f001 f81a 	bl	8001c68 <HAL_GPIO_Init>

}
 8000c34:	bf00      	nop
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	40010800 	.word	0x40010800
 8000c44:	40010c00 	.word	0x40010c00

08000c48 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]

	static int fiveSecond = 5000;
	static int oneSec = 1000;

	static exLedFreq = 100;
	if (htim->Instance == TIM2) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c58:	f040 8142 	bne.w	8000ee0 <HAL_TIM_PeriodElapsedCallback+0x298>
		if (counter == 100) {
 8000c5c:	4ba2      	ldr	r3, [pc, #648]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b64      	cmp	r3, #100	; 0x64
 8000c62:	d10b      	bne.n	8000c7c <HAL_TIM_PeriodElapsedCallback+0x34>
			counter = 0;
 8000c64:	4ba0      	ldr	r3, [pc, #640]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
			if (entered == 0) {
 8000c6a:	4ba0      	ldr	r3, [pc, #640]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d104      	bne.n	8000c7c <HAL_TIM_PeriodElapsedCallback+0x34>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_13);
 8000c72:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000c76:	489e      	ldr	r0, [pc, #632]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000c78:	f001 f992 	bl	8001fa0 <HAL_GPIO_TogglePin>
			}
		}

		int temp = percent;
 8000c7c:	4b9d      	ldr	r3, [pc, #628]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	60bb      	str	r3, [r7, #8]
		if (state == 0) {
 8000c82:	4b9d      	ldr	r3, [pc, #628]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d131      	bne.n	8000cee <HAL_TIM_PeriodElapsedCallback+0xa6>
			state++;
 8000c8a:	4b9b      	ldr	r3, [pc, #620]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	4a99      	ldr	r2, [pc, #612]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000c92:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 | GPIO_PIN_2, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2106      	movs	r1, #6
 8000c98:	4898      	ldr	r0, [pc, #608]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000c9a:	f001 f969 	bl	8001f70 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	4896      	ldr	r0, [pc, #600]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000ca4:	f001 f964 	bl	8001f70 <HAL_GPIO_WritePin>
			decode(percent / 100, bcd);
 8000ca8:	4b92      	ldr	r3, [pc, #584]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a94      	ldr	r2, [pc, #592]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000cae:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb2:	1152      	asrs	r2, r2, #5
 8000cb4:	17db      	asrs	r3, r3, #31
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	4992      	ldr	r1, [pc, #584]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f000 f9bc 	bl	8001038 <decode>
			for (int i = 0; i < 4; i++) {
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e00f      	b.n	8000ce6 <HAL_TIM_PeriodElapsedCallback+0x9e>
				HAL_GPIO_WritePin(GPIOB, IC[i], bcd[i]);
 8000cc6:	4a90      	ldr	r2, [pc, #576]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000cce:	4a8d      	ldr	r2, [pc, #564]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4885      	ldr	r0, [pc, #532]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000cdc:	f001 f948 	bl	8001f70 <HAL_GPIO_WritePin>
			for (int i = 0; i < 4; i++) {
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	ddec      	ble.n	8000cc6 <HAL_TIM_PeriodElapsedCallback+0x7e>
 8000cec:	e076      	b.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0x194>
			}
		} else if (state == 1) {
 8000cee:	4b82      	ldr	r3, [pc, #520]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d13b      	bne.n	8000d6e <HAL_TIM_PeriodElapsedCallback+0x126>
			state++;
 8000cf6:	4b80      	ldr	r3, [pc, #512]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	4a7e      	ldr	r2, [pc, #504]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000cfe:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_2, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	2105      	movs	r1, #5
 8000d04:	487d      	ldr	r0, [pc, #500]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000d06:	f001 f933 	bl	8001f70 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2102      	movs	r1, #2
 8000d0e:	487b      	ldr	r0, [pc, #492]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000d10:	f001 f92e 	bl	8001f70 <HAL_GPIO_WritePin>
			decode((percent / 10) % 10, bcd);
 8000d14:	4b77      	ldr	r3, [pc, #476]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a7c      	ldr	r2, [pc, #496]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000d1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000d1e:	1092      	asrs	r2, r2, #2
 8000d20:	17db      	asrs	r3, r3, #31
 8000d22:	1ad2      	subs	r2, r2, r3
 8000d24:	4b79      	ldr	r3, [pc, #484]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000d26:	fb83 1302 	smull	r1, r3, r3, r2
 8000d2a:	1099      	asrs	r1, r3, #2
 8000d2c:	17d3      	asrs	r3, r2, #31
 8000d2e:	1ac8      	subs	r0, r1, r3
 8000d30:	4603      	mov	r3, r0
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	4403      	add	r3, r0
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	1ad0      	subs	r0, r2, r3
 8000d3a:	4972      	ldr	r1, [pc, #456]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d3c:	f000 f97c 	bl	8001038 <decode>
			for (int i = 0; i < 4; i++) {
 8000d40:	2300      	movs	r3, #0
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	e00f      	b.n	8000d66 <HAL_TIM_PeriodElapsedCallback+0x11e>
				HAL_GPIO_WritePin(GPIOB, IC[i], bcd[i]);
 8000d46:	4a70      	ldr	r2, [pc, #448]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000d4e:	4a6d      	ldr	r2, [pc, #436]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4865      	ldr	r0, [pc, #404]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000d5c:	f001 f908 	bl	8001f70 <HAL_GPIO_WritePin>
			for (int i = 0; i < 4; i++) {
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	3301      	adds	r3, #1
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	2b03      	cmp	r3, #3
 8000d6a:	ddec      	ble.n	8000d46 <HAL_TIM_PeriodElapsedCallback+0xfe>
 8000d6c:	e036      	b.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0x194>
			}
		} else if (state == 2) {
 8000d6e:	4b62      	ldr	r3, [pc, #392]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d132      	bne.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0x194>
			state = 0;
 8000d76:	4b60      	ldr	r3, [pc, #384]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_SET);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	2103      	movs	r1, #3
 8000d80:	485e      	ldr	r0, [pc, #376]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000d82:	f001 f8f5 	bl	8001f70 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2104      	movs	r1, #4
 8000d8a:	485c      	ldr	r0, [pc, #368]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000d8c:	f001 f8f0 	bl	8001f70 <HAL_GPIO_WritePin>
			decode(percent % 10, bcd);
 8000d90:	4b58      	ldr	r3, [pc, #352]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	4b5d      	ldr	r3, [pc, #372]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000d96:	fb83 1302 	smull	r1, r3, r3, r2
 8000d9a:	1099      	asrs	r1, r3, #2
 8000d9c:	17d3      	asrs	r3, r2, #31
 8000d9e:	1ac8      	subs	r0, r1, r3
 8000da0:	4603      	mov	r3, r0
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	4403      	add	r3, r0
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	1ad0      	subs	r0, r2, r3
 8000daa:	4956      	ldr	r1, [pc, #344]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000dac:	f000 f944 	bl	8001038 <decode>
			for (int i = 0; i < 4; i++) {
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	e00f      	b.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x18e>
				HAL_GPIO_WritePin(GPIOB, IC[i], bcd[i]);
 8000db6:	4a54      	ldr	r2, [pc, #336]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000dbe:	4a51      	ldr	r2, [pc, #324]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4849      	ldr	r0, [pc, #292]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000dcc:	f001 f8d0 	bl	8001f70 <HAL_GPIO_WritePin>
			for (int i = 0; i < 4; i++) {
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	ddec      	ble.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0x16e>
			}
		}

		if (wordEnterd) {
 8000ddc:	4b4c      	ldr	r3, [pc, #304]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d010      	beq.n	8000e06 <HAL_TIM_PeriodElapsedCallback+0x1be>
			if (oneSec % exLedFreq == 0) {
 8000de4:	4b4b      	ldr	r3, [pc, #300]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a4b      	ldr	r2, [pc, #300]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000dea:	6812      	ldr	r2, [r2, #0]
 8000dec:	fb93 f1f2 	sdiv	r1, r3, r2
 8000df0:	fb01 f202 	mul.w	r2, r1, r2
 8000df4:	1a9b      	subs	r3, r3, r2
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d124      	bne.n	8000e44 <HAL_TIM_PeriodElapsedCallback+0x1fc>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dfe:	483c      	ldr	r0, [pc, #240]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e00:	f001 f8ce 	bl	8001fa0 <HAL_GPIO_TogglePin>
 8000e04:	e01e      	b.n	8000e44 <HAL_TIM_PeriodElapsedCallback+0x1fc>
			}
		} else if (fiveSec) {
 8000e06:	4b45      	ldr	r3, [pc, #276]	; (8000f1c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d010      	beq.n	8000e30 <HAL_TIM_PeriodElapsedCallback+0x1e8>
			if (fiveSecond % exLedFreq == 0) {
 8000e0e:	4b44      	ldr	r3, [pc, #272]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a41      	ldr	r2, [pc, #260]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000e14:	6812      	ldr	r2, [r2, #0]
 8000e16:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e1a:	fb01 f202 	mul.w	r2, r1, r2
 8000e1e:	1a9b      	subs	r3, r3, r2
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d10f      	bne.n	8000e44 <HAL_TIM_PeriodElapsedCallback+0x1fc>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000e24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e28:	4831      	ldr	r0, [pc, #196]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e2a:	f001 f8b9 	bl	8001fa0 <HAL_GPIO_TogglePin>
 8000e2e:	e009      	b.n	8000e44 <HAL_TIM_PeriodElapsedCallback+0x1fc>
			}
		} else if (entered) {
 8000e30:	4b2e      	ldr	r3, [pc, #184]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d005      	beq.n	8000e44 <HAL_TIM_PeriodElapsedCallback+0x1fc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e3e:	482c      	ldr	r0, [pc, #176]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e40:	f001 f896 	bl	8001f70 <HAL_GPIO_WritePin>
		}

		if (percent >= 60) {
 8000e44:	4b2b      	ldr	r3, [pc, #172]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b3b      	cmp	r3, #59	; 0x3b
 8000e4a:	dd06      	ble.n	8000e5a <HAL_TIM_PeriodElapsedCallback+0x212>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e52:	4827      	ldr	r0, [pc, #156]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e54:	f001 f88c 	bl	8001f70 <HAL_GPIO_WritePin>
 8000e58:	e00d      	b.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0x22e>
		} else if (entered && percent < 60) {
 8000e5a:	4b24      	ldr	r3, [pc, #144]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d009      	beq.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0x22e>
 8000e62:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2b3b      	cmp	r3, #59	; 0x3b
 8000e68:	dc05      	bgt.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0x22e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e70:	481f      	ldr	r0, [pc, #124]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e72:	f001 f87d 	bl	8001f70 <HAL_GPIO_WritePin>
		}
		if (fiveSec) {
 8000e76:	4b29      	ldr	r3, [pc, #164]	; (8000f1c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d010      	beq.n	8000ea0 <HAL_TIM_PeriodElapsedCallback+0x258>
			fiveSecond--;
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	4a26      	ldr	r2, [pc, #152]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e86:	6013      	str	r3, [r2, #0]
			if (fiveSecond == 0) {
 8000e88:	4b25      	ldr	r3, [pc, #148]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d11b      	bne.n	8000ec8 <HAL_TIM_PeriodElapsedCallback+0x280>
				fiveSecond = 5000;
 8000e90:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e96:	601a      	str	r2, [r3, #0]
				fiveSec = 0;
 8000e98:	4b20      	ldr	r3, [pc, #128]	; (8000f1c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	e013      	b.n	8000ec8 <HAL_TIM_PeriodElapsedCallback+0x280>
			}

		} else if (wordEnterd) {
 8000ea0:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d00f      	beq.n	8000ec8 <HAL_TIM_PeriodElapsedCallback+0x280>
			oneSec--;
 8000ea8:	4b1a      	ldr	r3, [pc, #104]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	3b01      	subs	r3, #1
 8000eae:	4a19      	ldr	r2, [pc, #100]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000eb0:	6013      	str	r3, [r2, #0]
			if (oneSec == 0) {
 8000eb2:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d106      	bne.n	8000ec8 <HAL_TIM_PeriodElapsedCallback+0x280>
				wordEnterd = 0;
 8000eba:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
				oneSec = 1000;
 8000ec0:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000ec2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ec6:	601a      	str	r2, [r3, #0]
			}
		}
		counter++;
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	4a06      	ldr	r2, [pc, #24]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000ed0:	6013      	str	r3, [r2, #0]
		percent = compare(str1, str2);
 8000ed2:	4914      	ldr	r1, [pc, #80]	; (8000f24 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000ed4:	4814      	ldr	r0, [pc, #80]	; (8000f28 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000ed6:	f000 f975 	bl	80011c4 <compare>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a05      	ldr	r2, [pc, #20]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000ede:	6013      	str	r3, [r2, #0]

	}
}
 8000ee0:	bf00      	nop
 8000ee2:	3718      	adds	r7, #24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000914 	.word	0x20000914
 8000eec:	20000904 	.word	0x20000904
 8000ef0:	40010c00 	.word	0x40010c00
 8000ef4:	20000900 	.word	0x20000900
 8000ef8:	20000918 	.word	0x20000918
 8000efc:	40010800 	.word	0x40010800
 8000f00:	51eb851f 	.word	0x51eb851f
 8000f04:	2000091c 	.word	0x2000091c
 8000f08:	200007d4 	.word	0x200007d4
 8000f0c:	66666667 	.word	0x66666667
 8000f10:	20000910 	.word	0x20000910
 8000f14:	200007dc 	.word	0x200007dc
 8000f18:	200007e0 	.word	0x200007e0
 8000f1c:	2000090c 	.word	0x2000090c
 8000f20:	200007e4 	.word	0x200007e4
 8000f24:	200003ec 	.word	0x200003ec
 8000f28:	20000004 	.word	0x20000004

08000f2c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	static index = 0;
	static char str3[1000];
	static char str4[1000];
	if (huart->Instance == USART1) {
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a31      	ldr	r2, [pc, #196]	; (8001000 <HAL_UART_RxCpltCallback+0xd4>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d15c      	bne.n	8000ff8 <HAL_UART_RxCpltCallback+0xcc>
		if (entered == 0) {
 8000f3e:	4b31      	ldr	r3, [pc, #196]	; (8001004 <HAL_UART_RxCpltCallback+0xd8>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d102      	bne.n	8000f4c <HAL_UART_RxCpltCallback+0x20>
			entered = 1;
 8000f46:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <HAL_UART_RxCpltCallback+0xd8>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
		}
		if ((int) input == 32) {
 8000f4c:	4b2e      	ldr	r3, [pc, #184]	; (8001008 <HAL_UART_RxCpltCallback+0xdc>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b20      	cmp	r3, #32
 8000f52:	d108      	bne.n	8000f66 <HAL_UART_RxCpltCallback+0x3a>
			wordEnterd = 1;
 8000f54:	4b2d      	ldr	r3, [pc, #180]	; (800100c <HAL_UART_RxCpltCallback+0xe0>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f60:	482b      	ldr	r0, [pc, #172]	; (8001010 <HAL_UART_RxCpltCallback+0xe4>)
 8000f62:	f001 f805 	bl	8001f70 <HAL_GPIO_WritePin>
		}

		if ((int) input == 13) {
 8000f66:	4b28      	ldr	r3, [pc, #160]	; (8001008 <HAL_UART_RxCpltCallback+0xdc>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b0d      	cmp	r3, #13
 8000f6c:	d10b      	bne.n	8000f86 <HAL_UART_RxCpltCallback+0x5a>
			sentenceTurn++;
 8000f6e:	4b29      	ldr	r3, [pc, #164]	; (8001014 <HAL_UART_RxCpltCallback+0xe8>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	4a27      	ldr	r2, [pc, #156]	; (8001014 <HAL_UART_RxCpltCallback+0xe8>)
 8000f76:	6013      	str	r3, [r2, #0]
			index = 0;
 8000f78:	4b27      	ldr	r3, [pc, #156]	; (8001018 <HAL_UART_RxCpltCallback+0xec>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
			fiveSec = 1;
 8000f7e:	4b27      	ldr	r3, [pc, #156]	; (800101c <HAL_UART_RxCpltCallback+0xf0>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	e020      	b.n	8000fc8 <HAL_UART_RxCpltCallback+0x9c>

		} else if (sentenceTurn == 0) {
 8000f86:	4b23      	ldr	r3, [pc, #140]	; (8001014 <HAL_UART_RxCpltCallback+0xe8>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d10c      	bne.n	8000fa8 <HAL_UART_RxCpltCallback+0x7c>
			str1[index] = input;
 8000f8e:	4b22      	ldr	r3, [pc, #136]	; (8001018 <HAL_UART_RxCpltCallback+0xec>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a1d      	ldr	r2, [pc, #116]	; (8001008 <HAL_UART_RxCpltCallback+0xdc>)
 8000f94:	7811      	ldrb	r1, [r2, #0]
 8000f96:	4a22      	ldr	r2, [pc, #136]	; (8001020 <HAL_UART_RxCpltCallback+0xf4>)
 8000f98:	54d1      	strb	r1, [r2, r3]
			str1[index + 1] = '\0';
 8000f9a:	4b1f      	ldr	r3, [pc, #124]	; (8001018 <HAL_UART_RxCpltCallback+0xec>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	4a1f      	ldr	r2, [pc, #124]	; (8001020 <HAL_UART_RxCpltCallback+0xf4>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	54d1      	strb	r1, [r2, r3]
 8000fa6:	e00f      	b.n	8000fc8 <HAL_UART_RxCpltCallback+0x9c>
		} else if (sentenceTurn == 1) {
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <HAL_UART_RxCpltCallback+0xe8>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d10b      	bne.n	8000fc8 <HAL_UART_RxCpltCallback+0x9c>
			str2[index] = input;
 8000fb0:	4b19      	ldr	r3, [pc, #100]	; (8001018 <HAL_UART_RxCpltCallback+0xec>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a14      	ldr	r2, [pc, #80]	; (8001008 <HAL_UART_RxCpltCallback+0xdc>)
 8000fb6:	7811      	ldrb	r1, [r2, #0]
 8000fb8:	4a1a      	ldr	r2, [pc, #104]	; (8001024 <HAL_UART_RxCpltCallback+0xf8>)
 8000fba:	54d1      	strb	r1, [r2, r3]
			str2[index + 1] = '\0';
 8000fbc:	4b16      	ldr	r3, [pc, #88]	; (8001018 <HAL_UART_RxCpltCallback+0xec>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	4a18      	ldr	r2, [pc, #96]	; (8001024 <HAL_UART_RxCpltCallback+0xf8>)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	54d1      	strb	r1, [r2, r3]
		}

		if (sentenceTurn == 2) {
 8000fc8:	4b12      	ldr	r3, [pc, #72]	; (8001014 <HAL_UART_RxCpltCallback+0xe8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d10e      	bne.n	8000fee <HAL_UART_RxCpltCallback+0xc2>
//			if (!strcmp(str1, str2)){
//				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
			strcpy(str3, str1);
 8000fd0:	4913      	ldr	r1, [pc, #76]	; (8001020 <HAL_UART_RxCpltCallback+0xf4>)
 8000fd2:	4815      	ldr	r0, [pc, #84]	; (8001028 <HAL_UART_RxCpltCallback+0xfc>)
 8000fd4:	f002 fca0 	bl	8003918 <strcpy>
			strcpy(str4, str2);
 8000fd8:	4912      	ldr	r1, [pc, #72]	; (8001024 <HAL_UART_RxCpltCallback+0xf8>)
 8000fda:	4814      	ldr	r0, [pc, #80]	; (800102c <HAL_UART_RxCpltCallback+0x100>)
 8000fdc:	f002 fc9c 	bl	8003918 <strcpy>
				percent = compare(str3, str4);
 8000fe0:	4912      	ldr	r1, [pc, #72]	; (800102c <HAL_UART_RxCpltCallback+0x100>)
 8000fe2:	4811      	ldr	r0, [pc, #68]	; (8001028 <HAL_UART_RxCpltCallback+0xfc>)
 8000fe4:	f000 f8ee 	bl	80011c4 <compare>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4a11      	ldr	r2, [pc, #68]	; (8001030 <HAL_UART_RxCpltCallback+0x104>)
 8000fec:	6013      	str	r3, [r2, #0]
//			}
		}
		HAL_UART_Receive_IT(&huart1, &input, sizeof(input));
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4905      	ldr	r1, [pc, #20]	; (8001008 <HAL_UART_RxCpltCallback+0xdc>)
 8000ff2:	4810      	ldr	r0, [pc, #64]	; (8001034 <HAL_UART_RxCpltCallback+0x108>)
 8000ff4:	f002 f84f 	bl	8003096 <HAL_UART_Receive_IT>
	}
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40013800 	.word	0x40013800
 8001004:	20000904 	.word	0x20000904
 8001008:	20000000 	.word	0x20000000
 800100c:	20000910 	.word	0x20000910
 8001010:	40010c00 	.word	0x40010c00
 8001014:	20000908 	.word	0x20000908
 8001018:	2000092c 	.word	0x2000092c
 800101c:	2000090c 	.word	0x2000090c
 8001020:	20000004 	.word	0x20000004
 8001024:	200003ec 	.word	0x200003ec
 8001028:	20000930 	.word	0x20000930
 800102c:	20000d18 	.word	0x20000d18
 8001030:	20000900 	.word	0x20000900
 8001034:	200008bc 	.word	0x200008bc

08001038 <decode>:

void decode(int num, int BCD[4]) {
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
	switch (num) {
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b09      	cmp	r3, #9
 8001046:	f200 80b7 	bhi.w	80011b8 <decode+0x180>
 800104a:	a201      	add	r2, pc, #4	; (adr r2, 8001050 <decode+0x18>)
 800104c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001050:	08001079 	.word	0x08001079
 8001054:	08001099 	.word	0x08001099
 8001058:	080010b9 	.word	0x080010b9
 800105c:	080010d9 	.word	0x080010d9
 8001060:	080010f9 	.word	0x080010f9
 8001064:	08001119 	.word	0x08001119
 8001068:	08001139 	.word	0x08001139
 800106c:	08001159 	.word	0x08001159
 8001070:	08001179 	.word	0x08001179
 8001074:	08001199 	.word	0x08001199
	case 0:
		BCD[3] = 0;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	330c      	adds	r3, #12
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	3308      	adds	r3, #8
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	3304      	adds	r3, #4
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
		BCD[0] = 0;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
		break;
 8001096:	e090      	b.n	80011ba <decode+0x182>
	case 1:
		BCD[3] = 0;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	330c      	adds	r3, #12
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	3308      	adds	r3, #8
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	3304      	adds	r3, #4
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
		BCD[0] = 1;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]
		break;
 80010b6:	e080      	b.n	80011ba <decode+0x182>
	case 2:
		BCD[3] = 0;
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	330c      	adds	r3, #12
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	3308      	adds	r3, #8
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
		BCD[1] = 1;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	3304      	adds	r3, #4
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
		BCD[0] = 0;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
		break;
 80010d6:	e070      	b.n	80011ba <decode+0x182>
	case 3:
		BCD[3] = 0;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	330c      	adds	r3, #12
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	3308      	adds	r3, #8
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
		BCD[1] = 1;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	3304      	adds	r3, #4
 80010ec:	2201      	movs	r2, #1
 80010ee:	601a      	str	r2, [r3, #0]
		BCD[0] = 1;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	2201      	movs	r2, #1
 80010f4:	601a      	str	r2, [r3, #0]
		break;
 80010f6:	e060      	b.n	80011ba <decode+0x182>
	case 4:
		BCD[3] = 0;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	330c      	adds	r3, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
		BCD[2] = 1;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	3308      	adds	r3, #8
 8001104:	2201      	movs	r2, #1
 8001106:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
		BCD[0] = 0;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
		break;
 8001116:	e050      	b.n	80011ba <decode+0x182>
	case 5:
		BCD[3] = 0;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	330c      	adds	r3, #12
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
		BCD[2] = 1;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	3308      	adds	r3, #8
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	3304      	adds	r3, #4
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
		BCD[0] = 1;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	601a      	str	r2, [r3, #0]
		break;
 8001136:	e040      	b.n	80011ba <decode+0x182>
	case 6:
		BCD[3] = 0;
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	330c      	adds	r3, #12
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
		BCD[2] = 1;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	3308      	adds	r3, #8
 8001144:	2201      	movs	r2, #1
 8001146:	601a      	str	r2, [r3, #0]
		BCD[1] = 1;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	3304      	adds	r3, #4
 800114c:	2201      	movs	r2, #1
 800114e:	601a      	str	r2, [r3, #0]
		BCD[0] = 0;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
		break;
 8001156:	e030      	b.n	80011ba <decode+0x182>
	case 7:
		BCD[3] = 0;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	330c      	adds	r3, #12
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
		BCD[2] = 1;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	3308      	adds	r3, #8
 8001164:	2201      	movs	r2, #1
 8001166:	601a      	str	r2, [r3, #0]
		BCD[1] = 1;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	3304      	adds	r3, #4
 800116c:	2201      	movs	r2, #1
 800116e:	601a      	str	r2, [r3, #0]
		BCD[0] = 1;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]
		break;
 8001176:	e020      	b.n	80011ba <decode+0x182>
	case 8:
		BCD[3] = 1;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	330c      	adds	r3, #12
 800117c:	2201      	movs	r2, #1
 800117e:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	3308      	adds	r3, #8
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	3304      	adds	r3, #4
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
		BCD[0] = 0;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
		break;
 8001196:	e010      	b.n	80011ba <decode+0x182>
	case 9:
		BCD[3] = 1;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	330c      	adds	r3, #12
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]
		BCD[2] = 0;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	3308      	adds	r3, #8
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
		BCD[1] = 0;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3304      	adds	r3, #4
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
		BCD[0] = 1;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	601a      	str	r2, [r3, #0]
		break;
 80011b6:	e000      	b.n	80011ba <decode+0x182>
	default:
		break;
 80011b8:	bf00      	nop
	}
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <compare>:


int compare(char *str1, char *str2) {
 80011c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011c8:	f5ad 6dcf 	sub.w	sp, sp, #1656	; 0x678
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80011d2:	f2a3 6374 	subw	r3, r3, #1652	; 0x674
 80011d6:	6018      	str	r0, [r3, #0]
 80011d8:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80011dc:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80011e0:	6019      	str	r1, [r3, #0]
    int str1_length = strlen(str1);
 80011e2:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80011e6:	f2a3 6374 	subw	r3, r3, #1652	; 0x674
 80011ea:	6818      	ldr	r0, [r3, #0]
 80011ec:	f7fe ffb8 	bl	8000160 <strlen>
 80011f0:	4603      	mov	r3, r0
 80011f2:	f8c7 3654 	str.w	r3, [r7, #1620]	; 0x654
    int str2_length = strlen(str2);
 80011f6:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80011fa:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	f7fe ffae 	bl	8000160 <strlen>
 8001204:	4603      	mov	r3, r0
 8001206:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
    char *words1[200];
    char *words2[200];
    char *word;
    int i, j, count1 = 0, count2 = 0, similar1 = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 3668 	str.w	r3, [r7, #1640]	; 0x668
 8001210:	2300      	movs	r3, #0
 8001212:	f8c7 3664 	str.w	r3, [r7, #1636]	; 0x664
 8001216:	2300      	movs	r3, #0
 8001218:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
    float similar_words = 0;
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	f8c7 3660 	str.w	r3, [r7, #1632]	; 0x660
    // Split string1 into words
    word = strtok(str1, " ");
 8001224:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 8001228:	f2a3 6374 	subw	r3, r3, #1652	; 0x674
 800122c:	4997      	ldr	r1, [pc, #604]	; (800148c <compare+0x2c8>)
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	f002 fb7a 	bl	8003928 <strtok>
 8001234:	f8c7 0674 	str.w	r0, [r7, #1652]	; 0x674
    count1++;
 8001238:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 800123c:	3301      	adds	r3, #1
 800123e:	f8c7 3668 	str.w	r3, [r7, #1640]	; 0x668
    while (word != NULL && count1 < 200) {
 8001242:	e012      	b.n	800126a <compare+0xa6>
        words1[count1++] = word;
 8001244:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 8001248:	1c5a      	adds	r2, r3, #1
 800124a:	f8c7 2668 	str.w	r2, [r7, #1640]	; 0x668
 800124e:	f507 62cf 	add.w	r2, r7, #1656	; 0x678
 8001252:	f5a2 7254 	sub.w	r2, r2, #848	; 0x350
 8001256:	f8d7 1674 	ldr.w	r1, [r7, #1652]	; 0x674
 800125a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        word = strtok(NULL, " ");
 800125e:	498b      	ldr	r1, [pc, #556]	; (800148c <compare+0x2c8>)
 8001260:	2000      	movs	r0, #0
 8001262:	f002 fb61 	bl	8003928 <strtok>
 8001266:	f8c7 0674 	str.w	r0, [r7, #1652]	; 0x674
    while (word != NULL && count1 < 200) {
 800126a:	f8d7 3674 	ldr.w	r3, [r7, #1652]	; 0x674
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <compare+0xb6>
 8001272:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 8001276:	2bc7      	cmp	r3, #199	; 0xc7
 8001278:	dde4      	ble.n	8001244 <compare+0x80>
    }

    // Split string2 into words
    word = strtok(str2, " ");
 800127a:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 800127e:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 8001282:	4982      	ldr	r1, [pc, #520]	; (800148c <compare+0x2c8>)
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	f002 fb4f 	bl	8003928 <strtok>
 800128a:	f8c7 0674 	str.w	r0, [r7, #1652]	; 0x674
    count2++;
 800128e:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8001292:	3301      	adds	r3, #1
 8001294:	f8c7 3664 	str.w	r3, [r7, #1636]	; 0x664
    while (word != NULL && count2 < 200) {
 8001298:	e012      	b.n	80012c0 <compare+0xfc>
        words2[count2++] = word;
 800129a:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	f8c7 2664 	str.w	r2, [r7, #1636]	; 0x664
 80012a4:	f507 62cf 	add.w	r2, r7, #1656	; 0x678
 80012a8:	f5a2 62ce 	sub.w	r2, r2, #1648	; 0x670
 80012ac:	f8d7 1674 	ldr.w	r1, [r7, #1652]	; 0x674
 80012b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        word = strtok(NULL, " ");
 80012b4:	4975      	ldr	r1, [pc, #468]	; (800148c <compare+0x2c8>)
 80012b6:	2000      	movs	r0, #0
 80012b8:	f002 fb36 	bl	8003928 <strtok>
 80012bc:	f8c7 0674 	str.w	r0, [r7, #1652]	; 0x674
    while (word != NULL && count2 < 200) {
 80012c0:	f8d7 3674 	ldr.w	r3, [r7, #1652]	; 0x674
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <compare+0x10c>
 80012c8:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80012cc:	2bc7      	cmp	r3, #199	; 0xc7
 80012ce:	dde4      	ble.n	800129a <compare+0xd6>
    }
    
    long int index_1 = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 365c 	str.w	r3, [r7, #1628]	; 0x65c
    long int index_2 = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f8c7 3658 	str.w	r3, [r7, #1624]	; 0x658
    // Compare the words in both strings
    for (i = 0; i < count1; i++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 3670 	str.w	r3, [r7, #1648]	; 0x670
 80012e2:	e08c      	b.n	80013fe <compare+0x23a>
        index_2 = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 3658 	str.w	r3, [r7, #1624]	; 0x658
        for (j = 0; j < count2; j++) {
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 366c 	str.w	r3, [r7, #1644]	; 0x66c
 80012f0:	e069      	b.n	80013c6 <compare+0x202>
            if (strcmp(words1[i], words2[j]) == 0) {
 80012f2:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80012f6:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 80012fa:	f8d7 2670 	ldr.w	r2, [r7, #1648]	; 0x670
 80012fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001302:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 8001306:	f5a3 63ce 	sub.w	r3, r3, #1648	; 0x670
 800130a:	f8d7 266c 	ldr.w	r2, [r7, #1644]	; 0x66c
 800130e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001312:	4619      	mov	r1, r3
 8001314:	f7fe ff1a 	bl	800014c <strcmp>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d13d      	bne.n	800139a <compare+0x1d6>
                similar_words += 1.0 - abs(index_2 - index_1) / ((str1_length + str2_length) / 2.0);
 800131e:	f8d7 0660 	ldr.w	r0, [r7, #1632]	; 0x660
 8001322:	f7ff f889 	bl	8000438 <__aeabi_f2d>
 8001326:	4604      	mov	r4, r0
 8001328:	460d      	mov	r5, r1
 800132a:	f8d7 2658 	ldr.w	r2, [r7, #1624]	; 0x658
 800132e:	f8d7 365c 	ldr.w	r3, [r7, #1628]	; 0x65c
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	bfb8      	it	lt
 8001338:	425b      	neglt	r3, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff f86a 	bl	8000414 <__aeabi_i2d>
 8001340:	4680      	mov	r8, r0
 8001342:	4689      	mov	r9, r1
 8001344:	f8d7 2654 	ldr.w	r2, [r7, #1620]	; 0x654
 8001348:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
 800134c:	4413      	add	r3, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff f860 	bl	8000414 <__aeabi_i2d>
 8001354:	f04f 0200 	mov.w	r2, #0
 8001358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800135c:	f7ff f9ee 	bl	800073c <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4640      	mov	r0, r8
 8001366:	4649      	mov	r1, r9
 8001368:	f7ff f9e8 	bl	800073c <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	f04f 0000 	mov.w	r0, #0
 8001374:	4946      	ldr	r1, [pc, #280]	; (8001490 <compare+0x2cc>)
 8001376:	f7fe feff 	bl	8000178 <__aeabi_dsub>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4620      	mov	r0, r4
 8001380:	4629      	mov	r1, r5
 8001382:	f7fe fefb 	bl	800017c <__adddf3>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4610      	mov	r0, r2
 800138c:	4619      	mov	r1, r3
 800138e:	f7ff fabd 	bl	800090c <__aeabi_d2f>
 8001392:	4603      	mov	r3, r0
 8001394:	f8c7 3660 	str.w	r3, [r7, #1632]	; 0x660
                break;
 8001398:	e01b      	b.n	80013d2 <compare+0x20e>
            }
            index_2 += strlen(words2[j]);
 800139a:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 800139e:	f5a3 63ce 	sub.w	r3, r3, #1648	; 0x670
 80013a2:	f8d7 266c 	ldr.w	r2, [r7, #1644]	; 0x66c
 80013a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7fe fed8 	bl	8000160 <strlen>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f8d7 3658 	ldr.w	r3, [r7, #1624]	; 0x658
 80013b6:	4413      	add	r3, r2
 80013b8:	f8c7 3658 	str.w	r3, [r7, #1624]	; 0x658
        for (j = 0; j < count2; j++) {
 80013bc:	f8d7 366c 	ldr.w	r3, [r7, #1644]	; 0x66c
 80013c0:	3301      	adds	r3, #1
 80013c2:	f8c7 366c 	str.w	r3, [r7, #1644]	; 0x66c
 80013c6:	f8d7 266c 	ldr.w	r2, [r7, #1644]	; 0x66c
 80013ca:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80013ce:	429a      	cmp	r2, r3
 80013d0:	db8f      	blt.n	80012f2 <compare+0x12e>
        }
        index_1 += strlen(words1[i]);
 80013d2:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 80013d6:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 80013da:	f8d7 2670 	ldr.w	r2, [r7, #1648]	; 0x670
 80013de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7fe febc 	bl	8000160 <strlen>
 80013e8:	4602      	mov	r2, r0
 80013ea:	f8d7 365c 	ldr.w	r3, [r7, #1628]	; 0x65c
 80013ee:	4413      	add	r3, r2
 80013f0:	f8c7 365c 	str.w	r3, [r7, #1628]	; 0x65c
    for (i = 0; i < count1; i++) {
 80013f4:	f8d7 3670 	ldr.w	r3, [r7, #1648]	; 0x670
 80013f8:	3301      	adds	r3, #1
 80013fa:	f8c7 3670 	str.w	r3, [r7, #1648]	; 0x670
 80013fe:	f8d7 2670 	ldr.w	r2, [r7, #1648]	; 0x670
 8001402:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 8001406:	429a      	cmp	r2, r3
 8001408:	f6ff af6c 	blt.w	80012e4 <compare+0x120>
    // }
    // hello new world
    // world counter hi hello

    // Calculate similarity percentage
    if (count1 == 0 || count2 == 0) {
 800140c:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <compare+0x258>
 8001414:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <compare+0x25c>
        return 0;
 800141c:	2300      	movs	r3, #0
 800141e:	e02e      	b.n	800147e <compare+0x2ba>
    } else {
        float similarity = (similar_words * 100.0) / ((count1 + count2) / 2.0);
 8001420:	f8d7 0660 	ldr.w	r0, [r7, #1632]	; 0x660
 8001424:	f7ff f808 	bl	8000438 <__aeabi_f2d>
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b19      	ldr	r3, [pc, #100]	; (8001494 <compare+0x2d0>)
 800142e:	f7ff f85b 	bl	80004e8 <__aeabi_dmul>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4614      	mov	r4, r2
 8001438:	461d      	mov	r5, r3
 800143a:	f8d7 2668 	ldr.w	r2, [r7, #1640]	; 0x668
 800143e:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8001442:	4413      	add	r3, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f7fe ffe5 	bl	8000414 <__aeabi_i2d>
 800144a:	f04f 0200 	mov.w	r2, #0
 800144e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001452:	f7ff f973 	bl	800073c <__aeabi_ddiv>
 8001456:	4602      	mov	r2, r0
 8001458:	460b      	mov	r3, r1
 800145a:	4620      	mov	r0, r4
 800145c:	4629      	mov	r1, r5
 800145e:	f7ff f96d 	bl	800073c <__aeabi_ddiv>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fa4f 	bl	800090c <__aeabi_d2f>
 800146e:	4603      	mov	r3, r0
 8001470:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
        return (int)similarity;
 8001474:	f8d7 0648 	ldr.w	r0, [r7, #1608]	; 0x648
 8001478:	f7ff fa98 	bl	80009ac <__aeabi_f2iz>
 800147c:	4603      	mov	r3, r0
    }
}
 800147e:	4618      	mov	r0, r3
 8001480:	f507 67cf 	add.w	r7, r7, #1656	; 0x678
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800148a:	bf00      	nop
 800148c:	080049f8 	.word	0x080049f8
 8001490:	3ff00000 	.word	0x3ff00000
 8001494:	40590000 	.word	0x40590000

08001498 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149c:	b672      	cpsid	i
}
 800149e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80014a0:	e7fe      	b.n	80014a0 <Error_Handler+0x8>
	...

080014a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_MspInit+0x40>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <HAL_MspInit+0x40>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6193      	str	r3, [r2, #24]
 80014b6:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_MspInit+0x40>)
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c2:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <HAL_MspInit+0x40>)
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <HAL_MspInit+0x40>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014cc:	61d3      	str	r3, [r2, #28]
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <HAL_MspInit+0x40>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	40021000 	.word	0x40021000

080014e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014f8:	d113      	bne.n	8001522 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014fa:	4b0c      	ldr	r3, [pc, #48]	; (800152c <HAL_TIM_Base_MspInit+0x44>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <HAL_TIM_Base_MspInit+0x44>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	61d3      	str	r3, [r2, #28]
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <HAL_TIM_Base_MspInit+0x44>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2100      	movs	r1, #0
 8001516:	201c      	movs	r0, #28
 8001518:	f000 fabf 	bl	8001a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800151c:	201c      	movs	r0, #28
 800151e:	f000 fad8 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40021000 	.word	0x40021000

08001530 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a20      	ldr	r2, [pc, #128]	; (80015cc <HAL_UART_MspInit+0x9c>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d139      	bne.n	80015c4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001550:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a1e      	ldr	r2, [pc, #120]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 8001556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a18      	ldr	r2, [pc, #96]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 800156e:	f043 0304 	orr.w	r3, r3, #4
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_UART_MspInit+0xa0>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001580:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001584:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	4619      	mov	r1, r3
 8001594:	480f      	ldr	r0, [pc, #60]	; (80015d4 <HAL_UART_MspInit+0xa4>)
 8001596:	f000 fb67 	bl	8001c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800159a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800159e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	4619      	mov	r1, r3
 80015ae:	4809      	ldr	r0, [pc, #36]	; (80015d4 <HAL_UART_MspInit+0xa4>)
 80015b0:	f000 fb5a 	bl	8001c68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	2025      	movs	r0, #37	; 0x25
 80015ba:	f000 fa6e 	bl	8001a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015be:	2025      	movs	r0, #37	; 0x25
 80015c0:	f000 fa87 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40013800 	.word	0x40013800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010800 	.word	0x40010800

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015dc:	e7fe      	b.n	80015dc <NMI_Handler+0x4>

080015de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e2:	e7fe      	b.n	80015e2 <HardFault_Handler+0x4>

080015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <MemManage_Handler+0x4>

080015ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <BusFault_Handler+0x4>

080015f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <UsageFault_Handler+0x4>

080015f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800161e:	f000 f949 	bl	80018b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <TIM2_IRQHandler+0x10>)
 800162e:	f001 f98d 	bl	800294c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000874 	.word	0x20000874

0800163c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <USART1_IRQHandler+0x10>)
 8001642:	f001 fd59 	bl	80030f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200008bc 	.word	0x200008bc

08001650 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return 1;
 8001654:	2301      	movs	r3, #1
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr

0800165e <_kill>:

int _kill(int pid, int sig)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001668:	f002 f924 	bl	80038b4 <__errno>
 800166c:	4603      	mov	r3, r0
 800166e:	2216      	movs	r2, #22
 8001670:	601a      	str	r2, [r3, #0]
  return -1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <_exit>:

void _exit (int status)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001686:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffe7 	bl	800165e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001690:	e7fe      	b.n	8001690 <_exit+0x12>

08001692 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b086      	sub	sp, #24
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	e00a      	b.n	80016ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a4:	f3af 8000 	nop.w
 80016a8:	4601      	mov	r1, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1c5a      	adds	r2, r3, #1
 80016ae:	60ba      	str	r2, [r7, #8]
 80016b0:	b2ca      	uxtb	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	3301      	adds	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	429a      	cmp	r2, r3
 80016c0:	dbf0      	blt.n	80016a4 <_read+0x12>
  }

  return len;
 80016c2:	687b      	ldr	r3, [r7, #4]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	e009      	b.n	80016f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	1c5a      	adds	r2, r3, #1
 80016e2:	60ba      	str	r2, [r7, #8]
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	3301      	adds	r3, #1
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	dbf1      	blt.n	80016de <_write+0x12>
  }
  return len;
 80016fa:	687b      	ldr	r3, [r7, #4]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <_close>:

int _close(int file)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800170c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800172a:	605a      	str	r2, [r3, #4]
  return 0;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <_isatty>:

int _isatty(int file)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800176c:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <_sbrk+0x5c>)
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <_sbrk+0x60>)
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001780:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <_sbrk+0x64>)
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <_sbrk+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	429a      	cmp	r2, r3
 8001792:	d207      	bcs.n	80017a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001794:	f002 f88e 	bl	80038b4 <__errno>
 8001798:	4603      	mov	r3, r0
 800179a:	220c      	movs	r2, #12
 800179c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017a2:	e009      	b.n	80017b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017aa:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <_sbrk+0x64>)
 80017b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20005000 	.word	0x20005000
 80017c4:	00000400 	.word	0x00000400
 80017c8:	20001100 	.word	0x20001100
 80017cc:	20001118 	.word	0x20001118

080017d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017dc:	480c      	ldr	r0, [pc, #48]	; (8001810 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017de:	490d      	ldr	r1, [pc, #52]	; (8001814 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f4:	4c0a      	ldr	r4, [pc, #40]	; (8001820 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001802:	f7ff ffe5 	bl	80017d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001806:	f002 f85b 	bl	80038c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800180a:	f7ff f8f5 	bl	80009f8 <main>
  bx lr
 800180e:	4770      	bx	lr
  ldr r0, =_sdata
 8001810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001814:	20000858 	.word	0x20000858
  ldr r2, =_sidata
 8001818:	08004b74 	.word	0x08004b74
  ldr r2, =_sbss
 800181c:	20000858 	.word	0x20000858
  ldr r4, =_ebss
 8001820:	20001118 	.word	0x20001118

08001824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC1_2_IRQHandler>
	...

08001828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <HAL_Init+0x28>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a07      	ldr	r2, [pc, #28]	; (8001850 <HAL_Init+0x28>)
 8001832:	f043 0310 	orr.w	r3, r3, #16
 8001836:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001838:	2003      	movs	r0, #3
 800183a:	f000 f923 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183e:	200f      	movs	r0, #15
 8001840:	f000 f808 	bl	8001854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001844:	f7ff fe2e 	bl	80014a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40022000 	.word	0x40022000

08001854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x54>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <HAL_InitTick+0x58>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4619      	mov	r1, r3
 8001866:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800186a:	fbb3 f3f1 	udiv	r3, r3, r1
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f000 f93b 	bl	8001aee <HAL_SYSTICK_Config>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e00e      	b.n	80018a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b0f      	cmp	r3, #15
 8001886:	d80a      	bhi.n	800189e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001888:	2200      	movs	r2, #0
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001890:	f000 f903 	bl	8001a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001894:	4a06      	ldr	r2, [pc, #24]	; (80018b0 <HAL_InitTick+0x5c>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	e000      	b.n	80018a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200007e8 	.word	0x200007e8
 80018ac:	200007f0 	.word	0x200007f0
 80018b0:	200007ec 	.word	0x200007ec

080018b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x1c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_IncTick+0x20>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	4a03      	ldr	r2, [pc, #12]	; (80018d4 <HAL_IncTick+0x20>)
 80018c6:	6013      	str	r3, [r2, #0]
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	200007f0 	.word	0x200007f0
 80018d4:	20001104 	.word	0x20001104

080018d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return uwTick;
 80018dc:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <HAL_GetTick+0x10>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	20001104 	.word	0x20001104

080018ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018fc:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <__NVIC_SetPriorityGrouping+0x44>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001902:	68ba      	ldr	r2, [r7, #8]
 8001904:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001908:	4013      	ands	r3, r2
 800190a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001914:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800191c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800191e:	4a04      	ldr	r2, [pc, #16]	; (8001930 <__NVIC_SetPriorityGrouping+0x44>)
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	60d3      	str	r3, [r2, #12]
}
 8001924:	bf00      	nop
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001938:	4b04      	ldr	r3, [pc, #16]	; (800194c <__NVIC_GetPriorityGrouping+0x18>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	0a1b      	lsrs	r3, r3, #8
 800193e:	f003 0307 	and.w	r3, r3, #7
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	2b00      	cmp	r3, #0
 8001960:	db0b      	blt.n	800197a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	f003 021f 	and.w	r2, r3, #31
 8001968:	4906      	ldr	r1, [pc, #24]	; (8001984 <__NVIC_EnableIRQ+0x34>)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	095b      	lsrs	r3, r3, #5
 8001970:	2001      	movs	r0, #1
 8001972:	fa00 f202 	lsl.w	r2, r0, r2
 8001976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100

08001988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	; (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	; (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
         );
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	; 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bc80      	pop	{r7}
 8001a3e:	4770      	bx	lr

08001a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a50:	d301      	bcc.n	8001a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00f      	b.n	8001a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a56:	4a0a      	ldr	r2, [pc, #40]	; (8001a80 <SysTick_Config+0x40>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5e:	210f      	movs	r1, #15
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a64:	f7ff ff90 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a68:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <SysTick_Config+0x40>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6e:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <SysTick_Config+0x40>)
 8001a70:	2207      	movs	r2, #7
 8001a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	e000e010 	.word	0xe000e010

08001a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff2d 	bl	80018ec <__NVIC_SetPriorityGrouping>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aac:	f7ff ff42 	bl	8001934 <__NVIC_GetPriorityGrouping>
 8001ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff ff90 	bl	80019dc <NVIC_EncodePriority>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff5f 	bl	8001988 <__NVIC_SetPriority>
}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff35 	bl	8001950 <__NVIC_EnableIRQ>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffa2 	bl	8001a40 <SysTick_Config>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d008      	beq.n	8001b2e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2204      	movs	r2, #4
 8001b20:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e020      	b.n	8001b70 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f022 020e 	bic.w	r2, r2, #14
 8001b3c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f022 0201 	bic.w	r2, r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b56:	2101      	movs	r1, #1
 8001b58:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b84:	2300      	movs	r3, #0
 8001b86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d005      	beq.n	8001b9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2204      	movs	r2, #4
 8001b96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
 8001b9c:	e051      	b.n	8001c42 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f022 020e 	bic.w	r2, r2, #14
 8001bac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f022 0201 	bic.w	r2, r2, #1
 8001bbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a22      	ldr	r2, [pc, #136]	; (8001c4c <HAL_DMA_Abort_IT+0xd0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d029      	beq.n	8001c1c <HAL_DMA_Abort_IT+0xa0>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a20      	ldr	r2, [pc, #128]	; (8001c50 <HAL_DMA_Abort_IT+0xd4>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d022      	beq.n	8001c18 <HAL_DMA_Abort_IT+0x9c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <HAL_DMA_Abort_IT+0xd8>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d01a      	beq.n	8001c12 <HAL_DMA_Abort_IT+0x96>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1d      	ldr	r2, [pc, #116]	; (8001c58 <HAL_DMA_Abort_IT+0xdc>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d012      	beq.n	8001c0c <HAL_DMA_Abort_IT+0x90>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a1c      	ldr	r2, [pc, #112]	; (8001c5c <HAL_DMA_Abort_IT+0xe0>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d00a      	beq.n	8001c06 <HAL_DMA_Abort_IT+0x8a>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a1a      	ldr	r2, [pc, #104]	; (8001c60 <HAL_DMA_Abort_IT+0xe4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d102      	bne.n	8001c00 <HAL_DMA_Abort_IT+0x84>
 8001bfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bfe:	e00e      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c04:	e00b      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c0a:	e008      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c10:	e005      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c16:	e002      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c18:	2310      	movs	r3, #16
 8001c1a:	e000      	b.n	8001c1e <HAL_DMA_Abort_IT+0xa2>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	4a11      	ldr	r2, [pc, #68]	; (8001c64 <HAL_DMA_Abort_IT+0xe8>)
 8001c20:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2201      	movs	r2, #1
 8001c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	4798      	blx	r3
    } 
  }
  return status;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40020008 	.word	0x40020008
 8001c50:	4002001c 	.word	0x4002001c
 8001c54:	40020030 	.word	0x40020030
 8001c58:	40020044 	.word	0x40020044
 8001c5c:	40020058 	.word	0x40020058
 8001c60:	4002006c 	.word	0x4002006c
 8001c64:	40020000 	.word	0x40020000

08001c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b08b      	sub	sp, #44	; 0x2c
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7a:	e169      	b.n	8001f50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	f040 8158 	bne.w	8001f4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4a9a      	ldr	r2, [pc, #616]	; (8001f08 <HAL_GPIO_Init+0x2a0>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d05e      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001ca4:	4a98      	ldr	r2, [pc, #608]	; (8001f08 <HAL_GPIO_Init+0x2a0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d875      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001caa:	4a98      	ldr	r2, [pc, #608]	; (8001f0c <HAL_GPIO_Init+0x2a4>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d058      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cb0:	4a96      	ldr	r2, [pc, #600]	; (8001f0c <HAL_GPIO_Init+0x2a4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d86f      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cb6:	4a96      	ldr	r2, [pc, #600]	; (8001f10 <HAL_GPIO_Init+0x2a8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d052      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cbc:	4a94      	ldr	r2, [pc, #592]	; (8001f10 <HAL_GPIO_Init+0x2a8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d869      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cc2:	4a94      	ldr	r2, [pc, #592]	; (8001f14 <HAL_GPIO_Init+0x2ac>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d04c      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cc8:	4a92      	ldr	r2, [pc, #584]	; (8001f14 <HAL_GPIO_Init+0x2ac>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d863      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cce:	4a92      	ldr	r2, [pc, #584]	; (8001f18 <HAL_GPIO_Init+0x2b0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d046      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cd4:	4a90      	ldr	r2, [pc, #576]	; (8001f18 <HAL_GPIO_Init+0x2b0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d85d      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cda:	2b12      	cmp	r3, #18
 8001cdc:	d82a      	bhi.n	8001d34 <HAL_GPIO_Init+0xcc>
 8001cde:	2b12      	cmp	r3, #18
 8001ce0:	d859      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001ce2:	a201      	add	r2, pc, #4	; (adr r2, 8001ce8 <HAL_GPIO_Init+0x80>)
 8001ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce8:	08001d63 	.word	0x08001d63
 8001cec:	08001d3d 	.word	0x08001d3d
 8001cf0:	08001d4f 	.word	0x08001d4f
 8001cf4:	08001d91 	.word	0x08001d91
 8001cf8:	08001d97 	.word	0x08001d97
 8001cfc:	08001d97 	.word	0x08001d97
 8001d00:	08001d97 	.word	0x08001d97
 8001d04:	08001d97 	.word	0x08001d97
 8001d08:	08001d97 	.word	0x08001d97
 8001d0c:	08001d97 	.word	0x08001d97
 8001d10:	08001d97 	.word	0x08001d97
 8001d14:	08001d97 	.word	0x08001d97
 8001d18:	08001d97 	.word	0x08001d97
 8001d1c:	08001d97 	.word	0x08001d97
 8001d20:	08001d97 	.word	0x08001d97
 8001d24:	08001d97 	.word	0x08001d97
 8001d28:	08001d97 	.word	0x08001d97
 8001d2c:	08001d45 	.word	0x08001d45
 8001d30:	08001d59 	.word	0x08001d59
 8001d34:	4a79      	ldr	r2, [pc, #484]	; (8001f1c <HAL_GPIO_Init+0x2b4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d013      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d3a:	e02c      	b.n	8001d96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	623b      	str	r3, [r7, #32]
          break;
 8001d42:	e029      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	623b      	str	r3, [r7, #32]
          break;
 8001d4c:	e024      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	3308      	adds	r3, #8
 8001d54:	623b      	str	r3, [r7, #32]
          break;
 8001d56:	e01f      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	623b      	str	r3, [r7, #32]
          break;
 8001d60:	e01a      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d102      	bne.n	8001d70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d6a:	2304      	movs	r3, #4
 8001d6c:	623b      	str	r3, [r7, #32]
          break;
 8001d6e:	e013      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d105      	bne.n	8001d84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d78:	2308      	movs	r3, #8
 8001d7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	611a      	str	r2, [r3, #16]
          break;
 8001d82:	e009      	b.n	8001d98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d84:	2308      	movs	r3, #8
 8001d86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	69fa      	ldr	r2, [r7, #28]
 8001d8c:	615a      	str	r2, [r3, #20]
          break;
 8001d8e:	e003      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d90:	2300      	movs	r3, #0
 8001d92:	623b      	str	r3, [r7, #32]
          break;
 8001d94:	e000      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          break;
 8001d96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2bff      	cmp	r3, #255	; 0xff
 8001d9c:	d801      	bhi.n	8001da2 <HAL_GPIO_Init+0x13a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	e001      	b.n	8001da6 <HAL_GPIO_Init+0x13e>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3304      	adds	r3, #4
 8001da6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	; 0xff
 8001dac:	d802      	bhi.n	8001db4 <HAL_GPIO_Init+0x14c>
 8001dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	e002      	b.n	8001dba <HAL_GPIO_Init+0x152>
 8001db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db6:	3b08      	subs	r3, #8
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	210f      	movs	r1, #15
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	401a      	ands	r2, r3
 8001dcc:	6a39      	ldr	r1, [r7, #32]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd4:	431a      	orrs	r2, r3
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 80b1 	beq.w	8001f4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001de8:	4b4d      	ldr	r3, [pc, #308]	; (8001f20 <HAL_GPIO_Init+0x2b8>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a4c      	ldr	r2, [pc, #304]	; (8001f20 <HAL_GPIO_Init+0x2b8>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b4a      	ldr	r3, [pc, #296]	; (8001f20 <HAL_GPIO_Init+0x2b8>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e00:	4a48      	ldr	r2, [pc, #288]	; (8001f24 <HAL_GPIO_Init+0x2bc>)
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	3302      	adds	r3, #2
 8001e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	220f      	movs	r2, #15
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	4013      	ands	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a40      	ldr	r2, [pc, #256]	; (8001f28 <HAL_GPIO_Init+0x2c0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d013      	beq.n	8001e54 <HAL_GPIO_Init+0x1ec>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a3f      	ldr	r2, [pc, #252]	; (8001f2c <HAL_GPIO_Init+0x2c4>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d00d      	beq.n	8001e50 <HAL_GPIO_Init+0x1e8>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a3e      	ldr	r2, [pc, #248]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d007      	beq.n	8001e4c <HAL_GPIO_Init+0x1e4>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a3d      	ldr	r2, [pc, #244]	; (8001f34 <HAL_GPIO_Init+0x2cc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d101      	bne.n	8001e48 <HAL_GPIO_Init+0x1e0>
 8001e44:	2303      	movs	r3, #3
 8001e46:	e006      	b.n	8001e56 <HAL_GPIO_Init+0x1ee>
 8001e48:	2304      	movs	r3, #4
 8001e4a:	e004      	b.n	8001e56 <HAL_GPIO_Init+0x1ee>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e002      	b.n	8001e56 <HAL_GPIO_Init+0x1ee>
 8001e50:	2301      	movs	r3, #1
 8001e52:	e000      	b.n	8001e56 <HAL_GPIO_Init+0x1ee>
 8001e54:	2300      	movs	r3, #0
 8001e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e58:	f002 0203 	and.w	r2, r2, #3
 8001e5c:	0092      	lsls	r2, r2, #2
 8001e5e:	4093      	lsls	r3, r2
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e66:	492f      	ldr	r1, [pc, #188]	; (8001f24 <HAL_GPIO_Init+0x2bc>)
 8001e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6a:	089b      	lsrs	r3, r3, #2
 8001e6c:	3302      	adds	r3, #2
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e80:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	492c      	ldr	r1, [pc, #176]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	4928      	ldr	r1, [pc, #160]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ea8:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	4922      	ldr	r1, [pc, #136]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eb6:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	491e      	ldr	r1, [pc, #120]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed0:	4b19      	ldr	r3, [pc, #100]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	4918      	ldr	r1, [pc, #96]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	608b      	str	r3, [r1, #8]
 8001edc:	e006      	b.n	8001eec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ede:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	4914      	ldr	r1, [pc, #80]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d021      	beq.n	8001f3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ef8:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001efa:	68da      	ldr	r2, [r3, #12]
 8001efc:	490e      	ldr	r1, [pc, #56]	; (8001f38 <HAL_GPIO_Init+0x2d0>)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60cb      	str	r3, [r1, #12]
 8001f04:	e021      	b.n	8001f4a <HAL_GPIO_Init+0x2e2>
 8001f06:	bf00      	nop
 8001f08:	10320000 	.word	0x10320000
 8001f0c:	10310000 	.word	0x10310000
 8001f10:	10220000 	.word	0x10220000
 8001f14:	10210000 	.word	0x10210000
 8001f18:	10120000 	.word	0x10120000
 8001f1c:	10110000 	.word	0x10110000
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010000 	.word	0x40010000
 8001f28:	40010800 	.word	0x40010800
 8001f2c:	40010c00 	.word	0x40010c00
 8001f30:	40011000 	.word	0x40011000
 8001f34:	40011400 	.word	0x40011400
 8001f38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001f3e:	68da      	ldr	r2, [r3, #12]
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	4909      	ldr	r1, [pc, #36]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001f46:	4013      	ands	r3, r2
 8001f48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f47f ae8e 	bne.w	8001c7c <HAL_GPIO_Init+0x14>
  }
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	372c      	adds	r7, #44	; 0x2c
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	40010400 	.word	0x40010400

08001f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f80:	787b      	ldrb	r3, [r7, #1]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f86:	887a      	ldrh	r2, [r7, #2]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f8c:	e003      	b.n	8001f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	041a      	lsls	r2, r3, #16
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	611a      	str	r2, [r3, #16]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fb2:	887a      	ldrh	r2, [r7, #2]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	041a      	lsls	r2, r3, #16
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	43d9      	mvns	r1, r3
 8001fbe:	887b      	ldrh	r3, [r7, #2]
 8001fc0:	400b      	ands	r3, r1
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	611a      	str	r2, [r3, #16]
}
 8001fc8:	bf00      	nop
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
	...

08001fd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e272      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8087 	beq.w	8002102 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ff4:	4b92      	ldr	r3, [pc, #584]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 030c 	and.w	r3, r3, #12
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d00c      	beq.n	800201a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002000:	4b8f      	ldr	r3, [pc, #572]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b08      	cmp	r3, #8
 800200a:	d112      	bne.n	8002032 <HAL_RCC_OscConfig+0x5e>
 800200c:	4b8c      	ldr	r3, [pc, #560]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002018:	d10b      	bne.n	8002032 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201a:	4b89      	ldr	r3, [pc, #548]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d06c      	beq.n	8002100 <HAL_RCC_OscConfig+0x12c>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d168      	bne.n	8002100 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e24c      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800203a:	d106      	bne.n	800204a <HAL_RCC_OscConfig+0x76>
 800203c:	4b80      	ldr	r3, [pc, #512]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a7f      	ldr	r2, [pc, #508]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	e02e      	b.n	80020a8 <HAL_RCC_OscConfig+0xd4>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x98>
 8002052:	4b7b      	ldr	r3, [pc, #492]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a7a      	ldr	r2, [pc, #488]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b78      	ldr	r3, [pc, #480]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a77      	ldr	r2, [pc, #476]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e01d      	b.n	80020a8 <HAL_RCC_OscConfig+0xd4>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002074:	d10c      	bne.n	8002090 <HAL_RCC_OscConfig+0xbc>
 8002076:	4b72      	ldr	r3, [pc, #456]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a71      	ldr	r2, [pc, #452]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800207c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	4b6f      	ldr	r3, [pc, #444]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a6e      	ldr	r2, [pc, #440]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	e00b      	b.n	80020a8 <HAL_RCC_OscConfig+0xd4>
 8002090:	4b6b      	ldr	r3, [pc, #428]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a6a      	ldr	r2, [pc, #424]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b68      	ldr	r3, [pc, #416]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a67      	ldr	r2, [pc, #412]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 80020a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d013      	beq.n	80020d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b0:	f7ff fc12 	bl	80018d8 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b8:	f7ff fc0e 	bl	80018d8 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b64      	cmp	r3, #100	; 0x64
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e200      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ca:	4b5d      	ldr	r3, [pc, #372]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCC_OscConfig+0xe4>
 80020d6:	e014      	b.n	8002102 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7ff fbfe 	bl	80018d8 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e0:	f7ff fbfa 	bl	80018d8 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b64      	cmp	r3, #100	; 0x64
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e1ec      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f2:	4b53      	ldr	r3, [pc, #332]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x10c>
 80020fe:	e000      	b.n	8002102 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d063      	beq.n	80021d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800210e:	4b4c      	ldr	r3, [pc, #304]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f003 030c 	and.w	r3, r3, #12
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00b      	beq.n	8002132 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800211a:	4b49      	ldr	r3, [pc, #292]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f003 030c 	and.w	r3, r3, #12
 8002122:	2b08      	cmp	r3, #8
 8002124:	d11c      	bne.n	8002160 <HAL_RCC_OscConfig+0x18c>
 8002126:	4b46      	ldr	r3, [pc, #280]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d116      	bne.n	8002160 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	4b43      	ldr	r3, [pc, #268]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d005      	beq.n	800214a <HAL_RCC_OscConfig+0x176>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d001      	beq.n	800214a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e1c0      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800214a:	4b3d      	ldr	r3, [pc, #244]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	4939      	ldr	r1, [pc, #228]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215e:	e03a      	b.n	80021d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d020      	beq.n	80021aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002168:	4b36      	ldr	r3, [pc, #216]	; (8002244 <HAL_RCC_OscConfig+0x270>)
 800216a:	2201      	movs	r2, #1
 800216c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216e:	f7ff fbb3 	bl	80018d8 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002174:	e008      	b.n	8002188 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002176:	f7ff fbaf 	bl	80018d8 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e1a1      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002188:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0f0      	beq.n	8002176 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002194:	4b2a      	ldr	r3, [pc, #168]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	695b      	ldr	r3, [r3, #20]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4927      	ldr	r1, [pc, #156]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	600b      	str	r3, [r1, #0]
 80021a8:	e015      	b.n	80021d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021aa:	4b26      	ldr	r3, [pc, #152]	; (8002244 <HAL_RCC_OscConfig+0x270>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b0:	f7ff fb92 	bl	80018d8 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021b8:	f7ff fb8e 	bl	80018d8 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e180      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d03a      	beq.n	8002258 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d019      	beq.n	800221e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ea:	4b17      	ldr	r3, [pc, #92]	; (8002248 <HAL_RCC_OscConfig+0x274>)
 80021ec:	2201      	movs	r2, #1
 80021ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f0:	f7ff fb72 	bl	80018d8 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021f8:	f7ff fb6e 	bl	80018d8 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e160      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <HAL_RCC_OscConfig+0x26c>)
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d0f0      	beq.n	80021f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002216:	2001      	movs	r0, #1
 8002218:	f000 fad8 	bl	80027cc <RCC_Delay>
 800221c:	e01c      	b.n	8002258 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800221e:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <HAL_RCC_OscConfig+0x274>)
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002224:	f7ff fb58 	bl	80018d8 <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222a:	e00f      	b.n	800224c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800222c:	f7ff fb54 	bl	80018d8 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d908      	bls.n	800224c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e146      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
 800223e:	bf00      	nop
 8002240:	40021000 	.word	0x40021000
 8002244:	42420000 	.word	0x42420000
 8002248:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224c:	4b92      	ldr	r3, [pc, #584]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800224e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1e9      	bne.n	800222c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 80a6 	beq.w	80023b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b8b      	ldr	r3, [pc, #556]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10d      	bne.n	8002292 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	4b88      	ldr	r3, [pc, #544]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	4a87      	ldr	r2, [pc, #540]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800227c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002280:	61d3      	str	r3, [r2, #28]
 8002282:	4b85      	ldr	r3, [pc, #532]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800228e:	2301      	movs	r3, #1
 8002290:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002292:	4b82      	ldr	r3, [pc, #520]	; (800249c <HAL_RCC_OscConfig+0x4c8>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229a:	2b00      	cmp	r3, #0
 800229c:	d118      	bne.n	80022d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800229e:	4b7f      	ldr	r3, [pc, #508]	; (800249c <HAL_RCC_OscConfig+0x4c8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a7e      	ldr	r2, [pc, #504]	; (800249c <HAL_RCC_OscConfig+0x4c8>)
 80022a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022aa:	f7ff fb15 	bl	80018d8 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b2:	f7ff fb11 	bl	80018d8 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b64      	cmp	r3, #100	; 0x64
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e103      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c4:	4b75      	ldr	r3, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x4c8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x312>
 80022d8:	4b6f      	ldr	r3, [pc, #444]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	4a6e      	ldr	r2, [pc, #440]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6213      	str	r3, [r2, #32]
 80022e4:	e02d      	b.n	8002342 <HAL_RCC_OscConfig+0x36e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x334>
 80022ee:	4b6a      	ldr	r3, [pc, #424]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	4a69      	ldr	r2, [pc, #420]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	6213      	str	r3, [r2, #32]
 80022fa:	4b67      	ldr	r3, [pc, #412]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	4a66      	ldr	r2, [pc, #408]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002300:	f023 0304 	bic.w	r3, r3, #4
 8002304:	6213      	str	r3, [r2, #32]
 8002306:	e01c      	b.n	8002342 <HAL_RCC_OscConfig+0x36e>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	2b05      	cmp	r3, #5
 800230e:	d10c      	bne.n	800232a <HAL_RCC_OscConfig+0x356>
 8002310:	4b61      	ldr	r3, [pc, #388]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4a60      	ldr	r2, [pc, #384]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6213      	str	r3, [r2, #32]
 800231c:	4b5e      	ldr	r3, [pc, #376]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	4a5d      	ldr	r2, [pc, #372]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	6213      	str	r3, [r2, #32]
 8002328:	e00b      	b.n	8002342 <HAL_RCC_OscConfig+0x36e>
 800232a:	4b5b      	ldr	r3, [pc, #364]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	4a5a      	ldr	r2, [pc, #360]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	6213      	str	r3, [r2, #32]
 8002336:	4b58      	ldr	r3, [pc, #352]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	4a57      	ldr	r2, [pc, #348]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d015      	beq.n	8002376 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234a:	f7ff fac5 	bl	80018d8 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7ff fac1 	bl	80018d8 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e0b1      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	4b4b      	ldr	r3, [pc, #300]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0ee      	beq.n	8002352 <HAL_RCC_OscConfig+0x37e>
 8002374:	e014      	b.n	80023a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002376:	f7ff faaf 	bl	80018d8 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800237c:	e00a      	b.n	8002394 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237e:	f7ff faab 	bl	80018d8 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	f241 3288 	movw	r2, #5000	; 0x1388
 800238c:	4293      	cmp	r3, r2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e09b      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002394:	4b40      	ldr	r3, [pc, #256]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1ee      	bne.n	800237e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023a0:	7dfb      	ldrb	r3, [r7, #23]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d105      	bne.n	80023b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023a6:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	4a3b      	ldr	r2, [pc, #236]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80023ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 8087 	beq.w	80024ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023bc:	4b36      	ldr	r3, [pc, #216]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d061      	beq.n	800248c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d146      	bne.n	800245e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d0:	4b33      	ldr	r3, [pc, #204]	; (80024a0 <HAL_RCC_OscConfig+0x4cc>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d6:	f7ff fa7f 	bl	80018d8 <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023de:	f7ff fa7b 	bl	80018d8 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e06d      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023f0:	4b29      	ldr	r3, [pc, #164]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f0      	bne.n	80023de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002404:	d108      	bne.n	8002418 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	4921      	ldr	r1, [pc, #132]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002414:	4313      	orrs	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002418:	4b1f      	ldr	r3, [pc, #124]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a19      	ldr	r1, [r3, #32]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	430b      	orrs	r3, r1
 800242a:	491b      	ldr	r1, [pc, #108]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	4313      	orrs	r3, r2
 800242e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002430:	4b1b      	ldr	r3, [pc, #108]	; (80024a0 <HAL_RCC_OscConfig+0x4cc>)
 8002432:	2201      	movs	r2, #1
 8002434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7ff fa4f 	bl	80018d8 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243e:	f7ff fa4b 	bl	80018d8 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e03d      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002450:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0x46a>
 800245c:	e035      	b.n	80024ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <HAL_RCC_OscConfig+0x4cc>)
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7ff fa38 	bl	80018d8 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246c:	f7ff fa34 	bl	80018d8 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e026      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_RCC_OscConfig+0x4c4>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0x498>
 800248a:	e01e      	b.n	80024ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d107      	bne.n	80024a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e019      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
 8002498:	40021000 	.word	0x40021000
 800249c:	40007000 	.word	0x40007000
 80024a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_RCC_OscConfig+0x500>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d106      	bne.n	80024c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d001      	beq.n	80024ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e000      	b.n	80024cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000

080024d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0d0      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024ec:	4b6a      	ldr	r3, [pc, #424]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d910      	bls.n	800251c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	4b67      	ldr	r3, [pc, #412]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f023 0207 	bic.w	r2, r3, #7
 8002502:	4965      	ldr	r1, [pc, #404]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	4313      	orrs	r3, r2
 8002508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800250a:	4b63      	ldr	r3, [pc, #396]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d001      	beq.n	800251c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e0b8      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d020      	beq.n	800256a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	d005      	beq.n	8002540 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002534:	4b59      	ldr	r3, [pc, #356]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4a58      	ldr	r2, [pc, #352]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800253e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800254c:	4b53      	ldr	r3, [pc, #332]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a52      	ldr	r2, [pc, #328]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002556:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002558:	4b50      	ldr	r3, [pc, #320]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	494d      	ldr	r1, [pc, #308]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	4313      	orrs	r3, r2
 8002568:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d040      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d107      	bne.n	800258e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	4b47      	ldr	r3, [pc, #284]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d115      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e07f      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b02      	cmp	r3, #2
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002596:	4b41      	ldr	r3, [pc, #260]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e073      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a6:	4b3d      	ldr	r3, [pc, #244]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e06b      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025b6:	4b39      	ldr	r3, [pc, #228]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f023 0203 	bic.w	r2, r3, #3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	4936      	ldr	r1, [pc, #216]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025c8:	f7ff f986 	bl	80018d8 <HAL_GetTick>
 80025cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ce:	e00a      	b.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d0:	f7ff f982 	bl	80018d8 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f241 3288 	movw	r2, #5000	; 0x1388
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e053      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e6:	4b2d      	ldr	r3, [pc, #180]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f003 020c 	and.w	r2, r3, #12
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d1eb      	bne.n	80025d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025f8:	4b27      	ldr	r3, [pc, #156]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d210      	bcs.n	8002628 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f023 0207 	bic.w	r2, r3, #7
 800260e:	4922      	ldr	r1, [pc, #136]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	4313      	orrs	r3, r2
 8002614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002616:	4b20      	ldr	r3, [pc, #128]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d001      	beq.n	8002628 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e032      	b.n	800268e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d008      	beq.n	8002646 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002634:	4b19      	ldr	r3, [pc, #100]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	4916      	ldr	r1, [pc, #88]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002642:	4313      	orrs	r3, r2
 8002644:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d009      	beq.n	8002666 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002652:	4b12      	ldr	r3, [pc, #72]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	490e      	ldr	r1, [pc, #56]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 8002662:	4313      	orrs	r3, r2
 8002664:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002666:	f000 f821 	bl	80026ac <HAL_RCC_GetSysClockFreq>
 800266a:	4602      	mov	r2, r0
 800266c:	4b0b      	ldr	r3, [pc, #44]	; (800269c <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	091b      	lsrs	r3, r3, #4
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	490a      	ldr	r1, [pc, #40]	; (80026a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002678:	5ccb      	ldrb	r3, [r1, r3]
 800267a:	fa22 f303 	lsr.w	r3, r2, r3
 800267e:	4a09      	ldr	r2, [pc, #36]	; (80026a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002682:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff f8e4 	bl	8001854 <HAL_InitTick>

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40022000 	.word	0x40022000
 800269c:	40021000 	.word	0x40021000
 80026a0:	08004a0c 	.word	0x08004a0c
 80026a4:	200007e8 	.word	0x200007e8
 80026a8:	200007ec 	.word	0x200007ec

080026ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026ac:	b490      	push	{r4, r7}
 80026ae:	b08a      	sub	sp, #40	; 0x28
 80026b0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80026b2:	4b29      	ldr	r3, [pc, #164]	; (8002758 <HAL_RCC_GetSysClockFreq+0xac>)
 80026b4:	1d3c      	adds	r4, r7, #4
 80026b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80026bc:	f240 2301 	movw	r3, #513	; 0x201
 80026c0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
 80026ca:	2300      	movs	r3, #0
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026d6:	4b21      	ldr	r3, [pc, #132]	; (800275c <HAL_RCC_GetSysClockFreq+0xb0>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d002      	beq.n	80026ec <HAL_RCC_GetSysClockFreq+0x40>
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d003      	beq.n	80026f2 <HAL_RCC_GetSysClockFreq+0x46>
 80026ea:	e02b      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ec:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <HAL_RCC_GetSysClockFreq+0xb4>)
 80026ee:	623b      	str	r3, [r7, #32]
      break;
 80026f0:	e02b      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	0c9b      	lsrs	r3, r3, #18
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3328      	adds	r3, #40	; 0x28
 80026fc:	443b      	add	r3, r7
 80026fe:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002702:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d012      	beq.n	8002734 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800270e:	4b13      	ldr	r3, [pc, #76]	; (800275c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	0c5b      	lsrs	r3, r3, #17
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	3328      	adds	r3, #40	; 0x28
 800271a:	443b      	add	r3, r7
 800271c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002720:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	4a0e      	ldr	r2, [pc, #56]	; (8002760 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002726:	fb03 f202 	mul.w	r2, r3, r2
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
 8002732:	e004      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	4a0b      	ldr	r2, [pc, #44]	; (8002764 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002738:	fb02 f303 	mul.w	r3, r2, r3
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	623b      	str	r3, [r7, #32]
      break;
 8002742:	e002      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002746:	623b      	str	r3, [r7, #32]
      break;
 8002748:	bf00      	nop
    }
  }
  return sysclockfreq;
 800274a:	6a3b      	ldr	r3, [r7, #32]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3728      	adds	r7, #40	; 0x28
 8002750:	46bd      	mov	sp, r7
 8002752:	bc90      	pop	{r4, r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	080049fc 	.word	0x080049fc
 800275c:	40021000 	.word	0x40021000
 8002760:	007a1200 	.word	0x007a1200
 8002764:	003d0900 	.word	0x003d0900

08002768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800276c:	4b02      	ldr	r3, [pc, #8]	; (8002778 <HAL_RCC_GetHCLKFreq+0x10>)
 800276e:	681b      	ldr	r3, [r3, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	200007e8 	.word	0x200007e8

0800277c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002780:	f7ff fff2 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 8002784:	4602      	mov	r2, r0
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	0a1b      	lsrs	r3, r3, #8
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	4903      	ldr	r1, [pc, #12]	; (80027a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002792:	5ccb      	ldrb	r3, [r1, r3]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002798:	4618      	mov	r0, r3
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40021000 	.word	0x40021000
 80027a0:	08004a1c 	.word	0x08004a1c

080027a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027a8:	f7ff ffde 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	0adb      	lsrs	r3, r3, #11
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	4903      	ldr	r1, [pc, #12]	; (80027c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027ba:	5ccb      	ldrb	r3, [r1, r3]
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40021000 	.word	0x40021000
 80027c8:	08004a1c 	.word	0x08004a1c

080027cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027d4:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <RCC_Delay+0x34>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <RCC_Delay+0x38>)
 80027da:	fba2 2303 	umull	r2, r3, r2, r3
 80027de:	0a5b      	lsrs	r3, r3, #9
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	fb02 f303 	mul.w	r3, r2, r3
 80027e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027e8:	bf00      	nop
  }
  while (Delay --);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1e5a      	subs	r2, r3, #1
 80027ee:	60fa      	str	r2, [r7, #12]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1f9      	bne.n	80027e8 <RCC_Delay+0x1c>
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr
 8002800:	200007e8 	.word	0x200007e8
 8002804:	10624dd3 	.word	0x10624dd3

08002808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e041      	b.n	800289e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d106      	bne.n	8002834 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7fe fe5a 	bl	80014e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3304      	adds	r3, #4
 8002844:	4619      	mov	r1, r3
 8002846:	4610      	mov	r0, r2
 8002848:	f000 fa70 	bl	8002d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d001      	beq.n	80028c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e03a      	b.n	8002936 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68da      	ldr	r2, [r3, #12]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a18      	ldr	r2, [pc, #96]	; (8002940 <HAL_TIM_Base_Start_IT+0x98>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d00e      	beq.n	8002900 <HAL_TIM_Base_Start_IT+0x58>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ea:	d009      	beq.n	8002900 <HAL_TIM_Base_Start_IT+0x58>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a14      	ldr	r2, [pc, #80]	; (8002944 <HAL_TIM_Base_Start_IT+0x9c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d004      	beq.n	8002900 <HAL_TIM_Base_Start_IT+0x58>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a13      	ldr	r2, [pc, #76]	; (8002948 <HAL_TIM_Base_Start_IT+0xa0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d111      	bne.n	8002924 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2b06      	cmp	r3, #6
 8002910:	d010      	beq.n	8002934 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0201 	orr.w	r2, r2, #1
 8002920:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002922:	e007      	b.n	8002934 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	40012c00 	.word	0x40012c00
 8002944:	40000400 	.word	0x40000400
 8002948:	40000800 	.word	0x40000800

0800294c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b02      	cmp	r3, #2
 8002960:	d122      	bne.n	80029a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b02      	cmp	r3, #2
 800296e:	d11b      	bne.n	80029a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0202 	mvn.w	r2, #2
 8002978:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f9b1 	bl	8002cf6 <HAL_TIM_IC_CaptureCallback>
 8002994:	e005      	b.n	80029a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f9a4 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f9b3 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d122      	bne.n	80029fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d11b      	bne.n	80029fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0204 	mvn.w	r2, #4
 80029cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2202      	movs	r2, #2
 80029d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f987 	bl	8002cf6 <HAL_TIM_IC_CaptureCallback>
 80029e8:	e005      	b.n	80029f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f97a 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f989 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d122      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d11b      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0208 	mvn.w	r2, #8
 8002a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2204      	movs	r2, #4
 8002a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	f003 0303 	and.w	r3, r3, #3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f95d 	bl	8002cf6 <HAL_TIM_IC_CaptureCallback>
 8002a3c:	e005      	b.n	8002a4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f950 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 f95f 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b10      	cmp	r3, #16
 8002a5c:	d122      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	2b10      	cmp	r3, #16
 8002a6a:	d11b      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0210 	mvn.w	r2, #16
 8002a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2208      	movs	r2, #8
 8002a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f933 	bl	8002cf6 <HAL_TIM_IC_CaptureCallback>
 8002a90:	e005      	b.n	8002a9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f926 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f935 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d10e      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d107      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0201 	mvn.w	r2, #1
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe f8bc 	bl	8000c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ada:	2b80      	cmp	r3, #128	; 0x80
 8002adc:	d10e      	bne.n	8002afc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae8:	2b80      	cmp	r3, #128	; 0x80
 8002aea:	d107      	bne.n	8002afc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fa77 	bl	8002fea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b06:	2b40      	cmp	r3, #64	; 0x40
 8002b08:	d10e      	bne.n	8002b28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b14:	2b40      	cmp	r3, #64	; 0x40
 8002b16:	d107      	bne.n	8002b28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f8f9 	bl	8002d1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f003 0320 	and.w	r3, r3, #32
 8002b32:	2b20      	cmp	r3, #32
 8002b34:	d10e      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f003 0320 	and.w	r3, r3, #32
 8002b40:	2b20      	cmp	r3, #32
 8002b42:	d107      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f06f 0220 	mvn.w	r2, #32
 8002b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fa42 	bl	8002fd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b54:	bf00      	nop
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_TIM_ConfigClockSource+0x18>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e0b3      	b.n	8002cdc <HAL_TIM_ConfigClockSource+0x180>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b9a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bac:	d03e      	beq.n	8002c2c <HAL_TIM_ConfigClockSource+0xd0>
 8002bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bb2:	f200 8087 	bhi.w	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bba:	f000 8085 	beq.w	8002cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8002bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc2:	d87f      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bc4:	2b70      	cmp	r3, #112	; 0x70
 8002bc6:	d01a      	beq.n	8002bfe <HAL_TIM_ConfigClockSource+0xa2>
 8002bc8:	2b70      	cmp	r3, #112	; 0x70
 8002bca:	d87b      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bcc:	2b60      	cmp	r3, #96	; 0x60
 8002bce:	d050      	beq.n	8002c72 <HAL_TIM_ConfigClockSource+0x116>
 8002bd0:	2b60      	cmp	r3, #96	; 0x60
 8002bd2:	d877      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bd4:	2b50      	cmp	r3, #80	; 0x50
 8002bd6:	d03c      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0xf6>
 8002bd8:	2b50      	cmp	r3, #80	; 0x50
 8002bda:	d873      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bdc:	2b40      	cmp	r3, #64	; 0x40
 8002bde:	d058      	beq.n	8002c92 <HAL_TIM_ConfigClockSource+0x136>
 8002be0:	2b40      	cmp	r3, #64	; 0x40
 8002be2:	d86f      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002be4:	2b30      	cmp	r3, #48	; 0x30
 8002be6:	d064      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x156>
 8002be8:	2b30      	cmp	r3, #48	; 0x30
 8002bea:	d86b      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d060      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x156>
 8002bf0:	2b20      	cmp	r3, #32
 8002bf2:	d867      	bhi.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d05c      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x156>
 8002bf8:	2b10      	cmp	r3, #16
 8002bfa:	d05a      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002bfc:	e062      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	6899      	ldr	r1, [r3, #8]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f000 f966 	bl	8002ede <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c20:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	609a      	str	r2, [r3, #8]
      break;
 8002c2a:	e04e      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	6899      	ldr	r1, [r3, #8]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f000 f94f 	bl	8002ede <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c4e:	609a      	str	r2, [r3, #8]
      break;
 8002c50:	e03b      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6818      	ldr	r0, [r3, #0]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	6859      	ldr	r1, [r3, #4]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	f000 f8c6 	bl	8002df0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2150      	movs	r1, #80	; 0x50
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 f91d 	bl	8002eaa <TIM_ITRx_SetConfig>
      break;
 8002c70:	e02b      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6859      	ldr	r1, [r3, #4]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f000 f8e4 	bl	8002e4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2160      	movs	r1, #96	; 0x60
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 f90d 	bl	8002eaa <TIM_ITRx_SetConfig>
      break;
 8002c90:	e01b      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6859      	ldr	r1, [r3, #4]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f000 f8a6 	bl	8002df0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2140      	movs	r1, #64	; 0x40
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 f8fd 	bl	8002eaa <TIM_ITRx_SetConfig>
      break;
 8002cb0:	e00b      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	f000 f8f4 	bl	8002eaa <TIM_ITRx_SetConfig>
        break;
 8002cc2:	e002      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002cc4:	bf00      	nop
 8002cc6:	e000      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002cc8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr

08002d08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr

08002d1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a29      	ldr	r2, [pc, #164]	; (8002de4 <TIM_Base_SetConfig+0xb8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d00b      	beq.n	8002d5c <TIM_Base_SetConfig+0x30>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4a:	d007      	beq.n	8002d5c <TIM_Base_SetConfig+0x30>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a26      	ldr	r2, [pc, #152]	; (8002de8 <TIM_Base_SetConfig+0xbc>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d003      	beq.n	8002d5c <TIM_Base_SetConfig+0x30>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a25      	ldr	r2, [pc, #148]	; (8002dec <TIM_Base_SetConfig+0xc0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d108      	bne.n	8002d6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <TIM_Base_SetConfig+0xb8>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00b      	beq.n	8002d8e <TIM_Base_SetConfig+0x62>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7c:	d007      	beq.n	8002d8e <TIM_Base_SetConfig+0x62>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a19      	ldr	r2, [pc, #100]	; (8002de8 <TIM_Base_SetConfig+0xbc>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d003      	beq.n	8002d8e <TIM_Base_SetConfig+0x62>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a18      	ldr	r2, [pc, #96]	; (8002dec <TIM_Base_SetConfig+0xc0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d108      	bne.n	8002da0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <TIM_Base_SetConfig+0xb8>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d103      	bne.n	8002dd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	615a      	str	r2, [r3, #20]
}
 8002dda:	bf00      	nop
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	40012c00 	.word	0x40012c00
 8002de8:	40000400 	.word	0x40000400
 8002dec:	40000800 	.word	0x40000800

08002df0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	f023 0201 	bic.w	r2, r3, #1
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f023 030a 	bic.w	r3, r3, #10
 8002e2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	621a      	str	r2, [r3, #32]
}
 8002e42:	bf00      	nop
 8002e44:	371c      	adds	r7, #28
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	f023 0210 	bic.w	r2, r3, #16
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e76:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	031b      	lsls	r3, r3, #12
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	621a      	str	r2, [r3, #32]
}
 8002ea0:	bf00      	nop
 8002ea2:	371c      	adds	r7, #28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b085      	sub	sp, #20
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ec0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f043 0307 	orr.w	r3, r3, #7
 8002ecc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	609a      	str	r2, [r3, #8]
}
 8002ed4:	bf00      	nop
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr

08002ede <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b087      	sub	sp, #28
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	60f8      	str	r0, [r7, #12]
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ef8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	021a      	lsls	r2, r3, #8
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	431a      	orrs	r2, r3
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	609a      	str	r2, [r3, #8]
}
 8002f12:	bf00      	nop
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e046      	b.n	8002fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a16      	ldr	r2, [pc, #88]	; (8002fcc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00e      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f80:	d009      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a12      	ldr	r2, [pc, #72]	; (8002fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d004      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a10      	ldr	r2, [pc, #64]	; (8002fd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d10c      	bne.n	8002fb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40012c00 	.word	0x40012c00
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40000800 	.word	0x40000800

08002fd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr

08002fea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e03f      	b.n	800308e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d106      	bne.n	8003028 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7fe fa84 	bl	8001530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2224      	movs	r2, #36	; 0x24
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800303e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 fba9 	bl	8003798 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	691a      	ldr	r2, [r3, #16]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003054:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	695a      	ldr	r2, [r3, #20]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003064:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003074:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b084      	sub	sp, #16
 800309a:	af00      	add	r7, sp, #0
 800309c:	60f8      	str	r0, [r7, #12]
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	4613      	mov	r3, r2
 80030a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b20      	cmp	r3, #32
 80030ae:	d11d      	bne.n	80030ec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <HAL_UART_Receive_IT+0x26>
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e016      	b.n	80030ee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_UART_Receive_IT+0x38>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e00f      	b.n	80030ee <HAL_UART_Receive_IT+0x58>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80030dc:	88fb      	ldrh	r3, [r7, #6]
 80030de:	461a      	mov	r2, r3
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f000 f9cf 	bl	8003486 <UART_Start_Receive_IT>
 80030e8:	4603      	mov	r3, r0
 80030ea:	e000      	b.n	80030ee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
  }
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
	...

080030f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08a      	sub	sp, #40	; 0x28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003118:	2300      	movs	r3, #0
 800311a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10d      	bne.n	800314a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d008      	beq.n	800314a <HAL_UART_IRQHandler+0x52>
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 fa7f 	bl	8003646 <UART_Receive_IT>
      return;
 8003148:	e17b      	b.n	8003442 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80b1 	beq.w	80032b4 <HAL_UART_IRQHandler+0x1bc>
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d105      	bne.n	8003168 <HAL_UART_IRQHandler+0x70>
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80a6 	beq.w	80032b4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_UART_IRQHandler+0x90>
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	f043 0201 	orr.w	r2, r3, #1
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_UART_IRQHandler+0xb0>
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f043 0202 	orr.w	r2, r3, #2
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_UART_IRQHandler+0xd0>
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f043 0204 	orr.w	r2, r3, #4
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00f      	beq.n	80031f2 <HAL_UART_IRQHandler+0xfa>
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d104      	bne.n	80031e6 <HAL_UART_IRQHandler+0xee>
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f043 0208 	orr.w	r2, r3, #8
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 811e 	beq.w	8003438 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	f003 0320 	and.w	r3, r3, #32
 8003202:	2b00      	cmp	r3, #0
 8003204:	d007      	beq.n	8003216 <HAL_UART_IRQHandler+0x11e>
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 fa18 	bl	8003646 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf14      	ite	ne
 8003224:	2301      	movne	r3, #1
 8003226:	2300      	moveq	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d102      	bne.n	800323e <HAL_UART_IRQHandler+0x146>
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d031      	beq.n	80032a2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f95a 	bl	80034f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800324e:	2b00      	cmp	r3, #0
 8003250:	d023      	beq.n	800329a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	695a      	ldr	r2, [r3, #20]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003260:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003266:	2b00      	cmp	r3, #0
 8003268:	d013      	beq.n	8003292 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326e:	4a76      	ldr	r2, [pc, #472]	; (8003448 <HAL_UART_IRQHandler+0x350>)
 8003270:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe fc80 	bl	8001b7c <HAL_DMA_Abort_IT>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d016      	beq.n	80032b0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800328c:	4610      	mov	r0, r2
 800328e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003290:	e00e      	b.n	80032b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f8e3 	bl	800345e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003298:	e00a      	b.n	80032b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8df 	bl	800345e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a0:	e006      	b.n	80032b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f8db 	bl	800345e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80032ae:	e0c3      	b.n	8003438 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032b0:	bf00      	nop
    return;
 80032b2:	e0c1      	b.n	8003438 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	f040 80a1 	bne.w	8003400 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 809b 	beq.w	8003400 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	f003 0310 	and.w	r3, r3, #16
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 8095 	beq.w	8003400 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d04e      	beq.n	8003398 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003304:	8a3b      	ldrh	r3, [r7, #16]
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 8098 	beq.w	800343c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003310:	8a3a      	ldrh	r2, [r7, #16]
 8003312:	429a      	cmp	r2, r3
 8003314:	f080 8092 	bcs.w	800343c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	8a3a      	ldrh	r2, [r7, #16]
 800331c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	2b20      	cmp	r3, #32
 8003326:	d02b      	beq.n	8003380 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68da      	ldr	r2, [r3, #12]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003336:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695a      	ldr	r2, [r3, #20]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0201 	bic.w	r2, r2, #1
 8003346:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003356:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68da      	ldr	r2, [r3, #12]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0210 	bic.w	r2, r2, #16
 8003374:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe fbc3 	bl	8001b06 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003388:	b29b      	uxth	r3, r3
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	b29b      	uxth	r3, r3
 800338e:	4619      	mov	r1, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f86d 	bl	8003470 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003396:	e051      	b.n	800343c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d047      	beq.n	8003440 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80033b0:	8a7b      	ldrh	r3, [r7, #18]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d044      	beq.n	8003440 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80033c4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2220      	movs	r2, #32
 80033da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0210 	bic.w	r2, r2, #16
 80033f2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033f4:	8a7b      	ldrh	r3, [r7, #18]
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f839 	bl	8003470 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80033fe:	e01f      	b.n	8003440 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003406:	2b00      	cmp	r3, #0
 8003408:	d008      	beq.n	800341c <HAL_UART_IRQHandler+0x324>
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 f8af 	bl	8003578 <UART_Transmit_IT>
    return;
 800341a:	e012      	b.n	8003442 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00d      	beq.n	8003442 <HAL_UART_IRQHandler+0x34a>
 8003426:	6a3b      	ldr	r3, [r7, #32]
 8003428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342c:	2b00      	cmp	r3, #0
 800342e:	d008      	beq.n	8003442 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f8f0 	bl	8003616 <UART_EndTransmit_IT>
    return;
 8003436:	e004      	b.n	8003442 <HAL_UART_IRQHandler+0x34a>
    return;
 8003438:	bf00      	nop
 800343a:	e002      	b.n	8003442 <HAL_UART_IRQHandler+0x34a>
      return;
 800343c:	bf00      	nop
 800343e:	e000      	b.n	8003442 <HAL_UART_IRQHandler+0x34a>
      return;
 8003440:	bf00      	nop
  }
}
 8003442:	3728      	adds	r7, #40	; 0x28
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	08003551 	.word	0x08003551

0800344c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	bc80      	pop	{r7}
 800345c:	4770      	bx	lr

0800345e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003486:	b480      	push	{r7}
 8003488:	b085      	sub	sp, #20
 800348a:	af00      	add	r7, sp, #0
 800348c:	60f8      	str	r0, [r7, #12]
 800348e:	60b9      	str	r1, [r7, #8]
 8003490:	4613      	mov	r3, r2
 8003492:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	88fa      	ldrh	r2, [r7, #6]
 800349e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	88fa      	ldrh	r2, [r7, #6]
 80034a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2222      	movs	r2, #34	; 0x22
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ca:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695a      	ldr	r2, [r3, #20]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 0201 	orr.w	r2, r2, #1
 80034da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0220 	orr.w	r2, r2, #32
 80034ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3714      	adds	r7, #20
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800350e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	2b01      	cmp	r3, #1
 8003526:	d107      	bne.n	8003538 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0210 	bic.w	r2, r2, #16
 8003536:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr

08003550 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f7ff ff77 	bl	800345e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003570:	bf00      	nop
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b21      	cmp	r3, #33	; 0x21
 800358a:	d13e      	bne.n	800360a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003594:	d114      	bne.n	80035c0 <UART_Transmit_IT+0x48>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d110      	bne.n	80035c0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	1c9a      	adds	r2, r3, #2
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	621a      	str	r2, [r3, #32]
 80035be:	e008      	b.n	80035d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	1c59      	adds	r1, r3, #1
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	6211      	str	r1, [r2, #32]
 80035ca:	781a      	ldrb	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29b      	uxth	r3, r3
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	4619      	mov	r1, r3
 80035e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10f      	bne.n	8003606 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003604:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	e000      	b.n	800360c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800360a:	2302      	movs	r3, #2
  }
}
 800360c:	4618      	mov	r0, r3
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800362c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7ff ff08 	bl	800344c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b086      	sub	sp, #24
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b22      	cmp	r3, #34	; 0x22
 8003658:	f040 8099 	bne.w	800378e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003664:	d117      	bne.n	8003696 <UART_Receive_IT+0x50>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d113      	bne.n	8003696 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003676:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	b29b      	uxth	r3, r3
 8003680:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003684:	b29a      	uxth	r2, r3
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368e:	1c9a      	adds	r2, r3, #2
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	629a      	str	r2, [r3, #40]	; 0x28
 8003694:	e026      	b.n	80036e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800369c:	2300      	movs	r3, #0
 800369e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036a8:	d007      	beq.n	80036ba <UART_Receive_IT+0x74>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <UART_Receive_IT+0x82>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d106      	bne.n	80036c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e008      	b.n	80036da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	4619      	mov	r1, r3
 80036f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d148      	bne.n	800378a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0220 	bic.w	r2, r2, #32
 8003706:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003716:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	695a      	ldr	r2, [r3, #20]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003734:	2b01      	cmp	r3, #1
 8003736:	d123      	bne.n	8003780 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68da      	ldr	r2, [r3, #12]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0210 	bic.w	r2, r2, #16
 800374c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0310 	and.w	r3, r3, #16
 8003758:	2b10      	cmp	r3, #16
 800375a:	d10a      	bne.n	8003772 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003776:	4619      	mov	r1, r3
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff fe79 	bl	8003470 <HAL_UARTEx_RxEventCallback>
 800377e:	e002      	b.n	8003786 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7fd fbd3 	bl	8000f2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	e002      	b.n	8003790 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	430a      	orrs	r2, r1
 80037b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80037d2:	f023 030c 	bic.w	r3, r3, #12
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	68b9      	ldr	r1, [r7, #8]
 80037dc:	430b      	orrs	r3, r1
 80037de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699a      	ldr	r2, [r3, #24]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a2c      	ldr	r2, [pc, #176]	; (80038ac <UART_SetConfig+0x114>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d103      	bne.n	8003808 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003800:	f7fe ffd0 	bl	80027a4 <HAL_RCC_GetPCLK2Freq>
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	e002      	b.n	800380e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003808:	f7fe ffb8 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 800380c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4613      	mov	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4413      	add	r3, r2
 8003816:	009a      	lsls	r2, r3, #2
 8003818:	441a      	add	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	fbb2 f3f3 	udiv	r3, r2, r3
 8003824:	4a22      	ldr	r2, [pc, #136]	; (80038b0 <UART_SetConfig+0x118>)
 8003826:	fba2 2303 	umull	r2, r3, r2, r3
 800382a:	095b      	lsrs	r3, r3, #5
 800382c:	0119      	lsls	r1, r3, #4
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	4613      	mov	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	4413      	add	r3, r2
 8003836:	009a      	lsls	r2, r3, #2
 8003838:	441a      	add	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	fbb2 f2f3 	udiv	r2, r2, r3
 8003844:	4b1a      	ldr	r3, [pc, #104]	; (80038b0 <UART_SetConfig+0x118>)
 8003846:	fba3 0302 	umull	r0, r3, r3, r2
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	2064      	movs	r0, #100	; 0x64
 800384e:	fb00 f303 	mul.w	r3, r0, r3
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	3332      	adds	r3, #50	; 0x32
 8003858:	4a15      	ldr	r2, [pc, #84]	; (80038b0 <UART_SetConfig+0x118>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003864:	4419      	add	r1, r3
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	009a      	lsls	r2, r3, #2
 8003870:	441a      	add	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	fbb2 f2f3 	udiv	r2, r2, r3
 800387c:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <UART_SetConfig+0x118>)
 800387e:	fba3 0302 	umull	r0, r3, r3, r2
 8003882:	095b      	lsrs	r3, r3, #5
 8003884:	2064      	movs	r0, #100	; 0x64
 8003886:	fb00 f303 	mul.w	r3, r0, r3
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	3332      	adds	r3, #50	; 0x32
 8003890:	4a07      	ldr	r2, [pc, #28]	; (80038b0 <UART_SetConfig+0x118>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	f003 020f 	and.w	r2, r3, #15
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	440a      	add	r2, r1
 80038a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038a4:	bf00      	nop
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40013800 	.word	0x40013800
 80038b0:	51eb851f 	.word	0x51eb851f

080038b4 <__errno>:
 80038b4:	4b01      	ldr	r3, [pc, #4]	; (80038bc <__errno+0x8>)
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	200007f4 	.word	0x200007f4

080038c0 <__libc_init_array>:
 80038c0:	b570      	push	{r4, r5, r6, lr}
 80038c2:	2600      	movs	r6, #0
 80038c4:	4d0c      	ldr	r5, [pc, #48]	; (80038f8 <__libc_init_array+0x38>)
 80038c6:	4c0d      	ldr	r4, [pc, #52]	; (80038fc <__libc_init_array+0x3c>)
 80038c8:	1b64      	subs	r4, r4, r5
 80038ca:	10a4      	asrs	r4, r4, #2
 80038cc:	42a6      	cmp	r6, r4
 80038ce:	d109      	bne.n	80038e4 <__libc_init_array+0x24>
 80038d0:	f001 f886 	bl	80049e0 <_init>
 80038d4:	2600      	movs	r6, #0
 80038d6:	4d0a      	ldr	r5, [pc, #40]	; (8003900 <__libc_init_array+0x40>)
 80038d8:	4c0a      	ldr	r4, [pc, #40]	; (8003904 <__libc_init_array+0x44>)
 80038da:	1b64      	subs	r4, r4, r5
 80038dc:	10a4      	asrs	r4, r4, #2
 80038de:	42a6      	cmp	r6, r4
 80038e0:	d105      	bne.n	80038ee <__libc_init_array+0x2e>
 80038e2:	bd70      	pop	{r4, r5, r6, pc}
 80038e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e8:	4798      	blx	r3
 80038ea:	3601      	adds	r6, #1
 80038ec:	e7ee      	b.n	80038cc <__libc_init_array+0xc>
 80038ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80038f2:	4798      	blx	r3
 80038f4:	3601      	adds	r6, #1
 80038f6:	e7f2      	b.n	80038de <__libc_init_array+0x1e>
 80038f8:	08004b6c 	.word	0x08004b6c
 80038fc:	08004b6c 	.word	0x08004b6c
 8003900:	08004b6c 	.word	0x08004b6c
 8003904:	08004b70 	.word	0x08004b70

08003908 <memset>:
 8003908:	4603      	mov	r3, r0
 800390a:	4402      	add	r2, r0
 800390c:	4293      	cmp	r3, r2
 800390e:	d100      	bne.n	8003912 <memset+0xa>
 8003910:	4770      	bx	lr
 8003912:	f803 1b01 	strb.w	r1, [r3], #1
 8003916:	e7f9      	b.n	800390c <memset+0x4>

08003918 <strcpy>:
 8003918:	4603      	mov	r3, r0
 800391a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800391e:	f803 2b01 	strb.w	r2, [r3], #1
 8003922:	2a00      	cmp	r2, #0
 8003924:	d1f9      	bne.n	800391a <strcpy+0x2>
 8003926:	4770      	bx	lr

08003928 <strtok>:
 8003928:	4b16      	ldr	r3, [pc, #88]	; (8003984 <strtok+0x5c>)
 800392a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800392e:	681f      	ldr	r7, [r3, #0]
 8003930:	4605      	mov	r5, r0
 8003932:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8003934:	460e      	mov	r6, r1
 8003936:	b9ec      	cbnz	r4, 8003974 <strtok+0x4c>
 8003938:	2050      	movs	r0, #80	; 0x50
 800393a:	f000 f881 	bl	8003a40 <malloc>
 800393e:	4602      	mov	r2, r0
 8003940:	65b8      	str	r0, [r7, #88]	; 0x58
 8003942:	b920      	cbnz	r0, 800394e <strtok+0x26>
 8003944:	2157      	movs	r1, #87	; 0x57
 8003946:	4b10      	ldr	r3, [pc, #64]	; (8003988 <strtok+0x60>)
 8003948:	4810      	ldr	r0, [pc, #64]	; (800398c <strtok+0x64>)
 800394a:	f000 f849 	bl	80039e0 <__assert_func>
 800394e:	e9c0 4400 	strd	r4, r4, [r0]
 8003952:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003956:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800395a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800395e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8003962:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003966:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800396a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800396e:	6184      	str	r4, [r0, #24]
 8003970:	7704      	strb	r4, [r0, #28]
 8003972:	6244      	str	r4, [r0, #36]	; 0x24
 8003974:	4631      	mov	r1, r6
 8003976:	4628      	mov	r0, r5
 8003978:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800397a:	2301      	movs	r3, #1
 800397c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003980:	f000 b806 	b.w	8003990 <__strtok_r>
 8003984:	200007f4 	.word	0x200007f4
 8003988:	08004a28 	.word	0x08004a28
 800398c:	08004a3f 	.word	0x08004a3f

08003990 <__strtok_r>:
 8003990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003992:	b908      	cbnz	r0, 8003998 <__strtok_r+0x8>
 8003994:	6810      	ldr	r0, [r2, #0]
 8003996:	b188      	cbz	r0, 80039bc <__strtok_r+0x2c>
 8003998:	4604      	mov	r4, r0
 800399a:	460f      	mov	r7, r1
 800399c:	4620      	mov	r0, r4
 800399e:	f814 5b01 	ldrb.w	r5, [r4], #1
 80039a2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80039a6:	b91e      	cbnz	r6, 80039b0 <__strtok_r+0x20>
 80039a8:	b965      	cbnz	r5, 80039c4 <__strtok_r+0x34>
 80039aa:	4628      	mov	r0, r5
 80039ac:	6015      	str	r5, [r2, #0]
 80039ae:	e005      	b.n	80039bc <__strtok_r+0x2c>
 80039b0:	42b5      	cmp	r5, r6
 80039b2:	d1f6      	bne.n	80039a2 <__strtok_r+0x12>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1f0      	bne.n	800399a <__strtok_r+0xa>
 80039b8:	6014      	str	r4, [r2, #0]
 80039ba:	7003      	strb	r3, [r0, #0]
 80039bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039be:	461c      	mov	r4, r3
 80039c0:	e00c      	b.n	80039dc <__strtok_r+0x4c>
 80039c2:	b915      	cbnz	r5, 80039ca <__strtok_r+0x3a>
 80039c4:	460e      	mov	r6, r1
 80039c6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80039ca:	f816 5b01 	ldrb.w	r5, [r6], #1
 80039ce:	42ab      	cmp	r3, r5
 80039d0:	d1f7      	bne.n	80039c2 <__strtok_r+0x32>
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0f3      	beq.n	80039be <__strtok_r+0x2e>
 80039d6:	2300      	movs	r3, #0
 80039d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80039dc:	6014      	str	r4, [r2, #0]
 80039de:	e7ed      	b.n	80039bc <__strtok_r+0x2c>

080039e0 <__assert_func>:
 80039e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80039e2:	4614      	mov	r4, r2
 80039e4:	461a      	mov	r2, r3
 80039e6:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <__assert_func+0x2c>)
 80039e8:	4605      	mov	r5, r0
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68d8      	ldr	r0, [r3, #12]
 80039ee:	b14c      	cbz	r4, 8003a04 <__assert_func+0x24>
 80039f0:	4b07      	ldr	r3, [pc, #28]	; (8003a10 <__assert_func+0x30>)
 80039f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80039f6:	9100      	str	r1, [sp, #0]
 80039f8:	462b      	mov	r3, r5
 80039fa:	4906      	ldr	r1, [pc, #24]	; (8003a14 <__assert_func+0x34>)
 80039fc:	f000 f80e 	bl	8003a1c <fiprintf>
 8003a00:	f000 fcc0 	bl	8004384 <abort>
 8003a04:	4b04      	ldr	r3, [pc, #16]	; (8003a18 <__assert_func+0x38>)
 8003a06:	461c      	mov	r4, r3
 8003a08:	e7f3      	b.n	80039f2 <__assert_func+0x12>
 8003a0a:	bf00      	nop
 8003a0c:	200007f4 	.word	0x200007f4
 8003a10:	08004a9c 	.word	0x08004a9c
 8003a14:	08004aa9 	.word	0x08004aa9
 8003a18:	08004ad7 	.word	0x08004ad7

08003a1c <fiprintf>:
 8003a1c:	b40e      	push	{r1, r2, r3}
 8003a1e:	b503      	push	{r0, r1, lr}
 8003a20:	4601      	mov	r1, r0
 8003a22:	ab03      	add	r3, sp, #12
 8003a24:	4805      	ldr	r0, [pc, #20]	; (8003a3c <fiprintf+0x20>)
 8003a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a2a:	6800      	ldr	r0, [r0, #0]
 8003a2c:	9301      	str	r3, [sp, #4]
 8003a2e:	f000 f913 	bl	8003c58 <_vfiprintf_r>
 8003a32:	b002      	add	sp, #8
 8003a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a38:	b003      	add	sp, #12
 8003a3a:	4770      	bx	lr
 8003a3c:	200007f4 	.word	0x200007f4

08003a40 <malloc>:
 8003a40:	4b02      	ldr	r3, [pc, #8]	; (8003a4c <malloc+0xc>)
 8003a42:	4601      	mov	r1, r0
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	f000 b86b 	b.w	8003b20 <_malloc_r>
 8003a4a:	bf00      	nop
 8003a4c:	200007f4 	.word	0x200007f4

08003a50 <_free_r>:
 8003a50:	b538      	push	{r3, r4, r5, lr}
 8003a52:	4605      	mov	r5, r0
 8003a54:	2900      	cmp	r1, #0
 8003a56:	d040      	beq.n	8003ada <_free_r+0x8a>
 8003a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a5c:	1f0c      	subs	r4, r1, #4
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	bfb8      	it	lt
 8003a62:	18e4      	addlt	r4, r4, r3
 8003a64:	f000 fec0 	bl	80047e8 <__malloc_lock>
 8003a68:	4a1c      	ldr	r2, [pc, #112]	; (8003adc <_free_r+0x8c>)
 8003a6a:	6813      	ldr	r3, [r2, #0]
 8003a6c:	b933      	cbnz	r3, 8003a7c <_free_r+0x2c>
 8003a6e:	6063      	str	r3, [r4, #4]
 8003a70:	6014      	str	r4, [r2, #0]
 8003a72:	4628      	mov	r0, r5
 8003a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a78:	f000 bebc 	b.w	80047f4 <__malloc_unlock>
 8003a7c:	42a3      	cmp	r3, r4
 8003a7e:	d908      	bls.n	8003a92 <_free_r+0x42>
 8003a80:	6820      	ldr	r0, [r4, #0]
 8003a82:	1821      	adds	r1, r4, r0
 8003a84:	428b      	cmp	r3, r1
 8003a86:	bf01      	itttt	eq
 8003a88:	6819      	ldreq	r1, [r3, #0]
 8003a8a:	685b      	ldreq	r3, [r3, #4]
 8003a8c:	1809      	addeq	r1, r1, r0
 8003a8e:	6021      	streq	r1, [r4, #0]
 8003a90:	e7ed      	b.n	8003a6e <_free_r+0x1e>
 8003a92:	461a      	mov	r2, r3
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	b10b      	cbz	r3, 8003a9c <_free_r+0x4c>
 8003a98:	42a3      	cmp	r3, r4
 8003a9a:	d9fa      	bls.n	8003a92 <_free_r+0x42>
 8003a9c:	6811      	ldr	r1, [r2, #0]
 8003a9e:	1850      	adds	r0, r2, r1
 8003aa0:	42a0      	cmp	r0, r4
 8003aa2:	d10b      	bne.n	8003abc <_free_r+0x6c>
 8003aa4:	6820      	ldr	r0, [r4, #0]
 8003aa6:	4401      	add	r1, r0
 8003aa8:	1850      	adds	r0, r2, r1
 8003aaa:	4283      	cmp	r3, r0
 8003aac:	6011      	str	r1, [r2, #0]
 8003aae:	d1e0      	bne.n	8003a72 <_free_r+0x22>
 8003ab0:	6818      	ldr	r0, [r3, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	4401      	add	r1, r0
 8003ab6:	6011      	str	r1, [r2, #0]
 8003ab8:	6053      	str	r3, [r2, #4]
 8003aba:	e7da      	b.n	8003a72 <_free_r+0x22>
 8003abc:	d902      	bls.n	8003ac4 <_free_r+0x74>
 8003abe:	230c      	movs	r3, #12
 8003ac0:	602b      	str	r3, [r5, #0]
 8003ac2:	e7d6      	b.n	8003a72 <_free_r+0x22>
 8003ac4:	6820      	ldr	r0, [r4, #0]
 8003ac6:	1821      	adds	r1, r4, r0
 8003ac8:	428b      	cmp	r3, r1
 8003aca:	bf01      	itttt	eq
 8003acc:	6819      	ldreq	r1, [r3, #0]
 8003ace:	685b      	ldreq	r3, [r3, #4]
 8003ad0:	1809      	addeq	r1, r1, r0
 8003ad2:	6021      	streq	r1, [r4, #0]
 8003ad4:	6063      	str	r3, [r4, #4]
 8003ad6:	6054      	str	r4, [r2, #4]
 8003ad8:	e7cb      	b.n	8003a72 <_free_r+0x22>
 8003ada:	bd38      	pop	{r3, r4, r5, pc}
 8003adc:	20001108 	.word	0x20001108

08003ae0 <sbrk_aligned>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	4e0e      	ldr	r6, [pc, #56]	; (8003b1c <sbrk_aligned+0x3c>)
 8003ae4:	460c      	mov	r4, r1
 8003ae6:	6831      	ldr	r1, [r6, #0]
 8003ae8:	4605      	mov	r5, r0
 8003aea:	b911      	cbnz	r1, 8003af2 <sbrk_aligned+0x12>
 8003aec:	f000 fb7a 	bl	80041e4 <_sbrk_r>
 8003af0:	6030      	str	r0, [r6, #0]
 8003af2:	4621      	mov	r1, r4
 8003af4:	4628      	mov	r0, r5
 8003af6:	f000 fb75 	bl	80041e4 <_sbrk_r>
 8003afa:	1c43      	adds	r3, r0, #1
 8003afc:	d00a      	beq.n	8003b14 <sbrk_aligned+0x34>
 8003afe:	1cc4      	adds	r4, r0, #3
 8003b00:	f024 0403 	bic.w	r4, r4, #3
 8003b04:	42a0      	cmp	r0, r4
 8003b06:	d007      	beq.n	8003b18 <sbrk_aligned+0x38>
 8003b08:	1a21      	subs	r1, r4, r0
 8003b0a:	4628      	mov	r0, r5
 8003b0c:	f000 fb6a 	bl	80041e4 <_sbrk_r>
 8003b10:	3001      	adds	r0, #1
 8003b12:	d101      	bne.n	8003b18 <sbrk_aligned+0x38>
 8003b14:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003b18:	4620      	mov	r0, r4
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
 8003b1c:	2000110c 	.word	0x2000110c

08003b20 <_malloc_r>:
 8003b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b24:	1ccd      	adds	r5, r1, #3
 8003b26:	f025 0503 	bic.w	r5, r5, #3
 8003b2a:	3508      	adds	r5, #8
 8003b2c:	2d0c      	cmp	r5, #12
 8003b2e:	bf38      	it	cc
 8003b30:	250c      	movcc	r5, #12
 8003b32:	2d00      	cmp	r5, #0
 8003b34:	4607      	mov	r7, r0
 8003b36:	db01      	blt.n	8003b3c <_malloc_r+0x1c>
 8003b38:	42a9      	cmp	r1, r5
 8003b3a:	d905      	bls.n	8003b48 <_malloc_r+0x28>
 8003b3c:	230c      	movs	r3, #12
 8003b3e:	2600      	movs	r6, #0
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	4630      	mov	r0, r6
 8003b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b48:	4e2e      	ldr	r6, [pc, #184]	; (8003c04 <_malloc_r+0xe4>)
 8003b4a:	f000 fe4d 	bl	80047e8 <__malloc_lock>
 8003b4e:	6833      	ldr	r3, [r6, #0]
 8003b50:	461c      	mov	r4, r3
 8003b52:	bb34      	cbnz	r4, 8003ba2 <_malloc_r+0x82>
 8003b54:	4629      	mov	r1, r5
 8003b56:	4638      	mov	r0, r7
 8003b58:	f7ff ffc2 	bl	8003ae0 <sbrk_aligned>
 8003b5c:	1c43      	adds	r3, r0, #1
 8003b5e:	4604      	mov	r4, r0
 8003b60:	d14d      	bne.n	8003bfe <_malloc_r+0xde>
 8003b62:	6834      	ldr	r4, [r6, #0]
 8003b64:	4626      	mov	r6, r4
 8003b66:	2e00      	cmp	r6, #0
 8003b68:	d140      	bne.n	8003bec <_malloc_r+0xcc>
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	4631      	mov	r1, r6
 8003b6e:	4638      	mov	r0, r7
 8003b70:	eb04 0803 	add.w	r8, r4, r3
 8003b74:	f000 fb36 	bl	80041e4 <_sbrk_r>
 8003b78:	4580      	cmp	r8, r0
 8003b7a:	d13a      	bne.n	8003bf2 <_malloc_r+0xd2>
 8003b7c:	6821      	ldr	r1, [r4, #0]
 8003b7e:	3503      	adds	r5, #3
 8003b80:	1a6d      	subs	r5, r5, r1
 8003b82:	f025 0503 	bic.w	r5, r5, #3
 8003b86:	3508      	adds	r5, #8
 8003b88:	2d0c      	cmp	r5, #12
 8003b8a:	bf38      	it	cc
 8003b8c:	250c      	movcc	r5, #12
 8003b8e:	4638      	mov	r0, r7
 8003b90:	4629      	mov	r1, r5
 8003b92:	f7ff ffa5 	bl	8003ae0 <sbrk_aligned>
 8003b96:	3001      	adds	r0, #1
 8003b98:	d02b      	beq.n	8003bf2 <_malloc_r+0xd2>
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	442b      	add	r3, r5
 8003b9e:	6023      	str	r3, [r4, #0]
 8003ba0:	e00e      	b.n	8003bc0 <_malloc_r+0xa0>
 8003ba2:	6822      	ldr	r2, [r4, #0]
 8003ba4:	1b52      	subs	r2, r2, r5
 8003ba6:	d41e      	bmi.n	8003be6 <_malloc_r+0xc6>
 8003ba8:	2a0b      	cmp	r2, #11
 8003baa:	d916      	bls.n	8003bda <_malloc_r+0xba>
 8003bac:	1961      	adds	r1, r4, r5
 8003bae:	42a3      	cmp	r3, r4
 8003bb0:	6025      	str	r5, [r4, #0]
 8003bb2:	bf18      	it	ne
 8003bb4:	6059      	strne	r1, [r3, #4]
 8003bb6:	6863      	ldr	r3, [r4, #4]
 8003bb8:	bf08      	it	eq
 8003bba:	6031      	streq	r1, [r6, #0]
 8003bbc:	5162      	str	r2, [r4, r5]
 8003bbe:	604b      	str	r3, [r1, #4]
 8003bc0:	4638      	mov	r0, r7
 8003bc2:	f104 060b 	add.w	r6, r4, #11
 8003bc6:	f000 fe15 	bl	80047f4 <__malloc_unlock>
 8003bca:	f026 0607 	bic.w	r6, r6, #7
 8003bce:	1d23      	adds	r3, r4, #4
 8003bd0:	1af2      	subs	r2, r6, r3
 8003bd2:	d0b6      	beq.n	8003b42 <_malloc_r+0x22>
 8003bd4:	1b9b      	subs	r3, r3, r6
 8003bd6:	50a3      	str	r3, [r4, r2]
 8003bd8:	e7b3      	b.n	8003b42 <_malloc_r+0x22>
 8003bda:	6862      	ldr	r2, [r4, #4]
 8003bdc:	42a3      	cmp	r3, r4
 8003bde:	bf0c      	ite	eq
 8003be0:	6032      	streq	r2, [r6, #0]
 8003be2:	605a      	strne	r2, [r3, #4]
 8003be4:	e7ec      	b.n	8003bc0 <_malloc_r+0xa0>
 8003be6:	4623      	mov	r3, r4
 8003be8:	6864      	ldr	r4, [r4, #4]
 8003bea:	e7b2      	b.n	8003b52 <_malloc_r+0x32>
 8003bec:	4634      	mov	r4, r6
 8003bee:	6876      	ldr	r6, [r6, #4]
 8003bf0:	e7b9      	b.n	8003b66 <_malloc_r+0x46>
 8003bf2:	230c      	movs	r3, #12
 8003bf4:	4638      	mov	r0, r7
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	f000 fdfc 	bl	80047f4 <__malloc_unlock>
 8003bfc:	e7a1      	b.n	8003b42 <_malloc_r+0x22>
 8003bfe:	6025      	str	r5, [r4, #0]
 8003c00:	e7de      	b.n	8003bc0 <_malloc_r+0xa0>
 8003c02:	bf00      	nop
 8003c04:	20001108 	.word	0x20001108

08003c08 <__sfputc_r>:
 8003c08:	6893      	ldr	r3, [r2, #8]
 8003c0a:	b410      	push	{r4}
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	6093      	str	r3, [r2, #8]
 8003c12:	da07      	bge.n	8003c24 <__sfputc_r+0x1c>
 8003c14:	6994      	ldr	r4, [r2, #24]
 8003c16:	42a3      	cmp	r3, r4
 8003c18:	db01      	blt.n	8003c1e <__sfputc_r+0x16>
 8003c1a:	290a      	cmp	r1, #10
 8003c1c:	d102      	bne.n	8003c24 <__sfputc_r+0x1c>
 8003c1e:	bc10      	pop	{r4}
 8003c20:	f000 baf0 	b.w	8004204 <__swbuf_r>
 8003c24:	6813      	ldr	r3, [r2, #0]
 8003c26:	1c58      	adds	r0, r3, #1
 8003c28:	6010      	str	r0, [r2, #0]
 8003c2a:	7019      	strb	r1, [r3, #0]
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	bc10      	pop	{r4}
 8003c30:	4770      	bx	lr

08003c32 <__sfputs_r>:
 8003c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c34:	4606      	mov	r6, r0
 8003c36:	460f      	mov	r7, r1
 8003c38:	4614      	mov	r4, r2
 8003c3a:	18d5      	adds	r5, r2, r3
 8003c3c:	42ac      	cmp	r4, r5
 8003c3e:	d101      	bne.n	8003c44 <__sfputs_r+0x12>
 8003c40:	2000      	movs	r0, #0
 8003c42:	e007      	b.n	8003c54 <__sfputs_r+0x22>
 8003c44:	463a      	mov	r2, r7
 8003c46:	4630      	mov	r0, r6
 8003c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c4c:	f7ff ffdc 	bl	8003c08 <__sfputc_r>
 8003c50:	1c43      	adds	r3, r0, #1
 8003c52:	d1f3      	bne.n	8003c3c <__sfputs_r+0xa>
 8003c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c58 <_vfiprintf_r>:
 8003c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c5c:	460d      	mov	r5, r1
 8003c5e:	4614      	mov	r4, r2
 8003c60:	4698      	mov	r8, r3
 8003c62:	4606      	mov	r6, r0
 8003c64:	b09d      	sub	sp, #116	; 0x74
 8003c66:	b118      	cbz	r0, 8003c70 <_vfiprintf_r+0x18>
 8003c68:	6983      	ldr	r3, [r0, #24]
 8003c6a:	b90b      	cbnz	r3, 8003c70 <_vfiprintf_r+0x18>
 8003c6c:	f000 fca8 	bl	80045c0 <__sinit>
 8003c70:	4b89      	ldr	r3, [pc, #548]	; (8003e98 <_vfiprintf_r+0x240>)
 8003c72:	429d      	cmp	r5, r3
 8003c74:	d11b      	bne.n	8003cae <_vfiprintf_r+0x56>
 8003c76:	6875      	ldr	r5, [r6, #4]
 8003c78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c7a:	07d9      	lsls	r1, r3, #31
 8003c7c:	d405      	bmi.n	8003c8a <_vfiprintf_r+0x32>
 8003c7e:	89ab      	ldrh	r3, [r5, #12]
 8003c80:	059a      	lsls	r2, r3, #22
 8003c82:	d402      	bmi.n	8003c8a <_vfiprintf_r+0x32>
 8003c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c86:	f000 fd39 	bl	80046fc <__retarget_lock_acquire_recursive>
 8003c8a:	89ab      	ldrh	r3, [r5, #12]
 8003c8c:	071b      	lsls	r3, r3, #28
 8003c8e:	d501      	bpl.n	8003c94 <_vfiprintf_r+0x3c>
 8003c90:	692b      	ldr	r3, [r5, #16]
 8003c92:	b9eb      	cbnz	r3, 8003cd0 <_vfiprintf_r+0x78>
 8003c94:	4629      	mov	r1, r5
 8003c96:	4630      	mov	r0, r6
 8003c98:	f000 fb06 	bl	80042a8 <__swsetup_r>
 8003c9c:	b1c0      	cbz	r0, 8003cd0 <_vfiprintf_r+0x78>
 8003c9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ca0:	07dc      	lsls	r4, r3, #31
 8003ca2:	d50e      	bpl.n	8003cc2 <_vfiprintf_r+0x6a>
 8003ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ca8:	b01d      	add	sp, #116	; 0x74
 8003caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cae:	4b7b      	ldr	r3, [pc, #492]	; (8003e9c <_vfiprintf_r+0x244>)
 8003cb0:	429d      	cmp	r5, r3
 8003cb2:	d101      	bne.n	8003cb8 <_vfiprintf_r+0x60>
 8003cb4:	68b5      	ldr	r5, [r6, #8]
 8003cb6:	e7df      	b.n	8003c78 <_vfiprintf_r+0x20>
 8003cb8:	4b79      	ldr	r3, [pc, #484]	; (8003ea0 <_vfiprintf_r+0x248>)
 8003cba:	429d      	cmp	r5, r3
 8003cbc:	bf08      	it	eq
 8003cbe:	68f5      	ldreq	r5, [r6, #12]
 8003cc0:	e7da      	b.n	8003c78 <_vfiprintf_r+0x20>
 8003cc2:	89ab      	ldrh	r3, [r5, #12]
 8003cc4:	0598      	lsls	r0, r3, #22
 8003cc6:	d4ed      	bmi.n	8003ca4 <_vfiprintf_r+0x4c>
 8003cc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cca:	f000 fd18 	bl	80046fe <__retarget_lock_release_recursive>
 8003cce:	e7e9      	b.n	8003ca4 <_vfiprintf_r+0x4c>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8003cd4:	2320      	movs	r3, #32
 8003cd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003cda:	2330      	movs	r3, #48	; 0x30
 8003cdc:	f04f 0901 	mov.w	r9, #1
 8003ce0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ce4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003ea4 <_vfiprintf_r+0x24c>
 8003ce8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cec:	4623      	mov	r3, r4
 8003cee:	469a      	mov	sl, r3
 8003cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cf4:	b10a      	cbz	r2, 8003cfa <_vfiprintf_r+0xa2>
 8003cf6:	2a25      	cmp	r2, #37	; 0x25
 8003cf8:	d1f9      	bne.n	8003cee <_vfiprintf_r+0x96>
 8003cfa:	ebba 0b04 	subs.w	fp, sl, r4
 8003cfe:	d00b      	beq.n	8003d18 <_vfiprintf_r+0xc0>
 8003d00:	465b      	mov	r3, fp
 8003d02:	4622      	mov	r2, r4
 8003d04:	4629      	mov	r1, r5
 8003d06:	4630      	mov	r0, r6
 8003d08:	f7ff ff93 	bl	8003c32 <__sfputs_r>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	f000 80aa 	beq.w	8003e66 <_vfiprintf_r+0x20e>
 8003d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d14:	445a      	add	r2, fp
 8003d16:	9209      	str	r2, [sp, #36]	; 0x24
 8003d18:	f89a 3000 	ldrb.w	r3, [sl]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80a2 	beq.w	8003e66 <_vfiprintf_r+0x20e>
 8003d22:	2300      	movs	r3, #0
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d2c:	f10a 0a01 	add.w	sl, sl, #1
 8003d30:	9304      	str	r3, [sp, #16]
 8003d32:	9307      	str	r3, [sp, #28]
 8003d34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d38:	931a      	str	r3, [sp, #104]	; 0x68
 8003d3a:	4654      	mov	r4, sl
 8003d3c:	2205      	movs	r2, #5
 8003d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d42:	4858      	ldr	r0, [pc, #352]	; (8003ea4 <_vfiprintf_r+0x24c>)
 8003d44:	f000 fd42 	bl	80047cc <memchr>
 8003d48:	9a04      	ldr	r2, [sp, #16]
 8003d4a:	b9d8      	cbnz	r0, 8003d84 <_vfiprintf_r+0x12c>
 8003d4c:	06d1      	lsls	r1, r2, #27
 8003d4e:	bf44      	itt	mi
 8003d50:	2320      	movmi	r3, #32
 8003d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d56:	0713      	lsls	r3, r2, #28
 8003d58:	bf44      	itt	mi
 8003d5a:	232b      	movmi	r3, #43	; 0x2b
 8003d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d60:	f89a 3000 	ldrb.w	r3, [sl]
 8003d64:	2b2a      	cmp	r3, #42	; 0x2a
 8003d66:	d015      	beq.n	8003d94 <_vfiprintf_r+0x13c>
 8003d68:	4654      	mov	r4, sl
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	f04f 0c0a 	mov.w	ip, #10
 8003d70:	9a07      	ldr	r2, [sp, #28]
 8003d72:	4621      	mov	r1, r4
 8003d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d78:	3b30      	subs	r3, #48	; 0x30
 8003d7a:	2b09      	cmp	r3, #9
 8003d7c:	d94e      	bls.n	8003e1c <_vfiprintf_r+0x1c4>
 8003d7e:	b1b0      	cbz	r0, 8003dae <_vfiprintf_r+0x156>
 8003d80:	9207      	str	r2, [sp, #28]
 8003d82:	e014      	b.n	8003dae <_vfiprintf_r+0x156>
 8003d84:	eba0 0308 	sub.w	r3, r0, r8
 8003d88:	fa09 f303 	lsl.w	r3, r9, r3
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	46a2      	mov	sl, r4
 8003d90:	9304      	str	r3, [sp, #16]
 8003d92:	e7d2      	b.n	8003d3a <_vfiprintf_r+0xe2>
 8003d94:	9b03      	ldr	r3, [sp, #12]
 8003d96:	1d19      	adds	r1, r3, #4
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	9103      	str	r1, [sp, #12]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bfbb      	ittet	lt
 8003da0:	425b      	neglt	r3, r3
 8003da2:	f042 0202 	orrlt.w	r2, r2, #2
 8003da6:	9307      	strge	r3, [sp, #28]
 8003da8:	9307      	strlt	r3, [sp, #28]
 8003daa:	bfb8      	it	lt
 8003dac:	9204      	strlt	r2, [sp, #16]
 8003dae:	7823      	ldrb	r3, [r4, #0]
 8003db0:	2b2e      	cmp	r3, #46	; 0x2e
 8003db2:	d10c      	bne.n	8003dce <_vfiprintf_r+0x176>
 8003db4:	7863      	ldrb	r3, [r4, #1]
 8003db6:	2b2a      	cmp	r3, #42	; 0x2a
 8003db8:	d135      	bne.n	8003e26 <_vfiprintf_r+0x1ce>
 8003dba:	9b03      	ldr	r3, [sp, #12]
 8003dbc:	3402      	adds	r4, #2
 8003dbe:	1d1a      	adds	r2, r3, #4
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	9203      	str	r2, [sp, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bfb8      	it	lt
 8003dc8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003dcc:	9305      	str	r3, [sp, #20]
 8003dce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003ea8 <_vfiprintf_r+0x250>
 8003dd2:	2203      	movs	r2, #3
 8003dd4:	4650      	mov	r0, sl
 8003dd6:	7821      	ldrb	r1, [r4, #0]
 8003dd8:	f000 fcf8 	bl	80047cc <memchr>
 8003ddc:	b140      	cbz	r0, 8003df0 <_vfiprintf_r+0x198>
 8003dde:	2340      	movs	r3, #64	; 0x40
 8003de0:	eba0 000a 	sub.w	r0, r0, sl
 8003de4:	fa03 f000 	lsl.w	r0, r3, r0
 8003de8:	9b04      	ldr	r3, [sp, #16]
 8003dea:	3401      	adds	r4, #1
 8003dec:	4303      	orrs	r3, r0
 8003dee:	9304      	str	r3, [sp, #16]
 8003df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003df4:	2206      	movs	r2, #6
 8003df6:	482d      	ldr	r0, [pc, #180]	; (8003eac <_vfiprintf_r+0x254>)
 8003df8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dfc:	f000 fce6 	bl	80047cc <memchr>
 8003e00:	2800      	cmp	r0, #0
 8003e02:	d03f      	beq.n	8003e84 <_vfiprintf_r+0x22c>
 8003e04:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <_vfiprintf_r+0x258>)
 8003e06:	bb1b      	cbnz	r3, 8003e50 <_vfiprintf_r+0x1f8>
 8003e08:	9b03      	ldr	r3, [sp, #12]
 8003e0a:	3307      	adds	r3, #7
 8003e0c:	f023 0307 	bic.w	r3, r3, #7
 8003e10:	3308      	adds	r3, #8
 8003e12:	9303      	str	r3, [sp, #12]
 8003e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e16:	443b      	add	r3, r7
 8003e18:	9309      	str	r3, [sp, #36]	; 0x24
 8003e1a:	e767      	b.n	8003cec <_vfiprintf_r+0x94>
 8003e1c:	460c      	mov	r4, r1
 8003e1e:	2001      	movs	r0, #1
 8003e20:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e24:	e7a5      	b.n	8003d72 <_vfiprintf_r+0x11a>
 8003e26:	2300      	movs	r3, #0
 8003e28:	f04f 0c0a 	mov.w	ip, #10
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	3401      	adds	r4, #1
 8003e30:	9305      	str	r3, [sp, #20]
 8003e32:	4620      	mov	r0, r4
 8003e34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e38:	3a30      	subs	r2, #48	; 0x30
 8003e3a:	2a09      	cmp	r2, #9
 8003e3c:	d903      	bls.n	8003e46 <_vfiprintf_r+0x1ee>
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0c5      	beq.n	8003dce <_vfiprintf_r+0x176>
 8003e42:	9105      	str	r1, [sp, #20]
 8003e44:	e7c3      	b.n	8003dce <_vfiprintf_r+0x176>
 8003e46:	4604      	mov	r4, r0
 8003e48:	2301      	movs	r3, #1
 8003e4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e4e:	e7f0      	b.n	8003e32 <_vfiprintf_r+0x1da>
 8003e50:	ab03      	add	r3, sp, #12
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	462a      	mov	r2, r5
 8003e56:	4630      	mov	r0, r6
 8003e58:	4b16      	ldr	r3, [pc, #88]	; (8003eb4 <_vfiprintf_r+0x25c>)
 8003e5a:	a904      	add	r1, sp, #16
 8003e5c:	f3af 8000 	nop.w
 8003e60:	4607      	mov	r7, r0
 8003e62:	1c78      	adds	r0, r7, #1
 8003e64:	d1d6      	bne.n	8003e14 <_vfiprintf_r+0x1bc>
 8003e66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e68:	07d9      	lsls	r1, r3, #31
 8003e6a:	d405      	bmi.n	8003e78 <_vfiprintf_r+0x220>
 8003e6c:	89ab      	ldrh	r3, [r5, #12]
 8003e6e:	059a      	lsls	r2, r3, #22
 8003e70:	d402      	bmi.n	8003e78 <_vfiprintf_r+0x220>
 8003e72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e74:	f000 fc43 	bl	80046fe <__retarget_lock_release_recursive>
 8003e78:	89ab      	ldrh	r3, [r5, #12]
 8003e7a:	065b      	lsls	r3, r3, #25
 8003e7c:	f53f af12 	bmi.w	8003ca4 <_vfiprintf_r+0x4c>
 8003e80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e82:	e711      	b.n	8003ca8 <_vfiprintf_r+0x50>
 8003e84:	ab03      	add	r3, sp, #12
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	462a      	mov	r2, r5
 8003e8a:	4630      	mov	r0, r6
 8003e8c:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <_vfiprintf_r+0x25c>)
 8003e8e:	a904      	add	r1, sp, #16
 8003e90:	f000 f882 	bl	8003f98 <_printf_i>
 8003e94:	e7e4      	b.n	8003e60 <_vfiprintf_r+0x208>
 8003e96:	bf00      	nop
 8003e98:	08004b2c 	.word	0x08004b2c
 8003e9c:	08004b4c 	.word	0x08004b4c
 8003ea0:	08004b0c 	.word	0x08004b0c
 8003ea4:	08004ad8 	.word	0x08004ad8
 8003ea8:	08004ade 	.word	0x08004ade
 8003eac:	08004ae2 	.word	0x08004ae2
 8003eb0:	00000000 	.word	0x00000000
 8003eb4:	08003c33 	.word	0x08003c33

08003eb8 <_printf_common>:
 8003eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ebc:	4616      	mov	r6, r2
 8003ebe:	4699      	mov	r9, r3
 8003ec0:	688a      	ldr	r2, [r1, #8]
 8003ec2:	690b      	ldr	r3, [r1, #16]
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	bfb8      	it	lt
 8003eca:	4613      	movlt	r3, r2
 8003ecc:	6033      	str	r3, [r6, #0]
 8003ece:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ed2:	460c      	mov	r4, r1
 8003ed4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ed8:	b10a      	cbz	r2, 8003ede <_printf_common+0x26>
 8003eda:	3301      	adds	r3, #1
 8003edc:	6033      	str	r3, [r6, #0]
 8003ede:	6823      	ldr	r3, [r4, #0]
 8003ee0:	0699      	lsls	r1, r3, #26
 8003ee2:	bf42      	ittt	mi
 8003ee4:	6833      	ldrmi	r3, [r6, #0]
 8003ee6:	3302      	addmi	r3, #2
 8003ee8:	6033      	strmi	r3, [r6, #0]
 8003eea:	6825      	ldr	r5, [r4, #0]
 8003eec:	f015 0506 	ands.w	r5, r5, #6
 8003ef0:	d106      	bne.n	8003f00 <_printf_common+0x48>
 8003ef2:	f104 0a19 	add.w	sl, r4, #25
 8003ef6:	68e3      	ldr	r3, [r4, #12]
 8003ef8:	6832      	ldr	r2, [r6, #0]
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	42ab      	cmp	r3, r5
 8003efe:	dc28      	bgt.n	8003f52 <_printf_common+0x9a>
 8003f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f04:	1e13      	subs	r3, r2, #0
 8003f06:	6822      	ldr	r2, [r4, #0]
 8003f08:	bf18      	it	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	0692      	lsls	r2, r2, #26
 8003f0e:	d42d      	bmi.n	8003f6c <_printf_common+0xb4>
 8003f10:	4649      	mov	r1, r9
 8003f12:	4638      	mov	r0, r7
 8003f14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f18:	47c0      	blx	r8
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d020      	beq.n	8003f60 <_printf_common+0xa8>
 8003f1e:	6823      	ldr	r3, [r4, #0]
 8003f20:	68e5      	ldr	r5, [r4, #12]
 8003f22:	f003 0306 	and.w	r3, r3, #6
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	bf18      	it	ne
 8003f2a:	2500      	movne	r5, #0
 8003f2c:	6832      	ldr	r2, [r6, #0]
 8003f2e:	f04f 0600 	mov.w	r6, #0
 8003f32:	68a3      	ldr	r3, [r4, #8]
 8003f34:	bf08      	it	eq
 8003f36:	1aad      	subeq	r5, r5, r2
 8003f38:	6922      	ldr	r2, [r4, #16]
 8003f3a:	bf08      	it	eq
 8003f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f40:	4293      	cmp	r3, r2
 8003f42:	bfc4      	itt	gt
 8003f44:	1a9b      	subgt	r3, r3, r2
 8003f46:	18ed      	addgt	r5, r5, r3
 8003f48:	341a      	adds	r4, #26
 8003f4a:	42b5      	cmp	r5, r6
 8003f4c:	d11a      	bne.n	8003f84 <_printf_common+0xcc>
 8003f4e:	2000      	movs	r0, #0
 8003f50:	e008      	b.n	8003f64 <_printf_common+0xac>
 8003f52:	2301      	movs	r3, #1
 8003f54:	4652      	mov	r2, sl
 8003f56:	4649      	mov	r1, r9
 8003f58:	4638      	mov	r0, r7
 8003f5a:	47c0      	blx	r8
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	d103      	bne.n	8003f68 <_printf_common+0xb0>
 8003f60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f68:	3501      	adds	r5, #1
 8003f6a:	e7c4      	b.n	8003ef6 <_printf_common+0x3e>
 8003f6c:	2030      	movs	r0, #48	; 0x30
 8003f6e:	18e1      	adds	r1, r4, r3
 8003f70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f7a:	4422      	add	r2, r4
 8003f7c:	3302      	adds	r3, #2
 8003f7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f82:	e7c5      	b.n	8003f10 <_printf_common+0x58>
 8003f84:	2301      	movs	r3, #1
 8003f86:	4622      	mov	r2, r4
 8003f88:	4649      	mov	r1, r9
 8003f8a:	4638      	mov	r0, r7
 8003f8c:	47c0      	blx	r8
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d0e6      	beq.n	8003f60 <_printf_common+0xa8>
 8003f92:	3601      	adds	r6, #1
 8003f94:	e7d9      	b.n	8003f4a <_printf_common+0x92>
	...

08003f98 <_printf_i>:
 8003f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f9c:	7e0f      	ldrb	r7, [r1, #24]
 8003f9e:	4691      	mov	r9, r2
 8003fa0:	2f78      	cmp	r7, #120	; 0x78
 8003fa2:	4680      	mov	r8, r0
 8003fa4:	460c      	mov	r4, r1
 8003fa6:	469a      	mov	sl, r3
 8003fa8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003faa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003fae:	d807      	bhi.n	8003fc0 <_printf_i+0x28>
 8003fb0:	2f62      	cmp	r7, #98	; 0x62
 8003fb2:	d80a      	bhi.n	8003fca <_printf_i+0x32>
 8003fb4:	2f00      	cmp	r7, #0
 8003fb6:	f000 80d9 	beq.w	800416c <_printf_i+0x1d4>
 8003fba:	2f58      	cmp	r7, #88	; 0x58
 8003fbc:	f000 80a4 	beq.w	8004108 <_printf_i+0x170>
 8003fc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003fc8:	e03a      	b.n	8004040 <_printf_i+0xa8>
 8003fca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003fce:	2b15      	cmp	r3, #21
 8003fd0:	d8f6      	bhi.n	8003fc0 <_printf_i+0x28>
 8003fd2:	a101      	add	r1, pc, #4	; (adr r1, 8003fd8 <_printf_i+0x40>)
 8003fd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fd8:	08004031 	.word	0x08004031
 8003fdc:	08004045 	.word	0x08004045
 8003fe0:	08003fc1 	.word	0x08003fc1
 8003fe4:	08003fc1 	.word	0x08003fc1
 8003fe8:	08003fc1 	.word	0x08003fc1
 8003fec:	08003fc1 	.word	0x08003fc1
 8003ff0:	08004045 	.word	0x08004045
 8003ff4:	08003fc1 	.word	0x08003fc1
 8003ff8:	08003fc1 	.word	0x08003fc1
 8003ffc:	08003fc1 	.word	0x08003fc1
 8004000:	08003fc1 	.word	0x08003fc1
 8004004:	08004153 	.word	0x08004153
 8004008:	08004075 	.word	0x08004075
 800400c:	08004135 	.word	0x08004135
 8004010:	08003fc1 	.word	0x08003fc1
 8004014:	08003fc1 	.word	0x08003fc1
 8004018:	08004175 	.word	0x08004175
 800401c:	08003fc1 	.word	0x08003fc1
 8004020:	08004075 	.word	0x08004075
 8004024:	08003fc1 	.word	0x08003fc1
 8004028:	08003fc1 	.word	0x08003fc1
 800402c:	0800413d 	.word	0x0800413d
 8004030:	682b      	ldr	r3, [r5, #0]
 8004032:	1d1a      	adds	r2, r3, #4
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	602a      	str	r2, [r5, #0]
 8004038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800403c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004040:	2301      	movs	r3, #1
 8004042:	e0a4      	b.n	800418e <_printf_i+0x1f6>
 8004044:	6820      	ldr	r0, [r4, #0]
 8004046:	6829      	ldr	r1, [r5, #0]
 8004048:	0606      	lsls	r6, r0, #24
 800404a:	f101 0304 	add.w	r3, r1, #4
 800404e:	d50a      	bpl.n	8004066 <_printf_i+0xce>
 8004050:	680e      	ldr	r6, [r1, #0]
 8004052:	602b      	str	r3, [r5, #0]
 8004054:	2e00      	cmp	r6, #0
 8004056:	da03      	bge.n	8004060 <_printf_i+0xc8>
 8004058:	232d      	movs	r3, #45	; 0x2d
 800405a:	4276      	negs	r6, r6
 800405c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004060:	230a      	movs	r3, #10
 8004062:	485e      	ldr	r0, [pc, #376]	; (80041dc <_printf_i+0x244>)
 8004064:	e019      	b.n	800409a <_printf_i+0x102>
 8004066:	680e      	ldr	r6, [r1, #0]
 8004068:	f010 0f40 	tst.w	r0, #64	; 0x40
 800406c:	602b      	str	r3, [r5, #0]
 800406e:	bf18      	it	ne
 8004070:	b236      	sxthne	r6, r6
 8004072:	e7ef      	b.n	8004054 <_printf_i+0xbc>
 8004074:	682b      	ldr	r3, [r5, #0]
 8004076:	6820      	ldr	r0, [r4, #0]
 8004078:	1d19      	adds	r1, r3, #4
 800407a:	6029      	str	r1, [r5, #0]
 800407c:	0601      	lsls	r1, r0, #24
 800407e:	d501      	bpl.n	8004084 <_printf_i+0xec>
 8004080:	681e      	ldr	r6, [r3, #0]
 8004082:	e002      	b.n	800408a <_printf_i+0xf2>
 8004084:	0646      	lsls	r6, r0, #25
 8004086:	d5fb      	bpl.n	8004080 <_printf_i+0xe8>
 8004088:	881e      	ldrh	r6, [r3, #0]
 800408a:	2f6f      	cmp	r7, #111	; 0x6f
 800408c:	bf0c      	ite	eq
 800408e:	2308      	moveq	r3, #8
 8004090:	230a      	movne	r3, #10
 8004092:	4852      	ldr	r0, [pc, #328]	; (80041dc <_printf_i+0x244>)
 8004094:	2100      	movs	r1, #0
 8004096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800409a:	6865      	ldr	r5, [r4, #4]
 800409c:	2d00      	cmp	r5, #0
 800409e:	bfa8      	it	ge
 80040a0:	6821      	ldrge	r1, [r4, #0]
 80040a2:	60a5      	str	r5, [r4, #8]
 80040a4:	bfa4      	itt	ge
 80040a6:	f021 0104 	bicge.w	r1, r1, #4
 80040aa:	6021      	strge	r1, [r4, #0]
 80040ac:	b90e      	cbnz	r6, 80040b2 <_printf_i+0x11a>
 80040ae:	2d00      	cmp	r5, #0
 80040b0:	d04d      	beq.n	800414e <_printf_i+0x1b6>
 80040b2:	4615      	mov	r5, r2
 80040b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80040b8:	fb03 6711 	mls	r7, r3, r1, r6
 80040bc:	5dc7      	ldrb	r7, [r0, r7]
 80040be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80040c2:	4637      	mov	r7, r6
 80040c4:	42bb      	cmp	r3, r7
 80040c6:	460e      	mov	r6, r1
 80040c8:	d9f4      	bls.n	80040b4 <_printf_i+0x11c>
 80040ca:	2b08      	cmp	r3, #8
 80040cc:	d10b      	bne.n	80040e6 <_printf_i+0x14e>
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	07de      	lsls	r6, r3, #31
 80040d2:	d508      	bpl.n	80040e6 <_printf_i+0x14e>
 80040d4:	6923      	ldr	r3, [r4, #16]
 80040d6:	6861      	ldr	r1, [r4, #4]
 80040d8:	4299      	cmp	r1, r3
 80040da:	bfde      	ittt	le
 80040dc:	2330      	movle	r3, #48	; 0x30
 80040de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80040e2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80040e6:	1b52      	subs	r2, r2, r5
 80040e8:	6122      	str	r2, [r4, #16]
 80040ea:	464b      	mov	r3, r9
 80040ec:	4621      	mov	r1, r4
 80040ee:	4640      	mov	r0, r8
 80040f0:	f8cd a000 	str.w	sl, [sp]
 80040f4:	aa03      	add	r2, sp, #12
 80040f6:	f7ff fedf 	bl	8003eb8 <_printf_common>
 80040fa:	3001      	adds	r0, #1
 80040fc:	d14c      	bne.n	8004198 <_printf_i+0x200>
 80040fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004102:	b004      	add	sp, #16
 8004104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004108:	4834      	ldr	r0, [pc, #208]	; (80041dc <_printf_i+0x244>)
 800410a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800410e:	6829      	ldr	r1, [r5, #0]
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	f851 6b04 	ldr.w	r6, [r1], #4
 8004116:	6029      	str	r1, [r5, #0]
 8004118:	061d      	lsls	r5, r3, #24
 800411a:	d514      	bpl.n	8004146 <_printf_i+0x1ae>
 800411c:	07df      	lsls	r7, r3, #31
 800411e:	bf44      	itt	mi
 8004120:	f043 0320 	orrmi.w	r3, r3, #32
 8004124:	6023      	strmi	r3, [r4, #0]
 8004126:	b91e      	cbnz	r6, 8004130 <_printf_i+0x198>
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	f023 0320 	bic.w	r3, r3, #32
 800412e:	6023      	str	r3, [r4, #0]
 8004130:	2310      	movs	r3, #16
 8004132:	e7af      	b.n	8004094 <_printf_i+0xfc>
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	f043 0320 	orr.w	r3, r3, #32
 800413a:	6023      	str	r3, [r4, #0]
 800413c:	2378      	movs	r3, #120	; 0x78
 800413e:	4828      	ldr	r0, [pc, #160]	; (80041e0 <_printf_i+0x248>)
 8004140:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004144:	e7e3      	b.n	800410e <_printf_i+0x176>
 8004146:	0659      	lsls	r1, r3, #25
 8004148:	bf48      	it	mi
 800414a:	b2b6      	uxthmi	r6, r6
 800414c:	e7e6      	b.n	800411c <_printf_i+0x184>
 800414e:	4615      	mov	r5, r2
 8004150:	e7bb      	b.n	80040ca <_printf_i+0x132>
 8004152:	682b      	ldr	r3, [r5, #0]
 8004154:	6826      	ldr	r6, [r4, #0]
 8004156:	1d18      	adds	r0, r3, #4
 8004158:	6961      	ldr	r1, [r4, #20]
 800415a:	6028      	str	r0, [r5, #0]
 800415c:	0635      	lsls	r5, r6, #24
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	d501      	bpl.n	8004166 <_printf_i+0x1ce>
 8004162:	6019      	str	r1, [r3, #0]
 8004164:	e002      	b.n	800416c <_printf_i+0x1d4>
 8004166:	0670      	lsls	r0, r6, #25
 8004168:	d5fb      	bpl.n	8004162 <_printf_i+0x1ca>
 800416a:	8019      	strh	r1, [r3, #0]
 800416c:	2300      	movs	r3, #0
 800416e:	4615      	mov	r5, r2
 8004170:	6123      	str	r3, [r4, #16]
 8004172:	e7ba      	b.n	80040ea <_printf_i+0x152>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	2100      	movs	r1, #0
 8004178:	1d1a      	adds	r2, r3, #4
 800417a:	602a      	str	r2, [r5, #0]
 800417c:	681d      	ldr	r5, [r3, #0]
 800417e:	6862      	ldr	r2, [r4, #4]
 8004180:	4628      	mov	r0, r5
 8004182:	f000 fb23 	bl	80047cc <memchr>
 8004186:	b108      	cbz	r0, 800418c <_printf_i+0x1f4>
 8004188:	1b40      	subs	r0, r0, r5
 800418a:	6060      	str	r0, [r4, #4]
 800418c:	6863      	ldr	r3, [r4, #4]
 800418e:	6123      	str	r3, [r4, #16]
 8004190:	2300      	movs	r3, #0
 8004192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004196:	e7a8      	b.n	80040ea <_printf_i+0x152>
 8004198:	462a      	mov	r2, r5
 800419a:	4649      	mov	r1, r9
 800419c:	4640      	mov	r0, r8
 800419e:	6923      	ldr	r3, [r4, #16]
 80041a0:	47d0      	blx	sl
 80041a2:	3001      	adds	r0, #1
 80041a4:	d0ab      	beq.n	80040fe <_printf_i+0x166>
 80041a6:	6823      	ldr	r3, [r4, #0]
 80041a8:	079b      	lsls	r3, r3, #30
 80041aa:	d413      	bmi.n	80041d4 <_printf_i+0x23c>
 80041ac:	68e0      	ldr	r0, [r4, #12]
 80041ae:	9b03      	ldr	r3, [sp, #12]
 80041b0:	4298      	cmp	r0, r3
 80041b2:	bfb8      	it	lt
 80041b4:	4618      	movlt	r0, r3
 80041b6:	e7a4      	b.n	8004102 <_printf_i+0x16a>
 80041b8:	2301      	movs	r3, #1
 80041ba:	4632      	mov	r2, r6
 80041bc:	4649      	mov	r1, r9
 80041be:	4640      	mov	r0, r8
 80041c0:	47d0      	blx	sl
 80041c2:	3001      	adds	r0, #1
 80041c4:	d09b      	beq.n	80040fe <_printf_i+0x166>
 80041c6:	3501      	adds	r5, #1
 80041c8:	68e3      	ldr	r3, [r4, #12]
 80041ca:	9903      	ldr	r1, [sp, #12]
 80041cc:	1a5b      	subs	r3, r3, r1
 80041ce:	42ab      	cmp	r3, r5
 80041d0:	dcf2      	bgt.n	80041b8 <_printf_i+0x220>
 80041d2:	e7eb      	b.n	80041ac <_printf_i+0x214>
 80041d4:	2500      	movs	r5, #0
 80041d6:	f104 0619 	add.w	r6, r4, #25
 80041da:	e7f5      	b.n	80041c8 <_printf_i+0x230>
 80041dc:	08004ae9 	.word	0x08004ae9
 80041e0:	08004afa 	.word	0x08004afa

080041e4 <_sbrk_r>:
 80041e4:	b538      	push	{r3, r4, r5, lr}
 80041e6:	2300      	movs	r3, #0
 80041e8:	4d05      	ldr	r5, [pc, #20]	; (8004200 <_sbrk_r+0x1c>)
 80041ea:	4604      	mov	r4, r0
 80041ec:	4608      	mov	r0, r1
 80041ee:	602b      	str	r3, [r5, #0]
 80041f0:	f7fd fab8 	bl	8001764 <_sbrk>
 80041f4:	1c43      	adds	r3, r0, #1
 80041f6:	d102      	bne.n	80041fe <_sbrk_r+0x1a>
 80041f8:	682b      	ldr	r3, [r5, #0]
 80041fa:	b103      	cbz	r3, 80041fe <_sbrk_r+0x1a>
 80041fc:	6023      	str	r3, [r4, #0]
 80041fe:	bd38      	pop	{r3, r4, r5, pc}
 8004200:	20001114 	.word	0x20001114

08004204 <__swbuf_r>:
 8004204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004206:	460e      	mov	r6, r1
 8004208:	4614      	mov	r4, r2
 800420a:	4605      	mov	r5, r0
 800420c:	b118      	cbz	r0, 8004216 <__swbuf_r+0x12>
 800420e:	6983      	ldr	r3, [r0, #24]
 8004210:	b90b      	cbnz	r3, 8004216 <__swbuf_r+0x12>
 8004212:	f000 f9d5 	bl	80045c0 <__sinit>
 8004216:	4b21      	ldr	r3, [pc, #132]	; (800429c <__swbuf_r+0x98>)
 8004218:	429c      	cmp	r4, r3
 800421a:	d12b      	bne.n	8004274 <__swbuf_r+0x70>
 800421c:	686c      	ldr	r4, [r5, #4]
 800421e:	69a3      	ldr	r3, [r4, #24]
 8004220:	60a3      	str	r3, [r4, #8]
 8004222:	89a3      	ldrh	r3, [r4, #12]
 8004224:	071a      	lsls	r2, r3, #28
 8004226:	d52f      	bpl.n	8004288 <__swbuf_r+0x84>
 8004228:	6923      	ldr	r3, [r4, #16]
 800422a:	b36b      	cbz	r3, 8004288 <__swbuf_r+0x84>
 800422c:	6923      	ldr	r3, [r4, #16]
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	b2f6      	uxtb	r6, r6
 8004232:	1ac0      	subs	r0, r0, r3
 8004234:	6963      	ldr	r3, [r4, #20]
 8004236:	4637      	mov	r7, r6
 8004238:	4283      	cmp	r3, r0
 800423a:	dc04      	bgt.n	8004246 <__swbuf_r+0x42>
 800423c:	4621      	mov	r1, r4
 800423e:	4628      	mov	r0, r5
 8004240:	f000 f92a 	bl	8004498 <_fflush_r>
 8004244:	bb30      	cbnz	r0, 8004294 <__swbuf_r+0x90>
 8004246:	68a3      	ldr	r3, [r4, #8]
 8004248:	3001      	adds	r0, #1
 800424a:	3b01      	subs	r3, #1
 800424c:	60a3      	str	r3, [r4, #8]
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	6022      	str	r2, [r4, #0]
 8004254:	701e      	strb	r6, [r3, #0]
 8004256:	6963      	ldr	r3, [r4, #20]
 8004258:	4283      	cmp	r3, r0
 800425a:	d004      	beq.n	8004266 <__swbuf_r+0x62>
 800425c:	89a3      	ldrh	r3, [r4, #12]
 800425e:	07db      	lsls	r3, r3, #31
 8004260:	d506      	bpl.n	8004270 <__swbuf_r+0x6c>
 8004262:	2e0a      	cmp	r6, #10
 8004264:	d104      	bne.n	8004270 <__swbuf_r+0x6c>
 8004266:	4621      	mov	r1, r4
 8004268:	4628      	mov	r0, r5
 800426a:	f000 f915 	bl	8004498 <_fflush_r>
 800426e:	b988      	cbnz	r0, 8004294 <__swbuf_r+0x90>
 8004270:	4638      	mov	r0, r7
 8004272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004274:	4b0a      	ldr	r3, [pc, #40]	; (80042a0 <__swbuf_r+0x9c>)
 8004276:	429c      	cmp	r4, r3
 8004278:	d101      	bne.n	800427e <__swbuf_r+0x7a>
 800427a:	68ac      	ldr	r4, [r5, #8]
 800427c:	e7cf      	b.n	800421e <__swbuf_r+0x1a>
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <__swbuf_r+0xa0>)
 8004280:	429c      	cmp	r4, r3
 8004282:	bf08      	it	eq
 8004284:	68ec      	ldreq	r4, [r5, #12]
 8004286:	e7ca      	b.n	800421e <__swbuf_r+0x1a>
 8004288:	4621      	mov	r1, r4
 800428a:	4628      	mov	r0, r5
 800428c:	f000 f80c 	bl	80042a8 <__swsetup_r>
 8004290:	2800      	cmp	r0, #0
 8004292:	d0cb      	beq.n	800422c <__swbuf_r+0x28>
 8004294:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004298:	e7ea      	b.n	8004270 <__swbuf_r+0x6c>
 800429a:	bf00      	nop
 800429c:	08004b2c 	.word	0x08004b2c
 80042a0:	08004b4c 	.word	0x08004b4c
 80042a4:	08004b0c 	.word	0x08004b0c

080042a8 <__swsetup_r>:
 80042a8:	4b32      	ldr	r3, [pc, #200]	; (8004374 <__swsetup_r+0xcc>)
 80042aa:	b570      	push	{r4, r5, r6, lr}
 80042ac:	681d      	ldr	r5, [r3, #0]
 80042ae:	4606      	mov	r6, r0
 80042b0:	460c      	mov	r4, r1
 80042b2:	b125      	cbz	r5, 80042be <__swsetup_r+0x16>
 80042b4:	69ab      	ldr	r3, [r5, #24]
 80042b6:	b913      	cbnz	r3, 80042be <__swsetup_r+0x16>
 80042b8:	4628      	mov	r0, r5
 80042ba:	f000 f981 	bl	80045c0 <__sinit>
 80042be:	4b2e      	ldr	r3, [pc, #184]	; (8004378 <__swsetup_r+0xd0>)
 80042c0:	429c      	cmp	r4, r3
 80042c2:	d10f      	bne.n	80042e4 <__swsetup_r+0x3c>
 80042c4:	686c      	ldr	r4, [r5, #4]
 80042c6:	89a3      	ldrh	r3, [r4, #12]
 80042c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80042cc:	0719      	lsls	r1, r3, #28
 80042ce:	d42c      	bmi.n	800432a <__swsetup_r+0x82>
 80042d0:	06dd      	lsls	r5, r3, #27
 80042d2:	d411      	bmi.n	80042f8 <__swsetup_r+0x50>
 80042d4:	2309      	movs	r3, #9
 80042d6:	6033      	str	r3, [r6, #0]
 80042d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80042dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042e0:	81a3      	strh	r3, [r4, #12]
 80042e2:	e03e      	b.n	8004362 <__swsetup_r+0xba>
 80042e4:	4b25      	ldr	r3, [pc, #148]	; (800437c <__swsetup_r+0xd4>)
 80042e6:	429c      	cmp	r4, r3
 80042e8:	d101      	bne.n	80042ee <__swsetup_r+0x46>
 80042ea:	68ac      	ldr	r4, [r5, #8]
 80042ec:	e7eb      	b.n	80042c6 <__swsetup_r+0x1e>
 80042ee:	4b24      	ldr	r3, [pc, #144]	; (8004380 <__swsetup_r+0xd8>)
 80042f0:	429c      	cmp	r4, r3
 80042f2:	bf08      	it	eq
 80042f4:	68ec      	ldreq	r4, [r5, #12]
 80042f6:	e7e6      	b.n	80042c6 <__swsetup_r+0x1e>
 80042f8:	0758      	lsls	r0, r3, #29
 80042fa:	d512      	bpl.n	8004322 <__swsetup_r+0x7a>
 80042fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042fe:	b141      	cbz	r1, 8004312 <__swsetup_r+0x6a>
 8004300:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004304:	4299      	cmp	r1, r3
 8004306:	d002      	beq.n	800430e <__swsetup_r+0x66>
 8004308:	4630      	mov	r0, r6
 800430a:	f7ff fba1 	bl	8003a50 <_free_r>
 800430e:	2300      	movs	r3, #0
 8004310:	6363      	str	r3, [r4, #52]	; 0x34
 8004312:	89a3      	ldrh	r3, [r4, #12]
 8004314:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004318:	81a3      	strh	r3, [r4, #12]
 800431a:	2300      	movs	r3, #0
 800431c:	6063      	str	r3, [r4, #4]
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	6023      	str	r3, [r4, #0]
 8004322:	89a3      	ldrh	r3, [r4, #12]
 8004324:	f043 0308 	orr.w	r3, r3, #8
 8004328:	81a3      	strh	r3, [r4, #12]
 800432a:	6923      	ldr	r3, [r4, #16]
 800432c:	b94b      	cbnz	r3, 8004342 <__swsetup_r+0x9a>
 800432e:	89a3      	ldrh	r3, [r4, #12]
 8004330:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004334:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004338:	d003      	beq.n	8004342 <__swsetup_r+0x9a>
 800433a:	4621      	mov	r1, r4
 800433c:	4630      	mov	r0, r6
 800433e:	f000 fa05 	bl	800474c <__smakebuf_r>
 8004342:	89a0      	ldrh	r0, [r4, #12]
 8004344:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004348:	f010 0301 	ands.w	r3, r0, #1
 800434c:	d00a      	beq.n	8004364 <__swsetup_r+0xbc>
 800434e:	2300      	movs	r3, #0
 8004350:	60a3      	str	r3, [r4, #8]
 8004352:	6963      	ldr	r3, [r4, #20]
 8004354:	425b      	negs	r3, r3
 8004356:	61a3      	str	r3, [r4, #24]
 8004358:	6923      	ldr	r3, [r4, #16]
 800435a:	b943      	cbnz	r3, 800436e <__swsetup_r+0xc6>
 800435c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004360:	d1ba      	bne.n	80042d8 <__swsetup_r+0x30>
 8004362:	bd70      	pop	{r4, r5, r6, pc}
 8004364:	0781      	lsls	r1, r0, #30
 8004366:	bf58      	it	pl
 8004368:	6963      	ldrpl	r3, [r4, #20]
 800436a:	60a3      	str	r3, [r4, #8]
 800436c:	e7f4      	b.n	8004358 <__swsetup_r+0xb0>
 800436e:	2000      	movs	r0, #0
 8004370:	e7f7      	b.n	8004362 <__swsetup_r+0xba>
 8004372:	bf00      	nop
 8004374:	200007f4 	.word	0x200007f4
 8004378:	08004b2c 	.word	0x08004b2c
 800437c:	08004b4c 	.word	0x08004b4c
 8004380:	08004b0c 	.word	0x08004b0c

08004384 <abort>:
 8004384:	2006      	movs	r0, #6
 8004386:	b508      	push	{r3, lr}
 8004388:	f000 fa62 	bl	8004850 <raise>
 800438c:	2001      	movs	r0, #1
 800438e:	f7fd f976 	bl	800167e <_exit>
	...

08004394 <__sflush_r>:
 8004394:	898a      	ldrh	r2, [r1, #12]
 8004396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004398:	4605      	mov	r5, r0
 800439a:	0710      	lsls	r0, r2, #28
 800439c:	460c      	mov	r4, r1
 800439e:	d457      	bmi.n	8004450 <__sflush_r+0xbc>
 80043a0:	684b      	ldr	r3, [r1, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	dc04      	bgt.n	80043b0 <__sflush_r+0x1c>
 80043a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	dc01      	bgt.n	80043b0 <__sflush_r+0x1c>
 80043ac:	2000      	movs	r0, #0
 80043ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043b2:	2e00      	cmp	r6, #0
 80043b4:	d0fa      	beq.n	80043ac <__sflush_r+0x18>
 80043b6:	2300      	movs	r3, #0
 80043b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043bc:	682f      	ldr	r7, [r5, #0]
 80043be:	602b      	str	r3, [r5, #0]
 80043c0:	d032      	beq.n	8004428 <__sflush_r+0x94>
 80043c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043c4:	89a3      	ldrh	r3, [r4, #12]
 80043c6:	075a      	lsls	r2, r3, #29
 80043c8:	d505      	bpl.n	80043d6 <__sflush_r+0x42>
 80043ca:	6863      	ldr	r3, [r4, #4]
 80043cc:	1ac0      	subs	r0, r0, r3
 80043ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043d0:	b10b      	cbz	r3, 80043d6 <__sflush_r+0x42>
 80043d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043d4:	1ac0      	subs	r0, r0, r3
 80043d6:	2300      	movs	r3, #0
 80043d8:	4602      	mov	r2, r0
 80043da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043dc:	4628      	mov	r0, r5
 80043de:	6a21      	ldr	r1, [r4, #32]
 80043e0:	47b0      	blx	r6
 80043e2:	1c43      	adds	r3, r0, #1
 80043e4:	89a3      	ldrh	r3, [r4, #12]
 80043e6:	d106      	bne.n	80043f6 <__sflush_r+0x62>
 80043e8:	6829      	ldr	r1, [r5, #0]
 80043ea:	291d      	cmp	r1, #29
 80043ec:	d82c      	bhi.n	8004448 <__sflush_r+0xb4>
 80043ee:	4a29      	ldr	r2, [pc, #164]	; (8004494 <__sflush_r+0x100>)
 80043f0:	40ca      	lsrs	r2, r1
 80043f2:	07d6      	lsls	r6, r2, #31
 80043f4:	d528      	bpl.n	8004448 <__sflush_r+0xb4>
 80043f6:	2200      	movs	r2, #0
 80043f8:	6062      	str	r2, [r4, #4]
 80043fa:	6922      	ldr	r2, [r4, #16]
 80043fc:	04d9      	lsls	r1, r3, #19
 80043fe:	6022      	str	r2, [r4, #0]
 8004400:	d504      	bpl.n	800440c <__sflush_r+0x78>
 8004402:	1c42      	adds	r2, r0, #1
 8004404:	d101      	bne.n	800440a <__sflush_r+0x76>
 8004406:	682b      	ldr	r3, [r5, #0]
 8004408:	b903      	cbnz	r3, 800440c <__sflush_r+0x78>
 800440a:	6560      	str	r0, [r4, #84]	; 0x54
 800440c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800440e:	602f      	str	r7, [r5, #0]
 8004410:	2900      	cmp	r1, #0
 8004412:	d0cb      	beq.n	80043ac <__sflush_r+0x18>
 8004414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004418:	4299      	cmp	r1, r3
 800441a:	d002      	beq.n	8004422 <__sflush_r+0x8e>
 800441c:	4628      	mov	r0, r5
 800441e:	f7ff fb17 	bl	8003a50 <_free_r>
 8004422:	2000      	movs	r0, #0
 8004424:	6360      	str	r0, [r4, #52]	; 0x34
 8004426:	e7c2      	b.n	80043ae <__sflush_r+0x1a>
 8004428:	6a21      	ldr	r1, [r4, #32]
 800442a:	2301      	movs	r3, #1
 800442c:	4628      	mov	r0, r5
 800442e:	47b0      	blx	r6
 8004430:	1c41      	adds	r1, r0, #1
 8004432:	d1c7      	bne.n	80043c4 <__sflush_r+0x30>
 8004434:	682b      	ldr	r3, [r5, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0c4      	beq.n	80043c4 <__sflush_r+0x30>
 800443a:	2b1d      	cmp	r3, #29
 800443c:	d001      	beq.n	8004442 <__sflush_r+0xae>
 800443e:	2b16      	cmp	r3, #22
 8004440:	d101      	bne.n	8004446 <__sflush_r+0xb2>
 8004442:	602f      	str	r7, [r5, #0]
 8004444:	e7b2      	b.n	80043ac <__sflush_r+0x18>
 8004446:	89a3      	ldrh	r3, [r4, #12]
 8004448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800444c:	81a3      	strh	r3, [r4, #12]
 800444e:	e7ae      	b.n	80043ae <__sflush_r+0x1a>
 8004450:	690f      	ldr	r7, [r1, #16]
 8004452:	2f00      	cmp	r7, #0
 8004454:	d0aa      	beq.n	80043ac <__sflush_r+0x18>
 8004456:	0793      	lsls	r3, r2, #30
 8004458:	bf18      	it	ne
 800445a:	2300      	movne	r3, #0
 800445c:	680e      	ldr	r6, [r1, #0]
 800445e:	bf08      	it	eq
 8004460:	694b      	ldreq	r3, [r1, #20]
 8004462:	1bf6      	subs	r6, r6, r7
 8004464:	600f      	str	r7, [r1, #0]
 8004466:	608b      	str	r3, [r1, #8]
 8004468:	2e00      	cmp	r6, #0
 800446a:	dd9f      	ble.n	80043ac <__sflush_r+0x18>
 800446c:	4633      	mov	r3, r6
 800446e:	463a      	mov	r2, r7
 8004470:	4628      	mov	r0, r5
 8004472:	6a21      	ldr	r1, [r4, #32]
 8004474:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004478:	47e0      	blx	ip
 800447a:	2800      	cmp	r0, #0
 800447c:	dc06      	bgt.n	800448c <__sflush_r+0xf8>
 800447e:	89a3      	ldrh	r3, [r4, #12]
 8004480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004488:	81a3      	strh	r3, [r4, #12]
 800448a:	e790      	b.n	80043ae <__sflush_r+0x1a>
 800448c:	4407      	add	r7, r0
 800448e:	1a36      	subs	r6, r6, r0
 8004490:	e7ea      	b.n	8004468 <__sflush_r+0xd4>
 8004492:	bf00      	nop
 8004494:	20400001 	.word	0x20400001

08004498 <_fflush_r>:
 8004498:	b538      	push	{r3, r4, r5, lr}
 800449a:	690b      	ldr	r3, [r1, #16]
 800449c:	4605      	mov	r5, r0
 800449e:	460c      	mov	r4, r1
 80044a0:	b913      	cbnz	r3, 80044a8 <_fflush_r+0x10>
 80044a2:	2500      	movs	r5, #0
 80044a4:	4628      	mov	r0, r5
 80044a6:	bd38      	pop	{r3, r4, r5, pc}
 80044a8:	b118      	cbz	r0, 80044b2 <_fflush_r+0x1a>
 80044aa:	6983      	ldr	r3, [r0, #24]
 80044ac:	b90b      	cbnz	r3, 80044b2 <_fflush_r+0x1a>
 80044ae:	f000 f887 	bl	80045c0 <__sinit>
 80044b2:	4b14      	ldr	r3, [pc, #80]	; (8004504 <_fflush_r+0x6c>)
 80044b4:	429c      	cmp	r4, r3
 80044b6:	d11b      	bne.n	80044f0 <_fflush_r+0x58>
 80044b8:	686c      	ldr	r4, [r5, #4]
 80044ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0ef      	beq.n	80044a2 <_fflush_r+0xa>
 80044c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80044c4:	07d0      	lsls	r0, r2, #31
 80044c6:	d404      	bmi.n	80044d2 <_fflush_r+0x3a>
 80044c8:	0599      	lsls	r1, r3, #22
 80044ca:	d402      	bmi.n	80044d2 <_fflush_r+0x3a>
 80044cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044ce:	f000 f915 	bl	80046fc <__retarget_lock_acquire_recursive>
 80044d2:	4628      	mov	r0, r5
 80044d4:	4621      	mov	r1, r4
 80044d6:	f7ff ff5d 	bl	8004394 <__sflush_r>
 80044da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044dc:	4605      	mov	r5, r0
 80044de:	07da      	lsls	r2, r3, #31
 80044e0:	d4e0      	bmi.n	80044a4 <_fflush_r+0xc>
 80044e2:	89a3      	ldrh	r3, [r4, #12]
 80044e4:	059b      	lsls	r3, r3, #22
 80044e6:	d4dd      	bmi.n	80044a4 <_fflush_r+0xc>
 80044e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044ea:	f000 f908 	bl	80046fe <__retarget_lock_release_recursive>
 80044ee:	e7d9      	b.n	80044a4 <_fflush_r+0xc>
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <_fflush_r+0x70>)
 80044f2:	429c      	cmp	r4, r3
 80044f4:	d101      	bne.n	80044fa <_fflush_r+0x62>
 80044f6:	68ac      	ldr	r4, [r5, #8]
 80044f8:	e7df      	b.n	80044ba <_fflush_r+0x22>
 80044fa:	4b04      	ldr	r3, [pc, #16]	; (800450c <_fflush_r+0x74>)
 80044fc:	429c      	cmp	r4, r3
 80044fe:	bf08      	it	eq
 8004500:	68ec      	ldreq	r4, [r5, #12]
 8004502:	e7da      	b.n	80044ba <_fflush_r+0x22>
 8004504:	08004b2c 	.word	0x08004b2c
 8004508:	08004b4c 	.word	0x08004b4c
 800450c:	08004b0c 	.word	0x08004b0c

08004510 <std>:
 8004510:	2300      	movs	r3, #0
 8004512:	b510      	push	{r4, lr}
 8004514:	4604      	mov	r4, r0
 8004516:	e9c0 3300 	strd	r3, r3, [r0]
 800451a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800451e:	6083      	str	r3, [r0, #8]
 8004520:	8181      	strh	r1, [r0, #12]
 8004522:	6643      	str	r3, [r0, #100]	; 0x64
 8004524:	81c2      	strh	r2, [r0, #14]
 8004526:	6183      	str	r3, [r0, #24]
 8004528:	4619      	mov	r1, r3
 800452a:	2208      	movs	r2, #8
 800452c:	305c      	adds	r0, #92	; 0x5c
 800452e:	f7ff f9eb 	bl	8003908 <memset>
 8004532:	4b05      	ldr	r3, [pc, #20]	; (8004548 <std+0x38>)
 8004534:	6224      	str	r4, [r4, #32]
 8004536:	6263      	str	r3, [r4, #36]	; 0x24
 8004538:	4b04      	ldr	r3, [pc, #16]	; (800454c <std+0x3c>)
 800453a:	62a3      	str	r3, [r4, #40]	; 0x28
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <std+0x40>)
 800453e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004540:	4b04      	ldr	r3, [pc, #16]	; (8004554 <std+0x44>)
 8004542:	6323      	str	r3, [r4, #48]	; 0x30
 8004544:	bd10      	pop	{r4, pc}
 8004546:	bf00      	nop
 8004548:	08004889 	.word	0x08004889
 800454c:	080048ab 	.word	0x080048ab
 8004550:	080048e3 	.word	0x080048e3
 8004554:	08004907 	.word	0x08004907

08004558 <_cleanup_r>:
 8004558:	4901      	ldr	r1, [pc, #4]	; (8004560 <_cleanup_r+0x8>)
 800455a:	f000 b8af 	b.w	80046bc <_fwalk_reent>
 800455e:	bf00      	nop
 8004560:	08004499 	.word	0x08004499

08004564 <__sfmoreglue>:
 8004564:	2268      	movs	r2, #104	; 0x68
 8004566:	b570      	push	{r4, r5, r6, lr}
 8004568:	1e4d      	subs	r5, r1, #1
 800456a:	4355      	muls	r5, r2
 800456c:	460e      	mov	r6, r1
 800456e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004572:	f7ff fad5 	bl	8003b20 <_malloc_r>
 8004576:	4604      	mov	r4, r0
 8004578:	b140      	cbz	r0, 800458c <__sfmoreglue+0x28>
 800457a:	2100      	movs	r1, #0
 800457c:	e9c0 1600 	strd	r1, r6, [r0]
 8004580:	300c      	adds	r0, #12
 8004582:	60a0      	str	r0, [r4, #8]
 8004584:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004588:	f7ff f9be 	bl	8003908 <memset>
 800458c:	4620      	mov	r0, r4
 800458e:	bd70      	pop	{r4, r5, r6, pc}

08004590 <__sfp_lock_acquire>:
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <__sfp_lock_acquire+0x8>)
 8004592:	f000 b8b3 	b.w	80046fc <__retarget_lock_acquire_recursive>
 8004596:	bf00      	nop
 8004598:	20001111 	.word	0x20001111

0800459c <__sfp_lock_release>:
 800459c:	4801      	ldr	r0, [pc, #4]	; (80045a4 <__sfp_lock_release+0x8>)
 800459e:	f000 b8ae 	b.w	80046fe <__retarget_lock_release_recursive>
 80045a2:	bf00      	nop
 80045a4:	20001111 	.word	0x20001111

080045a8 <__sinit_lock_acquire>:
 80045a8:	4801      	ldr	r0, [pc, #4]	; (80045b0 <__sinit_lock_acquire+0x8>)
 80045aa:	f000 b8a7 	b.w	80046fc <__retarget_lock_acquire_recursive>
 80045ae:	bf00      	nop
 80045b0:	20001112 	.word	0x20001112

080045b4 <__sinit_lock_release>:
 80045b4:	4801      	ldr	r0, [pc, #4]	; (80045bc <__sinit_lock_release+0x8>)
 80045b6:	f000 b8a2 	b.w	80046fe <__retarget_lock_release_recursive>
 80045ba:	bf00      	nop
 80045bc:	20001112 	.word	0x20001112

080045c0 <__sinit>:
 80045c0:	b510      	push	{r4, lr}
 80045c2:	4604      	mov	r4, r0
 80045c4:	f7ff fff0 	bl	80045a8 <__sinit_lock_acquire>
 80045c8:	69a3      	ldr	r3, [r4, #24]
 80045ca:	b11b      	cbz	r3, 80045d4 <__sinit+0x14>
 80045cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045d0:	f7ff bff0 	b.w	80045b4 <__sinit_lock_release>
 80045d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80045d8:	6523      	str	r3, [r4, #80]	; 0x50
 80045da:	4b13      	ldr	r3, [pc, #76]	; (8004628 <__sinit+0x68>)
 80045dc:	4a13      	ldr	r2, [pc, #76]	; (800462c <__sinit+0x6c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80045e2:	42a3      	cmp	r3, r4
 80045e4:	bf08      	it	eq
 80045e6:	2301      	moveq	r3, #1
 80045e8:	4620      	mov	r0, r4
 80045ea:	bf08      	it	eq
 80045ec:	61a3      	streq	r3, [r4, #24]
 80045ee:	f000 f81f 	bl	8004630 <__sfp>
 80045f2:	6060      	str	r0, [r4, #4]
 80045f4:	4620      	mov	r0, r4
 80045f6:	f000 f81b 	bl	8004630 <__sfp>
 80045fa:	60a0      	str	r0, [r4, #8]
 80045fc:	4620      	mov	r0, r4
 80045fe:	f000 f817 	bl	8004630 <__sfp>
 8004602:	2200      	movs	r2, #0
 8004604:	2104      	movs	r1, #4
 8004606:	60e0      	str	r0, [r4, #12]
 8004608:	6860      	ldr	r0, [r4, #4]
 800460a:	f7ff ff81 	bl	8004510 <std>
 800460e:	2201      	movs	r2, #1
 8004610:	2109      	movs	r1, #9
 8004612:	68a0      	ldr	r0, [r4, #8]
 8004614:	f7ff ff7c 	bl	8004510 <std>
 8004618:	2202      	movs	r2, #2
 800461a:	2112      	movs	r1, #18
 800461c:	68e0      	ldr	r0, [r4, #12]
 800461e:	f7ff ff77 	bl	8004510 <std>
 8004622:	2301      	movs	r3, #1
 8004624:	61a3      	str	r3, [r4, #24]
 8004626:	e7d1      	b.n	80045cc <__sinit+0xc>
 8004628:	08004a24 	.word	0x08004a24
 800462c:	08004559 	.word	0x08004559

08004630 <__sfp>:
 8004630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004632:	4607      	mov	r7, r0
 8004634:	f7ff ffac 	bl	8004590 <__sfp_lock_acquire>
 8004638:	4b1e      	ldr	r3, [pc, #120]	; (80046b4 <__sfp+0x84>)
 800463a:	681e      	ldr	r6, [r3, #0]
 800463c:	69b3      	ldr	r3, [r6, #24]
 800463e:	b913      	cbnz	r3, 8004646 <__sfp+0x16>
 8004640:	4630      	mov	r0, r6
 8004642:	f7ff ffbd 	bl	80045c0 <__sinit>
 8004646:	3648      	adds	r6, #72	; 0x48
 8004648:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800464c:	3b01      	subs	r3, #1
 800464e:	d503      	bpl.n	8004658 <__sfp+0x28>
 8004650:	6833      	ldr	r3, [r6, #0]
 8004652:	b30b      	cbz	r3, 8004698 <__sfp+0x68>
 8004654:	6836      	ldr	r6, [r6, #0]
 8004656:	e7f7      	b.n	8004648 <__sfp+0x18>
 8004658:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800465c:	b9d5      	cbnz	r5, 8004694 <__sfp+0x64>
 800465e:	4b16      	ldr	r3, [pc, #88]	; (80046b8 <__sfp+0x88>)
 8004660:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004664:	60e3      	str	r3, [r4, #12]
 8004666:	6665      	str	r5, [r4, #100]	; 0x64
 8004668:	f000 f847 	bl	80046fa <__retarget_lock_init_recursive>
 800466c:	f7ff ff96 	bl	800459c <__sfp_lock_release>
 8004670:	2208      	movs	r2, #8
 8004672:	4629      	mov	r1, r5
 8004674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800467c:	6025      	str	r5, [r4, #0]
 800467e:	61a5      	str	r5, [r4, #24]
 8004680:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004684:	f7ff f940 	bl	8003908 <memset>
 8004688:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800468c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004690:	4620      	mov	r0, r4
 8004692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004694:	3468      	adds	r4, #104	; 0x68
 8004696:	e7d9      	b.n	800464c <__sfp+0x1c>
 8004698:	2104      	movs	r1, #4
 800469a:	4638      	mov	r0, r7
 800469c:	f7ff ff62 	bl	8004564 <__sfmoreglue>
 80046a0:	4604      	mov	r4, r0
 80046a2:	6030      	str	r0, [r6, #0]
 80046a4:	2800      	cmp	r0, #0
 80046a6:	d1d5      	bne.n	8004654 <__sfp+0x24>
 80046a8:	f7ff ff78 	bl	800459c <__sfp_lock_release>
 80046ac:	230c      	movs	r3, #12
 80046ae:	603b      	str	r3, [r7, #0]
 80046b0:	e7ee      	b.n	8004690 <__sfp+0x60>
 80046b2:	bf00      	nop
 80046b4:	08004a24 	.word	0x08004a24
 80046b8:	ffff0001 	.word	0xffff0001

080046bc <_fwalk_reent>:
 80046bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046c0:	4606      	mov	r6, r0
 80046c2:	4688      	mov	r8, r1
 80046c4:	2700      	movs	r7, #0
 80046c6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80046ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046ce:	f1b9 0901 	subs.w	r9, r9, #1
 80046d2:	d505      	bpl.n	80046e0 <_fwalk_reent+0x24>
 80046d4:	6824      	ldr	r4, [r4, #0]
 80046d6:	2c00      	cmp	r4, #0
 80046d8:	d1f7      	bne.n	80046ca <_fwalk_reent+0xe>
 80046da:	4638      	mov	r0, r7
 80046dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046e0:	89ab      	ldrh	r3, [r5, #12]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d907      	bls.n	80046f6 <_fwalk_reent+0x3a>
 80046e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046ea:	3301      	adds	r3, #1
 80046ec:	d003      	beq.n	80046f6 <_fwalk_reent+0x3a>
 80046ee:	4629      	mov	r1, r5
 80046f0:	4630      	mov	r0, r6
 80046f2:	47c0      	blx	r8
 80046f4:	4307      	orrs	r7, r0
 80046f6:	3568      	adds	r5, #104	; 0x68
 80046f8:	e7e9      	b.n	80046ce <_fwalk_reent+0x12>

080046fa <__retarget_lock_init_recursive>:
 80046fa:	4770      	bx	lr

080046fc <__retarget_lock_acquire_recursive>:
 80046fc:	4770      	bx	lr

080046fe <__retarget_lock_release_recursive>:
 80046fe:	4770      	bx	lr

08004700 <__swhatbuf_r>:
 8004700:	b570      	push	{r4, r5, r6, lr}
 8004702:	460e      	mov	r6, r1
 8004704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004708:	4614      	mov	r4, r2
 800470a:	2900      	cmp	r1, #0
 800470c:	461d      	mov	r5, r3
 800470e:	b096      	sub	sp, #88	; 0x58
 8004710:	da08      	bge.n	8004724 <__swhatbuf_r+0x24>
 8004712:	2200      	movs	r2, #0
 8004714:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004718:	602a      	str	r2, [r5, #0]
 800471a:	061a      	lsls	r2, r3, #24
 800471c:	d410      	bmi.n	8004740 <__swhatbuf_r+0x40>
 800471e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004722:	e00e      	b.n	8004742 <__swhatbuf_r+0x42>
 8004724:	466a      	mov	r2, sp
 8004726:	f000 f915 	bl	8004954 <_fstat_r>
 800472a:	2800      	cmp	r0, #0
 800472c:	dbf1      	blt.n	8004712 <__swhatbuf_r+0x12>
 800472e:	9a01      	ldr	r2, [sp, #4]
 8004730:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004734:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004738:	425a      	negs	r2, r3
 800473a:	415a      	adcs	r2, r3
 800473c:	602a      	str	r2, [r5, #0]
 800473e:	e7ee      	b.n	800471e <__swhatbuf_r+0x1e>
 8004740:	2340      	movs	r3, #64	; 0x40
 8004742:	2000      	movs	r0, #0
 8004744:	6023      	str	r3, [r4, #0]
 8004746:	b016      	add	sp, #88	; 0x58
 8004748:	bd70      	pop	{r4, r5, r6, pc}
	...

0800474c <__smakebuf_r>:
 800474c:	898b      	ldrh	r3, [r1, #12]
 800474e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004750:	079d      	lsls	r5, r3, #30
 8004752:	4606      	mov	r6, r0
 8004754:	460c      	mov	r4, r1
 8004756:	d507      	bpl.n	8004768 <__smakebuf_r+0x1c>
 8004758:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800475c:	6023      	str	r3, [r4, #0]
 800475e:	6123      	str	r3, [r4, #16]
 8004760:	2301      	movs	r3, #1
 8004762:	6163      	str	r3, [r4, #20]
 8004764:	b002      	add	sp, #8
 8004766:	bd70      	pop	{r4, r5, r6, pc}
 8004768:	466a      	mov	r2, sp
 800476a:	ab01      	add	r3, sp, #4
 800476c:	f7ff ffc8 	bl	8004700 <__swhatbuf_r>
 8004770:	9900      	ldr	r1, [sp, #0]
 8004772:	4605      	mov	r5, r0
 8004774:	4630      	mov	r0, r6
 8004776:	f7ff f9d3 	bl	8003b20 <_malloc_r>
 800477a:	b948      	cbnz	r0, 8004790 <__smakebuf_r+0x44>
 800477c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004780:	059a      	lsls	r2, r3, #22
 8004782:	d4ef      	bmi.n	8004764 <__smakebuf_r+0x18>
 8004784:	f023 0303 	bic.w	r3, r3, #3
 8004788:	f043 0302 	orr.w	r3, r3, #2
 800478c:	81a3      	strh	r3, [r4, #12]
 800478e:	e7e3      	b.n	8004758 <__smakebuf_r+0xc>
 8004790:	4b0d      	ldr	r3, [pc, #52]	; (80047c8 <__smakebuf_r+0x7c>)
 8004792:	62b3      	str	r3, [r6, #40]	; 0x28
 8004794:	89a3      	ldrh	r3, [r4, #12]
 8004796:	6020      	str	r0, [r4, #0]
 8004798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800479c:	81a3      	strh	r3, [r4, #12]
 800479e:	9b00      	ldr	r3, [sp, #0]
 80047a0:	6120      	str	r0, [r4, #16]
 80047a2:	6163      	str	r3, [r4, #20]
 80047a4:	9b01      	ldr	r3, [sp, #4]
 80047a6:	b15b      	cbz	r3, 80047c0 <__smakebuf_r+0x74>
 80047a8:	4630      	mov	r0, r6
 80047aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ae:	f000 f8e3 	bl	8004978 <_isatty_r>
 80047b2:	b128      	cbz	r0, 80047c0 <__smakebuf_r+0x74>
 80047b4:	89a3      	ldrh	r3, [r4, #12]
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	81a3      	strh	r3, [r4, #12]
 80047c0:	89a0      	ldrh	r0, [r4, #12]
 80047c2:	4305      	orrs	r5, r0
 80047c4:	81a5      	strh	r5, [r4, #12]
 80047c6:	e7cd      	b.n	8004764 <__smakebuf_r+0x18>
 80047c8:	08004559 	.word	0x08004559

080047cc <memchr>:
 80047cc:	4603      	mov	r3, r0
 80047ce:	b510      	push	{r4, lr}
 80047d0:	b2c9      	uxtb	r1, r1
 80047d2:	4402      	add	r2, r0
 80047d4:	4293      	cmp	r3, r2
 80047d6:	4618      	mov	r0, r3
 80047d8:	d101      	bne.n	80047de <memchr+0x12>
 80047da:	2000      	movs	r0, #0
 80047dc:	e003      	b.n	80047e6 <memchr+0x1a>
 80047de:	7804      	ldrb	r4, [r0, #0]
 80047e0:	3301      	adds	r3, #1
 80047e2:	428c      	cmp	r4, r1
 80047e4:	d1f6      	bne.n	80047d4 <memchr+0x8>
 80047e6:	bd10      	pop	{r4, pc}

080047e8 <__malloc_lock>:
 80047e8:	4801      	ldr	r0, [pc, #4]	; (80047f0 <__malloc_lock+0x8>)
 80047ea:	f7ff bf87 	b.w	80046fc <__retarget_lock_acquire_recursive>
 80047ee:	bf00      	nop
 80047f0:	20001110 	.word	0x20001110

080047f4 <__malloc_unlock>:
 80047f4:	4801      	ldr	r0, [pc, #4]	; (80047fc <__malloc_unlock+0x8>)
 80047f6:	f7ff bf82 	b.w	80046fe <__retarget_lock_release_recursive>
 80047fa:	bf00      	nop
 80047fc:	20001110 	.word	0x20001110

08004800 <_raise_r>:
 8004800:	291f      	cmp	r1, #31
 8004802:	b538      	push	{r3, r4, r5, lr}
 8004804:	4604      	mov	r4, r0
 8004806:	460d      	mov	r5, r1
 8004808:	d904      	bls.n	8004814 <_raise_r+0x14>
 800480a:	2316      	movs	r3, #22
 800480c:	6003      	str	r3, [r0, #0]
 800480e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004812:	bd38      	pop	{r3, r4, r5, pc}
 8004814:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004816:	b112      	cbz	r2, 800481e <_raise_r+0x1e>
 8004818:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800481c:	b94b      	cbnz	r3, 8004832 <_raise_r+0x32>
 800481e:	4620      	mov	r0, r4
 8004820:	f000 f830 	bl	8004884 <_getpid_r>
 8004824:	462a      	mov	r2, r5
 8004826:	4601      	mov	r1, r0
 8004828:	4620      	mov	r0, r4
 800482a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800482e:	f000 b817 	b.w	8004860 <_kill_r>
 8004832:	2b01      	cmp	r3, #1
 8004834:	d00a      	beq.n	800484c <_raise_r+0x4c>
 8004836:	1c59      	adds	r1, r3, #1
 8004838:	d103      	bne.n	8004842 <_raise_r+0x42>
 800483a:	2316      	movs	r3, #22
 800483c:	6003      	str	r3, [r0, #0]
 800483e:	2001      	movs	r0, #1
 8004840:	e7e7      	b.n	8004812 <_raise_r+0x12>
 8004842:	2400      	movs	r4, #0
 8004844:	4628      	mov	r0, r5
 8004846:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800484a:	4798      	blx	r3
 800484c:	2000      	movs	r0, #0
 800484e:	e7e0      	b.n	8004812 <_raise_r+0x12>

08004850 <raise>:
 8004850:	4b02      	ldr	r3, [pc, #8]	; (800485c <raise+0xc>)
 8004852:	4601      	mov	r1, r0
 8004854:	6818      	ldr	r0, [r3, #0]
 8004856:	f7ff bfd3 	b.w	8004800 <_raise_r>
 800485a:	bf00      	nop
 800485c:	200007f4 	.word	0x200007f4

08004860 <_kill_r>:
 8004860:	b538      	push	{r3, r4, r5, lr}
 8004862:	2300      	movs	r3, #0
 8004864:	4d06      	ldr	r5, [pc, #24]	; (8004880 <_kill_r+0x20>)
 8004866:	4604      	mov	r4, r0
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	f7fc fef6 	bl	800165e <_kill>
 8004872:	1c43      	adds	r3, r0, #1
 8004874:	d102      	bne.n	800487c <_kill_r+0x1c>
 8004876:	682b      	ldr	r3, [r5, #0]
 8004878:	b103      	cbz	r3, 800487c <_kill_r+0x1c>
 800487a:	6023      	str	r3, [r4, #0]
 800487c:	bd38      	pop	{r3, r4, r5, pc}
 800487e:	bf00      	nop
 8004880:	20001114 	.word	0x20001114

08004884 <_getpid_r>:
 8004884:	f7fc bee4 	b.w	8001650 <_getpid>

08004888 <__sread>:
 8004888:	b510      	push	{r4, lr}
 800488a:	460c      	mov	r4, r1
 800488c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004890:	f000 f894 	bl	80049bc <_read_r>
 8004894:	2800      	cmp	r0, #0
 8004896:	bfab      	itete	ge
 8004898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800489a:	89a3      	ldrhlt	r3, [r4, #12]
 800489c:	181b      	addge	r3, r3, r0
 800489e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048a2:	bfac      	ite	ge
 80048a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80048a6:	81a3      	strhlt	r3, [r4, #12]
 80048a8:	bd10      	pop	{r4, pc}

080048aa <__swrite>:
 80048aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048ae:	461f      	mov	r7, r3
 80048b0:	898b      	ldrh	r3, [r1, #12]
 80048b2:	4605      	mov	r5, r0
 80048b4:	05db      	lsls	r3, r3, #23
 80048b6:	460c      	mov	r4, r1
 80048b8:	4616      	mov	r6, r2
 80048ba:	d505      	bpl.n	80048c8 <__swrite+0x1e>
 80048bc:	2302      	movs	r3, #2
 80048be:	2200      	movs	r2, #0
 80048c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c4:	f000 f868 	bl	8004998 <_lseek_r>
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	4632      	mov	r2, r6
 80048cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048d0:	81a3      	strh	r3, [r4, #12]
 80048d2:	4628      	mov	r0, r5
 80048d4:	463b      	mov	r3, r7
 80048d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048de:	f000 b817 	b.w	8004910 <_write_r>

080048e2 <__sseek>:
 80048e2:	b510      	push	{r4, lr}
 80048e4:	460c      	mov	r4, r1
 80048e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ea:	f000 f855 	bl	8004998 <_lseek_r>
 80048ee:	1c43      	adds	r3, r0, #1
 80048f0:	89a3      	ldrh	r3, [r4, #12]
 80048f2:	bf15      	itete	ne
 80048f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80048f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80048fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80048fe:	81a3      	strheq	r3, [r4, #12]
 8004900:	bf18      	it	ne
 8004902:	81a3      	strhne	r3, [r4, #12]
 8004904:	bd10      	pop	{r4, pc}

08004906 <__sclose>:
 8004906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800490a:	f000 b813 	b.w	8004934 <_close_r>
	...

08004910 <_write_r>:
 8004910:	b538      	push	{r3, r4, r5, lr}
 8004912:	4604      	mov	r4, r0
 8004914:	4608      	mov	r0, r1
 8004916:	4611      	mov	r1, r2
 8004918:	2200      	movs	r2, #0
 800491a:	4d05      	ldr	r5, [pc, #20]	; (8004930 <_write_r+0x20>)
 800491c:	602a      	str	r2, [r5, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	f7fc fed4 	bl	80016cc <_write>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_write_r+0x1e>
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	b103      	cbz	r3, 800492e <_write_r+0x1e>
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	20001114 	.word	0x20001114

08004934 <_close_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	2300      	movs	r3, #0
 8004938:	4d05      	ldr	r5, [pc, #20]	; (8004950 <_close_r+0x1c>)
 800493a:	4604      	mov	r4, r0
 800493c:	4608      	mov	r0, r1
 800493e:	602b      	str	r3, [r5, #0]
 8004940:	f7fc fee0 	bl	8001704 <_close>
 8004944:	1c43      	adds	r3, r0, #1
 8004946:	d102      	bne.n	800494e <_close_r+0x1a>
 8004948:	682b      	ldr	r3, [r5, #0]
 800494a:	b103      	cbz	r3, 800494e <_close_r+0x1a>
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	bd38      	pop	{r3, r4, r5, pc}
 8004950:	20001114 	.word	0x20001114

08004954 <_fstat_r>:
 8004954:	b538      	push	{r3, r4, r5, lr}
 8004956:	2300      	movs	r3, #0
 8004958:	4d06      	ldr	r5, [pc, #24]	; (8004974 <_fstat_r+0x20>)
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	f7fc feda 	bl	800171a <_fstat>
 8004966:	1c43      	adds	r3, r0, #1
 8004968:	d102      	bne.n	8004970 <_fstat_r+0x1c>
 800496a:	682b      	ldr	r3, [r5, #0]
 800496c:	b103      	cbz	r3, 8004970 <_fstat_r+0x1c>
 800496e:	6023      	str	r3, [r4, #0]
 8004970:	bd38      	pop	{r3, r4, r5, pc}
 8004972:	bf00      	nop
 8004974:	20001114 	.word	0x20001114

08004978 <_isatty_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	2300      	movs	r3, #0
 800497c:	4d05      	ldr	r5, [pc, #20]	; (8004994 <_isatty_r+0x1c>)
 800497e:	4604      	mov	r4, r0
 8004980:	4608      	mov	r0, r1
 8004982:	602b      	str	r3, [r5, #0]
 8004984:	f7fc fed8 	bl	8001738 <_isatty>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_isatty_r+0x1a>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_isatty_r+0x1a>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	20001114 	.word	0x20001114

08004998 <_lseek_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	4604      	mov	r4, r0
 800499c:	4608      	mov	r0, r1
 800499e:	4611      	mov	r1, r2
 80049a0:	2200      	movs	r2, #0
 80049a2:	4d05      	ldr	r5, [pc, #20]	; (80049b8 <_lseek_r+0x20>)
 80049a4:	602a      	str	r2, [r5, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7fc fed0 	bl	800174c <_lseek>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	d102      	bne.n	80049b6 <_lseek_r+0x1e>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	b103      	cbz	r3, 80049b6 <_lseek_r+0x1e>
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	20001114 	.word	0x20001114

080049bc <_read_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4604      	mov	r4, r0
 80049c0:	4608      	mov	r0, r1
 80049c2:	4611      	mov	r1, r2
 80049c4:	2200      	movs	r2, #0
 80049c6:	4d05      	ldr	r5, [pc, #20]	; (80049dc <_read_r+0x20>)
 80049c8:	602a      	str	r2, [r5, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f7fc fe61 	bl	8001692 <_read>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d102      	bne.n	80049da <_read_r+0x1e>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	b103      	cbz	r3, 80049da <_read_r+0x1e>
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	bd38      	pop	{r3, r4, r5, pc}
 80049dc:	20001114 	.word	0x20001114

080049e0 <_init>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	bf00      	nop
 80049e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e6:	bc08      	pop	{r3}
 80049e8:	469e      	mov	lr, r3
 80049ea:	4770      	bx	lr

080049ec <_fini>:
 80049ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ee:	bf00      	nop
 80049f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049f2:	bc08      	pop	{r3}
 80049f4:	469e      	mov	lr, r3
 80049f6:	4770      	bx	lr
