Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Reading design: core_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : core_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_SIGNAL_GENERATOR.v" into library work
Parsing module <VGA_SIGNAL_GENERATOR>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\i2c_clk_div.v" into library work
Parsing module <i2c_clk_div>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_PIXEL_GENERATOR.v" into library work
Parsing module <VGA_PIXEL_GENERATOR>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\reg_manager.v" into library work
Parsing module <reg_manager>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\ipcore_dir\block_mem.v" into library work
Parsing module <block_mem>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\i2c.v" into library work
Parsing module <i2c>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\from_angle_to_pulse_length.v" into library work
Parsing module <from_angle_to_pulse_length>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_GLPYH_TOP.v" into library work
Parsing module <VGA_GLPYH_TOP>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\servo_pwm.v" into library work
Parsing module <servo_pwm>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" into library work
Parsing module <memory_manager>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core.v" into library work
Parsing module <core>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core_top.v" into library work
Parsing module <core_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core_top>.

Elaborating module <core>.

Elaborating module <reg_manager>.
WARNING:HDLCompiler:1016 - "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" Line 129: Port PTAT_packet is not connected to this instance

Elaborating module <memory_manager>.

Elaborating module <block_mem>.

Elaborating module <i2c>.

Elaborating module <i2c_clk_div>.

Elaborating module <VGA_GLPYH_TOP>.

Elaborating module <VGA_PIXEL_GENERATOR>.

Elaborating module <VGA_SIGNAL_GENERATOR>.

Elaborating module <servo_pwm>.

Elaborating module <from_angle_to_pulse_length>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core_top>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core_top.v".
    Summary:
	no macro.
Unit <core_top> synthesized.

Synthesizing Unit <core>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core.v".
    Found 1-bit register for signal <zero>.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <current_instruction<25>>.
    Found 1-bit register for signal <current_instruction<24>>.
    Found 1-bit register for signal <current_instruction<23>>.
    Found 1-bit register for signal <current_instruction<22>>.
    Found 1-bit register for signal <current_instruction<21>>.
    Found 1-bit register for signal <current_instruction<20>>.
    Found 1-bit register for signal <current_instruction<19>>.
    Found 1-bit register for signal <current_instruction<18>>.
    Found 1-bit register for signal <current_instruction<17>>.
    Found 1-bit register for signal <current_instruction<16>>.
    Found 1-bit register for signal <current_instruction<15>>.
    Found 1-bit register for signal <current_instruction<14>>.
    Found 1-bit register for signal <current_instruction<13>>.
    Found 1-bit register for signal <current_instruction<12>>.
    Found 1-bit register for signal <current_instruction<11>>.
    Found 1-bit register for signal <current_instruction<10>>.
    Found 1-bit register for signal <current_instruction<9>>.
    Found 1-bit register for signal <current_instruction<8>>.
    Found 1-bit register for signal <current_instruction<7>>.
    Found 1-bit register for signal <current_instruction<6>>.
    Found 1-bit register for signal <current_instruction<5>>.
    Found 1-bit register for signal <current_instruction<4>>.
    Found 1-bit register for signal <current_instruction<3>>.
    Found 1-bit register for signal <current_instruction<2>>.
    Found 1-bit register for signal <current_instruction<1>>.
    Found 1-bit register for signal <current_instruction<0>>.
    Found 5-bit register for signal <reg_ndx_1>.
    Found 5-bit register for signal <reg_ndx_2>.
    Found 16-bit register for signal <current_immediate>.
    Found 24-bit register for signal <pc>.
    Found 6-bit register for signal <current_op_code>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 29                                             |
    | Inputs             | 14                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <reg_right_data[15]_reg_left_data[15]_sub_116_OUT> created at line 355.
    Found 16-bit subtractor for signal <reg_right_data[15]_current_immediate[15]_sub_120_OUT> created at line 365.
    Found 24-bit adder for signal <pc[23]_GND_2_o_add_2_OUT> created at line 99.
    Found 16-bit adder for signal <reg_right_data[15]_reg_left_data[15]_add_113_OUT> created at line 349.
    Found 16-bit adder for signal <reg_right_data[15]_current_immediate[15]_add_117_OUT> created at line 360.
    Found 16-bit shifter logical right for signal <reg_right_data[15]_current_instruction[25]_shift_right_131_OUT> created at line 396
    Found 16-bit shifter logical left for signal <reg_right_data[15]_current_instruction[25]_shift_left_133_OUT> created at line 401
    Found 16-bit comparator equal for signal <reg_right_data[15]_reg_left_data[15]_equal_93_o> created at line 262
    Found 16-bit comparator greater for signal <reg_right_data[15]_reg_left_data[15]_LessThan_94_o> created at line 267
    Found 16-bit comparator equal for signal <reg_right_data[15]_current_immediate[15]_equal_96_o> created at line 274
    Found 16-bit comparator greater for signal <reg_right_data[15]_current_immediate[15]_LessThan_97_o> created at line 279
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <core> synthesized.

Synthesizing Unit <reg_manager>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\reg_manager.v".
    Found 16-bit register for signal <r30>.
    Found 16-bit register for signal <r29>.
    Found 16-bit register for signal <r28>.
    Found 16-bit register for signal <r27>.
    Found 16-bit register for signal <r26>.
    Found 16-bit register for signal <r25>.
    Found 16-bit register for signal <r24>.
    Found 16-bit register for signal <r23>.
    Found 16-bit register for signal <r22>.
    Found 16-bit register for signal <r21>.
    Found 16-bit register for signal <r20>.
    Found 16-bit register for signal <r19>.
    Found 16-bit register for signal <r18>.
    Found 16-bit register for signal <r17>.
    Found 16-bit register for signal <r16>.
    Found 16-bit register for signal <r15>.
    Found 16-bit register for signal <r14>.
    Found 16-bit register for signal <r13>.
    Found 16-bit register for signal <r12>.
    Found 16-bit register for signal <r11>.
    Found 16-bit register for signal <r10>.
    Found 16-bit register for signal <r9>.
    Found 16-bit register for signal <r8>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r31>.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data1> created at line 74.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data2> created at line 114.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <reg_manager> synthesized.

Synthesizing Unit <memory_manager>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v".
WARNING:Xst:647 - Input <addr_in_block2<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" line 129: Output port <PTAT_packet> of the instance <instance_name> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" line 129: Output port <pec_data> of the instance <instance_name> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" line 129: Output port <clk> of the instance <instance_name> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <io_addr>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <last_valid>.
    Found 16-bit register for signal <temp_0>.
    Found 16-bit register for signal <temp_1>.
    Found 16-bit register for signal <temp_2>.
    Found 16-bit register for signal <temp_3>.
    Found 16-bit register for signal <temp_4>.
    Found 16-bit register for signal <temp_5>.
    Found 16-bit register for signal <temp_6>.
    Found 16-bit register for signal <temp_7>.
    Found 16-bit register for signal <val>.
    Found 16-bit register for signal <servo_angle>.
    Found 1-bit register for signal <io_read>.
    Found 16-bit 12-to-1 multiplexer for signal <_n0174> created at line 162.
    Found 24-bit comparator lessequal for signal <n0050> created at line 247
    Found 24-bit comparator lessequal for signal <n0052> created at line 247
    Summary:
	inferred 187 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <memory_manager> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\i2c.v".
    Found 1-bit register for signal <PTAT_packet<15>>.
    Found 1-bit register for signal <PTAT_packet<14>>.
    Found 1-bit register for signal <PTAT_packet<13>>.
    Found 1-bit register for signal <PTAT_packet<12>>.
    Found 1-bit register for signal <PTAT_packet<11>>.
    Found 1-bit register for signal <PTAT_packet<10>>.
    Found 1-bit register for signal <PTAT_packet<9>>.
    Found 1-bit register for signal <PTAT_packet<8>>.
    Found 1-bit register for signal <PTAT_packet<7>>.
    Found 1-bit register for signal <PTAT_packet<6>>.
    Found 1-bit register for signal <PTAT_packet<5>>.
    Found 1-bit register for signal <PTAT_packet<4>>.
    Found 1-bit register for signal <PTAT_packet<3>>.
    Found 1-bit register for signal <PTAT_packet<2>>.
    Found 1-bit register for signal <PTAT_packet<1>>.
    Found 1-bit register for signal <PTAT_packet<0>>.
    Found 1-bit register for signal <packet_0<15>>.
    Found 1-bit register for signal <packet_0<14>>.
    Found 1-bit register for signal <packet_0<13>>.
    Found 1-bit register for signal <packet_0<12>>.
    Found 1-bit register for signal <packet_0<11>>.
    Found 1-bit register for signal <packet_0<10>>.
    Found 1-bit register for signal <packet_0<9>>.
    Found 1-bit register for signal <packet_0<8>>.
    Found 1-bit register for signal <packet_0<7>>.
    Found 1-bit register for signal <packet_0<6>>.
    Found 1-bit register for signal <packet_0<5>>.
    Found 1-bit register for signal <packet_0<4>>.
    Found 1-bit register for signal <packet_0<3>>.
    Found 1-bit register for signal <packet_0<2>>.
    Found 1-bit register for signal <packet_0<1>>.
    Found 1-bit register for signal <packet_0<0>>.
    Found 1-bit register for signal <packet_1<15>>.
    Found 1-bit register for signal <packet_1<14>>.
    Found 1-bit register for signal <packet_1<13>>.
    Found 1-bit register for signal <packet_1<12>>.
    Found 1-bit register for signal <packet_1<11>>.
    Found 1-bit register for signal <packet_1<10>>.
    Found 1-bit register for signal <packet_1<9>>.
    Found 1-bit register for signal <packet_1<8>>.
    Found 1-bit register for signal <packet_1<7>>.
    Found 1-bit register for signal <packet_1<6>>.
    Found 1-bit register for signal <packet_1<5>>.
    Found 1-bit register for signal <packet_1<4>>.
    Found 1-bit register for signal <packet_1<3>>.
    Found 1-bit register for signal <packet_1<2>>.
    Found 1-bit register for signal <packet_1<1>>.
    Found 1-bit register for signal <packet_1<0>>.
    Found 1-bit register for signal <packet_2<15>>.
    Found 1-bit register for signal <packet_2<14>>.
    Found 1-bit register for signal <packet_2<13>>.
    Found 1-bit register for signal <packet_2<12>>.
    Found 1-bit register for signal <packet_2<11>>.
    Found 1-bit register for signal <packet_2<10>>.
    Found 1-bit register for signal <packet_2<9>>.
    Found 1-bit register for signal <packet_2<8>>.
    Found 1-bit register for signal <packet_2<7>>.
    Found 1-bit register for signal <packet_2<6>>.
    Found 1-bit register for signal <packet_2<5>>.
    Found 1-bit register for signal <packet_2<4>>.
    Found 1-bit register for signal <packet_2<3>>.
    Found 1-bit register for signal <packet_2<2>>.
    Found 1-bit register for signal <packet_2<1>>.
    Found 1-bit register for signal <packet_2<0>>.
    Found 1-bit register for signal <packet_3<15>>.
    Found 1-bit register for signal <packet_3<14>>.
    Found 1-bit register for signal <packet_3<13>>.
    Found 1-bit register for signal <packet_3<12>>.
    Found 1-bit register for signal <packet_3<11>>.
    Found 1-bit register for signal <packet_3<10>>.
    Found 1-bit register for signal <packet_3<9>>.
    Found 1-bit register for signal <packet_3<8>>.
    Found 1-bit register for signal <packet_3<7>>.
    Found 1-bit register for signal <packet_3<6>>.
    Found 1-bit register for signal <packet_3<5>>.
    Found 1-bit register for signal <packet_3<4>>.
    Found 1-bit register for signal <packet_3<3>>.
    Found 1-bit register for signal <packet_3<2>>.
    Found 1-bit register for signal <packet_3<1>>.
    Found 1-bit register for signal <packet_3<0>>.
    Found 1-bit register for signal <packet_4<15>>.
    Found 1-bit register for signal <packet_4<14>>.
    Found 1-bit register for signal <packet_4<13>>.
    Found 1-bit register for signal <packet_4<12>>.
    Found 1-bit register for signal <packet_4<11>>.
    Found 1-bit register for signal <packet_4<10>>.
    Found 1-bit register for signal <packet_4<9>>.
    Found 1-bit register for signal <packet_4<8>>.
    Found 1-bit register for signal <packet_4<7>>.
    Found 1-bit register for signal <packet_4<6>>.
    Found 1-bit register for signal <packet_4<5>>.
    Found 1-bit register for signal <packet_4<4>>.
    Found 1-bit register for signal <packet_4<3>>.
    Found 1-bit register for signal <packet_4<2>>.
    Found 1-bit register for signal <packet_4<1>>.
    Found 1-bit register for signal <packet_4<0>>.
    Found 1-bit register for signal <packet_5<15>>.
    Found 1-bit register for signal <packet_5<14>>.
    Found 1-bit register for signal <packet_5<13>>.
    Found 1-bit register for signal <packet_5<12>>.
    Found 1-bit register for signal <packet_5<11>>.
    Found 1-bit register for signal <packet_5<10>>.
    Found 1-bit register for signal <packet_5<9>>.
    Found 1-bit register for signal <packet_5<8>>.
    Found 1-bit register for signal <packet_5<7>>.
    Found 1-bit register for signal <packet_5<6>>.
    Found 1-bit register for signal <packet_5<5>>.
    Found 1-bit register for signal <packet_5<4>>.
    Found 1-bit register for signal <packet_5<3>>.
    Found 1-bit register for signal <packet_5<2>>.
    Found 1-bit register for signal <packet_5<1>>.
    Found 1-bit register for signal <packet_5<0>>.
    Found 1-bit register for signal <packet_6<15>>.
    Found 1-bit register for signal <packet_6<14>>.
    Found 1-bit register for signal <packet_6<13>>.
    Found 1-bit register for signal <packet_6<12>>.
    Found 1-bit register for signal <packet_6<11>>.
    Found 1-bit register for signal <packet_6<10>>.
    Found 1-bit register for signal <packet_6<9>>.
    Found 1-bit register for signal <packet_6<8>>.
    Found 1-bit register for signal <packet_6<7>>.
    Found 1-bit register for signal <packet_6<6>>.
    Found 1-bit register for signal <packet_6<5>>.
    Found 1-bit register for signal <packet_6<4>>.
    Found 1-bit register for signal <packet_6<3>>.
    Found 1-bit register for signal <packet_6<2>>.
    Found 1-bit register for signal <packet_6<1>>.
    Found 1-bit register for signal <packet_6<0>>.
    Found 1-bit register for signal <packet_7<15>>.
    Found 1-bit register for signal <packet_7<14>>.
    Found 1-bit register for signal <packet_7<13>>.
    Found 1-bit register for signal <packet_7<12>>.
    Found 1-bit register for signal <packet_7<11>>.
    Found 1-bit register for signal <packet_7<10>>.
    Found 1-bit register for signal <packet_7<9>>.
    Found 1-bit register for signal <packet_7<8>>.
    Found 1-bit register for signal <packet_7<7>>.
    Found 1-bit register for signal <packet_7<6>>.
    Found 1-bit register for signal <packet_7<5>>.
    Found 1-bit register for signal <packet_7<4>>.
    Found 1-bit register for signal <packet_7<3>>.
    Found 1-bit register for signal <packet_7<2>>.
    Found 1-bit register for signal <packet_7<1>>.
    Found 1-bit register for signal <packet_7<0>>.
    Found 1-bit register for signal <pec_data<7>>.
    Found 1-bit register for signal <pec_data<6>>.
    Found 1-bit register for signal <pec_data<5>>.
    Found 1-bit register for signal <pec_data<4>>.
    Found 1-bit register for signal <pec_data<3>>.
    Found 1-bit register for signal <pec_data<2>>.
    Found 1-bit register for signal <pec_data<1>>.
    Found 1-bit register for signal <pec_data<0>>.
    Found 9-bit register for signal <state>.
    Found 1-bit register for signal <sda_en>.
    Found 1-bit register for signal <sda_out>.
    Found 3-bit register for signal <ndx>.
    Found 1-bit register for signal <valid>.
    Found 9-bit register for signal <last_state>.
    Found 3-bit register for signal <last_ndx>.
    Found 1-bit register for signal <scl_en>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 52                                             |
    | Transitions        | 127                                            |
    | Inputs             | 3                                              |
    | Outputs            | 61                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000000000                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ndx[2]_GND_8_o_sub_92_OUT> created at line 328.
    Found 5-bit adder for signal <n0634> created at line 187.
    Found 8x2-bit Read Only RAM for signal <_n1213>
    Found 1-bit tristate buffer for signal <SDA> created at line 133
    Found 1-bit tristate buffer for signal <SCL_OUT> created at line 135
    Found 5-bit comparator lessequal for signal <n0028> created at line 187
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 239 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c> synthesized.

Synthesizing Unit <i2c_clk_div>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\i2c_clk_div.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <cnt>.
    Found 1-bit register for signal <i2c_clk>.
    Found 19-bit adder for signal <cnt[18]_GND_9_o_add_2_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <i2c_clk_div> synthesized.

Synthesizing Unit <VGA_GLPYH_TOP>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_GLPYH_TOP.v".
    Summary:
	no macro.
Unit <VGA_GLPYH_TOP> synthesized.

Synthesizing Unit <VGA_PIXEL_GENERATOR>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_PIXEL_GENERATOR.v".
        BLACK = 8'b00000000
        WHITE = 8'b11111111
        RED = 8'b11100000
        BLUE = 8'b11111111
        X = 8'b11011100
        Y = 8'b10101011
        Z = 8'b00001011
    Found 10-bit register for signal <trow>.
    Found 2-bit register for signal <state>.
    Found 31-bit register for signal <seed>.
    Found 8-bit register for signal <tempColor>.
    Found 8-bit register for signal <color>.
    Found 10-bit register for signal <tcol>.
    Found 10-bit subtractor for signal <col[9]_GND_13_o_sub_76_OUT> created at line 173.
    Found 10-bit subtractor for signal <row[9]_GND_13_o_sub_77_OUT> created at line 174.
    Found 2-bit adder for signal <state[1]_GND_13_o_add_51_OUT> created at line 147.
    Found 4-bit adder for signal <GND_13_o_PWR_13_o_add_65_OUT> created at line 168.
    Found 14-bit adder for signal <trow[9]_GND_13_o_add_86_OUT> created at line 188.
    Found 14-bit adder for signal <n0207> created at line 192.
    Found 14-bit adder for signal <PWR_13_o_GND_13_o_add_89_OUT> created at line 192.
    Found 1-bit 8-to-1 multiplexer for signal <tcol[2]_DOUTA[7]_Mux_63_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <GND_13_o_DOUTA[15]_Mux_66_o> created at line 168.
    Found 8-bit 4-to-1 multiplexer for signal <tempColor[7]_tempColor[7]_mux_73_OUT> created at line 157.
    Found 14-bit 4-to-1 multiplexer for signal <ADDRA> created at line 206.
    Found 10-bit comparator lessequal for signal <n0001> created at line 60
    Found 10-bit comparator greater for signal <trow[9]_GND_13_o_LessThan_2_o> created at line 60
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_3_o> created at line 76
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_5_o> created at line 77
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_7_o> created at line 78
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_9_o> created at line 79
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_11_o> created at line 80
    Found 10-bit comparator greater for signal <tcol[9]_GND_13_o_LessThan_13_o> created at line 81
    Found 10-bit comparator greater for signal <tcol[9]_PWR_13_o_LessThan_15_o> created at line 82
    Found 10-bit comparator greater for signal <tcol[9]_PWR_13_o_LessThan_17_o> created at line 83
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_26_o> created at line 97
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_28_o> created at line 103
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_30_o> created at line 109
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_32_o> created at line 115
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_34_o> created at line 121
    Found 16-bit comparator greater for signal <color_i_temp[15]_GND_13_o_LessThan_36_o> created at line 127
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <VGA_PIXEL_GENERATOR> synthesized.

Synthesizing Unit <VGA_SIGNAL_GENERATOR>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_SIGNAL_GENERATOR.v".
        frameWidth = 799
        frameHeight = 524
        hfp = 16
        hbp = 48
        hsyncR = 96
        vfp = 10
        vbp = 33
        vsyncR = 2
    Found 10-bit register for signal <hCnt>.
    Found 10-bit register for signal <vCnt>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit register for signal <col>.
    Found 10-bit register for signal <row>.
    Found 1-bit register for signal <req>.
    Found 2-bit register for signal <pCnt>.
    Found 10-bit adder for signal <nHCnt> created at line 57.
    Found 10-bit adder for signal <nVCnt> created at line 60.
    Found 2-bit adder for signal <pCnt[1]_GND_14_o_add_6_OUT> created at line 71.
    Found 10-bit comparator greater for signal <nHsync> created at line 63
    Found 10-bit comparator greater for signal <nVsync> created at line 66
    Found 10-bit comparator lessequal for signal <hCnt[9]_PWR_15_o_LessThan_8_o> created at line 72
    Found 10-bit comparator lessequal for signal <vCnt[9]_PWR_15_o_LessThan_13_o> created at line 73
    Found 10-bit comparator greater for signal <GND_14_o_col[9]_LessThan_18_o> created at line 76
    Found 10-bit comparator greater for signal <col[9]_PWR_15_o_LessThan_19_o> created at line 76
    Found 10-bit comparator greater for signal <GND_14_o_row[9]_LessThan_20_o> created at line 76
    Found 10-bit comparator greater for signal <row[9]_PWR_15_o_LessThan_21_o> created at line 76
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA_SIGNAL_GENERATOR> synthesized.

Synthesizing Unit <servo_pwm>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\servo_pwm.v".
    Found 1-bit register for signal <pwm>.
    Found 21-bit register for signal <current_count>.
    Found 21-bit adder for signal <current_count[20]_GND_15_o_add_4_OUT> created at line 47.
    Found 21-bit comparator lessequal for signal <n0001> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <servo_pwm> synthesized.

Synthesizing Unit <from_angle_to_pulse_length>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\from_angle_to_pulse_length.v".
    Found 18-bit adder for signal <PWR_17_o_GND_16_o_add_2_OUT> created at line 41.
    Found 10x16-bit multiplier for signal <n0006> created at line 41.
    Found 16-bit comparator greater for signal <GND_16_o_angle[15]_LessThan_1_o> created at line 37
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <from_angle_to_pulse_length> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x2-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 16x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 14-bit adder                                          : 2
 16-bit addsub                                         : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 2
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 112
 1-bit register                                        : 37
 10-bit register                                       : 6
 16-bit register                                       : 52
 19-bit register                                       : 1
 2-bit register                                        : 2
 21-bit register                                       : 1
 24-bit register                                       : 2
 3-bit register                                        : 2
 31-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 33
 10-bit comparator greater                             : 15
 10-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 9
 21-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 2
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 342
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 248
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 12-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 37
 16-bit 32-to-1 multiplexer                            : 2
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/block_mem.ngc>.
