

================================================================
== Vivado HLS Report for 'qr_givens'
================================================================
* Date:           Fri May 30 11:14:51 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        music
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  248792|  18769910|  248792|  18769910|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+----------+---------------+-----------+-----------+--------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min  |    max   |    Latency    |  achieved |   target  |  Count | Pipelined|
        +-----------------+--------+----------+---------------+-----------+-----------+--------+----------+
        |- Loop 1         |   20200|     20200|            202|          -|          -|     100|    no    |
        | + Loop 1.1      |     200|       200|              2|          -|          -|     100|    no    |
        |- Loop 2         |  189189|  18710307| 1911 ~ 188993 |          -|          -|      99|    no    |
        | + Loop 2.1      |    1909|    188991|           1909|          -|          -| 1 ~ 99 |    no    |
        |  ++ Loop 2.1.1  |     200|       200|              2|          -|          -|     100|    no    |
        |- Loop 3         |   39400|     39400|            394|          -|          -|     100|    no    |
        | + Loop 3.1      |     392|       392|              4|          -|          -|      98|    no    |
        +-----------------+--------+----------+---------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 115 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 6 
114 --> 113 
115 --> 116 
116 --> 117 115 
117 --> 118 
118 --> 119 
119 --> 116 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%R_re = alloca [10000 x double], align 8" [kernel_qrf_0.cpp:80]   --->   Operation 120 'alloca' 'R_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%R_im = alloca [10000 x double], align 8" [kernel_qrf_0.cpp:80]   --->   Operation 121 'alloca' 'R_im' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%Q_re = alloca [10000 x double], align 8" [kernel_qrf_0.cpp:81]   --->   Operation 122 'alloca' 'Q_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%Q_im = alloca [10000 x double], align 8" [kernel_qrf_0.cpp:81]   --->   Operation 123 'alloca' 'Q_im' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp1i_0 = alloca [100 x double], align 8"   --->   Operation 124 'alloca' 'temp1i_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp1i_1 = alloca [100 x double], align 8"   --->   Operation 125 'alloca' 'temp1i_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp1j_0 = alloca [100 x double], align 8"   --->   Operation 126 'alloca' 'temp1j_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp1j_1 = alloca [100 x double], align 8"   --->   Operation 127 'alloca' 'temp1j_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp2i_0 = alloca [100 x double], align 8"   --->   Operation 128 'alloca' 'temp2i_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp2i_1 = alloca [100 x double], align 8"   --->   Operation 129 'alloca' 'temp2i_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp2j_0 = alloca [100 x double], align 8"   --->   Operation 130 'alloca' 'temp2j_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp2j_1 = alloca [100 x double], align 8"   --->   Operation 131 'alloca' 'temp2j_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 132 [1/1] (0.65ns)   --->   "br label %.preheader8" [kernel_qrf_0.cpp:83]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %arrayctor.loop4.preheader ], [ %i, %.preheader8.loopexit ]"   --->   Operation 133 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %arrayctor.loop4.preheader ], [ %add_ln83, %.preheader8.loopexit ]" [kernel_qrf_0.cpp:83]   --->   Operation 134 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.83ns)   --->   "%add_ln83 = add i14 %phi_mul, 100" [kernel_qrf_0.cpp:83]   --->   Operation 135 'add' 'add_ln83' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.81ns)   --->   "%icmp_ln83 = icmp eq i7 %i_0, -28" [kernel_qrf_0.cpp:83]   --->   Operation 136 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.77ns)   --->   "%i = add i7 %i_0, 1" [kernel_qrf_0.cpp:83]   --->   Operation 138 'add' 'i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %.preheader6.preheader, label %.preheader7.preheader" [kernel_qrf_0.cpp:83]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.65ns)   --->   "br label %.preheader7" [kernel_qrf_0.cpp:84]   --->   Operation 140 'br' <Predicate = (!icmp_ln83)> <Delay = 0.65>
ST_2 : Operation 141 [1/1] (0.65ns)   --->   "br label %.preheader6" [kernel_qrf_0.cpp:89]   --->   Operation 141 'br' <Predicate = (icmp_ln83)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %0 ], [ 0, %.preheader7.preheader ]"   --->   Operation 142 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.81ns)   --->   "%icmp_ln84 = icmp eq i7 %j_0, -28" [kernel_qrf_0.cpp:84]   --->   Operation 143 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 144 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.77ns)   --->   "%j = add i7 %j_0, 1" [kernel_qrf_0.cpp:84]   --->   Operation 145 'add' 'j' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader8.loopexit, label %0" [kernel_qrf_0.cpp:84]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i7 %j_0 to i14" [kernel_qrf_0.cpp:85]   --->   Operation 147 'zext' 'zext_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.83ns)   --->   "%add_ln85 = add i14 %phi_mul, %zext_ln85" [kernel_qrf_0.cpp:85]   --->   Operation 148 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i14 %add_ln85 to i64" [kernel_qrf_0.cpp:85]   --->   Operation 149 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%A_re_addr = getelementptr [10000 x double]* %A_re, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:85]   --->   Operation 150 'getelementptr' 'A_re_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%A_im_addr = getelementptr [10000 x double]* %A_im, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:85]   --->   Operation 151 'getelementptr' 'A_im_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%Q_re_addr = getelementptr [10000 x double]* %Q_re, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:86]   --->   Operation 152 'getelementptr' 'Q_re_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%A_re_load = load double* %A_re_addr, align 8" [kernel_qrf_0.cpp:85]   --->   Operation 153 'load' 'A_re_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_3 : Operation 154 [2/2] (1.23ns)   --->   "%A_im_load = load double* %A_im_addr, align 8" [kernel_qrf_0.cpp:85]   --->   Operation 154 'load' 'A_im_load' <Predicate = (!icmp_ln84)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_3 : Operation 155 [1/1] (0.81ns)   --->   "%icmp_ln86 = icmp eq i7 %i_0, %j_0" [kernel_qrf_0.cpp:86]   --->   Operation 155 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.42ns)   --->   "%select_ln86 = select i1 %icmp_ln86, double 1.000000e+00, double 0.000000e+00" [kernel_qrf_0.cpp:86]   --->   Operation 156 'select' 'select_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.23ns)   --->   "store double %select_ln86, double* %Q_re_addr, align 16" [kernel_qrf_0.cpp:86]   --->   Operation 157 'store' <Predicate = (!icmp_ln84)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 158 'br' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%R_re_addr_1 = getelementptr [10000 x double]* %R_re, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:85]   --->   Operation 159 'getelementptr' 'R_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%R_im_addr_1 = getelementptr [10000 x double]* %R_im, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:85]   --->   Operation 160 'getelementptr' 'R_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%Q_im_addr = getelementptr [10000 x double]* %Q_im, i64 0, i64 %zext_ln85_1" [kernel_qrf_0.cpp:86]   --->   Operation 161 'getelementptr' 'Q_im_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/2] (1.23ns)   --->   "%A_re_load = load double* %A_re_addr, align 8" [kernel_qrf_0.cpp:85]   --->   Operation 162 'load' 'A_re_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 163 [1/1] (1.23ns)   --->   "store double %A_re_load, double* %R_re_addr_1, align 16" [kernel_qrf_0.cpp:85]   --->   Operation 163 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 164 [1/2] (1.23ns)   --->   "%A_im_load = load double* %A_im_addr, align 8" [kernel_qrf_0.cpp:85]   --->   Operation 164 'load' 'A_im_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 165 [1/1] (1.23ns)   --->   "store double %A_im_load, double* %R_im_addr_1, align 8" [kernel_qrf_0.cpp:85]   --->   Operation 165 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 166 [1/1] (1.23ns)   --->   "store double 0.000000e+00, double* %Q_im_addr, align 8" [kernel_qrf_0.cpp:86]   --->   Operation 166 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader7" [kernel_qrf_0.cpp:84]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.83>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%i8_0 = phi i7 [ %i_1, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 168 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%phi_mul2729 = phi i14 [ %add_ln89, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]" [kernel_qrf_0.cpp:89]   --->   Operation 169 'phi' 'phi_mul2729' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.83ns)   --->   "%add_ln89 = add i14 %phi_mul2729, 100" [kernel_qrf_0.cpp:89]   --->   Operation 170 'add' 'add_ln89' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %i8_0 to i32" [kernel_qrf_0.cpp:89]   --->   Operation 171 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.81ns)   --->   "%icmp_ln89 = icmp eq i7 %i8_0, -29" [kernel_qrf_0.cpp:89]   --->   Operation 172 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 99, i64 99, i64 99)"   --->   Operation 173 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i8_0, 1" [kernel_qrf_0.cpp:89]   --->   Operation 174 'add' 'i_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader4.preheader, label %.preheader5.preheader" [kernel_qrf_0.cpp:89]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i7 %i8_0 to i15" [kernel_qrf_0.cpp:93]   --->   Operation 176 'zext' 'zext_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i7 %i8_0 to i14" [kernel_qrf_0.cpp:93]   --->   Operation 177 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.83ns)   --->   "%add_ln93 = add i14 %phi_mul2729, %zext_ln93_1" [kernel_qrf_0.cpp:93]   --->   Operation 178 'add' 'add_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i14 %add_ln93 to i64" [kernel_qrf_0.cpp:93]   --->   Operation 179 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%R_re_addr = getelementptr [10000 x double]* %R_re, i64 0, i64 %zext_ln93_2" [kernel_qrf_0.cpp:93]   --->   Operation 180 'getelementptr' 'R_re_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%R_im_addr = getelementptr [10000 x double]* %R_im, i64 0, i64 %zext_ln93_2" [kernel_qrf_0.cpp:93]   --->   Operation 181 'getelementptr' 'R_im_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.65ns)   --->   "br label %.preheader5" [kernel_qrf_0.cpp:90]   --->   Operation 182 'br' <Predicate = (!icmp_ln89)> <Delay = 0.65>
ST_5 : Operation 183 [1/1] (0.65ns)   --->   "br label %.preheader4" [kernel_qrf_0.cpp:108]   --->   Operation 183 'br' <Predicate = (icmp_ln89)> <Delay = 0.65>

State 6 <SV = 3> <Delay = 5.62>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%j9_0_in = phi i32 [ %zext_ln89, %.preheader5.preheader ], [ %j_1, %.preheader5.loopexit ]"   --->   Operation 184 'phi' 'j9_0_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (1.01ns)   --->   "%j_1 = add nsw i32 %j9_0_in, 1" [kernel_qrf_0.cpp:90]   --->   Operation 185 'add' 'j_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.99ns)   --->   "%icmp_ln90 = icmp eq i32 %j9_0_in, 99" [kernel_qrf_0.cpp:90]   --->   Operation 186 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 99, i64 0)"   --->   Operation 187 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.preheader6.loopexit, label %arrayctor.loop11.preheader" [kernel_qrf_0.cpp:90]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [2/2] (1.23ns)   --->   "%tmp_re_2 = load double* %R_re_addr, align 16" [kernel_qrf_0.cpp:93]   --->   Operation 189 'load' 'tmp_re_2' <Predicate = (!icmp_ln90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_6 : Operation 190 [2/2] (1.23ns)   --->   "%tmp_im_2 = load double* %R_im_addr, align 8" [kernel_qrf_0.cpp:93]   --->   Operation 190 'load' 'tmp_im_2' <Predicate = (!icmp_ln90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %j_1 to i15" [kernel_qrf_0.cpp:93]   --->   Operation 191 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln93 = mul i15 100, %trunc_ln93" [kernel_qrf_0.cpp:93]   --->   Operation 192 'mul' 'mul_ln93' <Predicate = (!icmp_ln90)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.84ns)   --->   "%add_ln93_1 = add i15 %mul_ln93, %zext_ln93" [kernel_qrf_0.cpp:93]   --->   Operation 193 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i15 %add_ln93_1 to i64" [kernel_qrf_0.cpp:93]   --->   Operation 194 'sext' 'sext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%R_re_addr_2 = getelementptr [10000 x double]* %R_re, i64 0, i64 %sext_ln93" [kernel_qrf_0.cpp:93]   --->   Operation 195 'getelementptr' 'R_re_addr_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%R_im_addr_2 = getelementptr [10000 x double]* %R_im, i64 0, i64 %sext_ln93" [kernel_qrf_0.cpp:93]   --->   Operation 196 'getelementptr' 'R_im_addr_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (1.23ns)   --->   "%tmp_re_4 = load double* %R_re_addr_2, align 16" [kernel_qrf_0.cpp:93]   --->   Operation 197 'load' 'tmp_re_4' <Predicate = (!icmp_ln90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_6 : Operation 198 [2/2] (1.23ns)   --->   "%tmp_im_4 = load double* %R_im_addr_2, align 8" [kernel_qrf_0.cpp:93]   --->   Operation 198 'load' 'tmp_im_4' <Predicate = (!icmp_ln90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 199 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.27>
ST_7 : Operation 200 [1/2] (1.23ns)   --->   "%tmp_re_2 = load double* %R_re_addr, align 16" [kernel_qrf_0.cpp:93]   --->   Operation 200 'load' 'tmp_re_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_7 : Operation 201 [1/2] (1.23ns)   --->   "%tmp_im_2 = load double* %R_im_addr, align 8" [kernel_qrf_0.cpp:93]   --->   Operation 201 'load' 'tmp_im_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_7 : Operation 202 [1/2] (1.23ns)   --->   "%tmp_re_4 = load double* %R_re_addr_2, align 16" [kernel_qrf_0.cpp:93]   --->   Operation 202 'load' 'tmp_re_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_7 : Operation 203 [1/2] (1.23ns)   --->   "%tmp_im_4 = load double* %R_im_addr_2, align 8" [kernel_qrf_0.cpp:93]   --->   Operation 203 'load' 'tmp_im_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_7 : Operation 204 [5/5] (7.04ns)   --->   "%m1 = fmul double %tmp_re_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 204 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [5/5] (7.04ns)   --->   "%m2 = fmul double %tmp_im_2, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 205 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [5/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 206 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [5/5] (7.04ns)   --->   "%m1_1 = fmul double %tmp_re_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 207 'dmul' 'm1_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [5/5] (7.04ns)   --->   "%m2_1 = fmul double %tmp_im_4, %tmp_im_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 208 'dmul' 'm2_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [5/5] (7.04ns)   --->   "%m3_5 = fmul double %tmp_im_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 209 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.04>
ST_8 : Operation 210 [4/5] (7.04ns)   --->   "%m1 = fmul double %tmp_re_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 210 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [4/5] (7.04ns)   --->   "%m2 = fmul double %tmp_im_2, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 211 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [4/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 212 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [4/5] (7.04ns)   --->   "%m1_1 = fmul double %tmp_re_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 213 'dmul' 'm1_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [4/5] (7.04ns)   --->   "%m2_1 = fmul double %tmp_im_4, %tmp_im_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 214 'dmul' 'm2_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [4/5] (7.04ns)   --->   "%m3_5 = fmul double %tmp_im_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 215 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.04>
ST_9 : Operation 216 [3/5] (7.04ns)   --->   "%m1 = fmul double %tmp_re_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 216 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [3/5] (7.04ns)   --->   "%m2 = fmul double %tmp_im_2, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 217 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [3/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 218 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [3/5] (7.04ns)   --->   "%m1_1 = fmul double %tmp_re_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 219 'dmul' 'm1_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [3/5] (7.04ns)   --->   "%m2_1 = fmul double %tmp_im_4, %tmp_im_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 220 'dmul' 'm2_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [3/5] (7.04ns)   --->   "%m3_5 = fmul double %tmp_im_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 221 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.04>
ST_10 : Operation 222 [2/5] (7.04ns)   --->   "%m1 = fmul double %tmp_re_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 222 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [2/5] (7.04ns)   --->   "%m2 = fmul double %tmp_im_2, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 223 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [2/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 224 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [2/5] (7.04ns)   --->   "%m1_1 = fmul double %tmp_re_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 225 'dmul' 'm1_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [2/5] (7.04ns)   --->   "%m2_1 = fmul double %tmp_im_4, %tmp_im_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 226 'dmul' 'm2_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [2/5] (7.04ns)   --->   "%m3_5 = fmul double %tmp_im_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 227 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.04>
ST_11 : Operation 228 [1/5] (7.04ns)   --->   "%m1 = fmul double %tmp_re_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 228 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/5] (7.04ns)   --->   "%m2 = fmul double %tmp_im_2, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 229 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im_2, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 230 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/5] (7.04ns)   --->   "%m1_1 = fmul double %tmp_re_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 231 'dmul' 'm1_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/5] (7.04ns)   --->   "%m2_1 = fmul double %tmp_im_4, %tmp_im_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 232 'dmul' 'm2_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/5] (7.04ns)   --->   "%m3_5 = fmul double %tmp_im_4, %tmp_re_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 233 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.06>
ST_12 : Operation 234 [5/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 234 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [5/5] (5.06ns)   --->   "%sum_im = fadd double %m3_4, %m3_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 235 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [5/5] (5.06ns)   --->   "%sum_re_1 = fsub double %m1_1, %m2_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 236 'dsub' 'sum_re_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [5/5] (5.06ns)   --->   "%sum_im_1 = fadd double %m3_5, %m3_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 237 'dadd' 'sum_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.06>
ST_13 : Operation 238 [4/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 238 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [4/5] (5.06ns)   --->   "%sum_im = fadd double %m3_4, %m3_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 239 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [4/5] (5.06ns)   --->   "%sum_re_1 = fsub double %m1_1, %m2_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 240 'dsub' 'sum_re_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [4/5] (5.06ns)   --->   "%sum_im_1 = fadd double %m3_5, %m3_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 241 'dadd' 'sum_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 5.06>
ST_14 : Operation 242 [3/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 242 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [3/5] (5.06ns)   --->   "%sum_im = fadd double %m3_4, %m3_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 243 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [3/5] (5.06ns)   --->   "%sum_re_1 = fsub double %m1_1, %m2_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 244 'dsub' 'sum_re_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [3/5] (5.06ns)   --->   "%sum_im_1 = fadd double %m3_5, %m3_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 245 'dadd' 'sum_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 5.06>
ST_15 : Operation 246 [2/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 246 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [2/5] (5.06ns)   --->   "%sum_im = fadd double %m3_4, %m3_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 247 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [2/5] (5.06ns)   --->   "%sum_re_1 = fsub double %m1_1, %m2_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 248 'dsub' 'sum_re_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [2/5] (5.06ns)   --->   "%sum_im_1 = fadd double %m3_5, %m3_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 249 'dadd' 'sum_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 5.06>
ST_16 : Operation 250 [1/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 250 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/5] (5.06ns)   --->   "%sum_im = fadd double %m3_4, %m3_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 251 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/5] (5.06ns)   --->   "%sum_re_1 = fsub double %m1_1, %m2_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 252 'dsub' 'sum_re_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/5] (5.06ns)   --->   "%sum_im_1 = fadd double %m3_5, %m3_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 253 'dadd' 'sum_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 5.06>
ST_17 : Operation 254 [5/5] (5.06ns)   --->   "%x = fadd double %sum_re_1, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 254 'dadd' 'x' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [5/5] (5.06ns)   --->   "%temp_im_1 = fadd double %sum_im_1, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 255 'dadd' 'temp_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 5.06>
ST_18 : Operation 256 [4/5] (5.06ns)   --->   "%x = fadd double %sum_re_1, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 256 'dadd' 'x' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [4/5] (5.06ns)   --->   "%temp_im_1 = fadd double %sum_im_1, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 257 'dadd' 'temp_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 5.06>
ST_19 : Operation 258 [3/5] (5.06ns)   --->   "%x = fadd double %sum_re_1, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 258 'dadd' 'x' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 259 [3/5] (5.06ns)   --->   "%temp_im_1 = fadd double %sum_im_1, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 259 'dadd' 'temp_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.06>
ST_20 : Operation 260 [2/5] (5.06ns)   --->   "%x = fadd double %sum_re_1, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 260 'dadd' 'x' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [2/5] (5.06ns)   --->   "%temp_im_1 = fadd double %sum_im_1, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 261 'dadd' 'temp_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 5.06>
ST_21 : Operation 262 [1/5] (5.06ns)   --->   "%x = fadd double %sum_re_1, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 262 'dadd' 'x' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/5] (5.06ns)   --->   "%temp_im_1 = fadd double %sum_im_1, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93]   --->   Operation 263 'dadd' 'temp_im_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 7.04>
ST_22 : Operation 264 [5/5] (7.04ns)   --->   "%tmp_i = fmul double %x, %x" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 264 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [5/5] (7.04ns)   --->   "%tmp_i_10 = fmul double %temp_im_1, %temp_im_1" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 265 'dmul' 'tmp_i_10' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 7.04>
ST_23 : Operation 266 [4/5] (7.04ns)   --->   "%tmp_i = fmul double %x, %x" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 266 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [4/5] (7.04ns)   --->   "%tmp_i_10 = fmul double %temp_im_1, %temp_im_1" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 267 'dmul' 'tmp_i_10' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 7.04>
ST_24 : Operation 268 [3/5] (7.04ns)   --->   "%tmp_i = fmul double %x, %x" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 268 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [3/5] (7.04ns)   --->   "%tmp_i_10 = fmul double %temp_im_1, %temp_im_1" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 269 'dmul' 'tmp_i_10' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 7.04>
ST_25 : Operation 270 [2/5] (7.04ns)   --->   "%tmp_i = fmul double %x, %x" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 270 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [2/5] (7.04ns)   --->   "%tmp_i_10 = fmul double %temp_im_1, %temp_im_1" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 271 'dmul' 'tmp_i_10' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.04>
ST_26 : Operation 272 [1/5] (7.04ns)   --->   "%tmp_i = fmul double %x, %x" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 272 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 273 [1/5] (7.04ns)   --->   "%tmp_i_10 = fmul double %temp_im_1, %temp_im_1" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 273 'dmul' 'tmp_i_10' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 5.06>
ST_27 : Operation 274 [5/5] (5.06ns)   --->   "%temp2 = fadd double %tmp_i, %tmp_i_10" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 274 'dadd' 'temp2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 5.06>
ST_28 : Operation 275 [4/5] (5.06ns)   --->   "%temp2 = fadd double %tmp_i, %tmp_i_10" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 275 'dadd' 'temp2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 5.06>
ST_29 : Operation 276 [3/5] (5.06ns)   --->   "%temp2 = fadd double %tmp_i, %tmp_i_10" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 276 'dadd' 'temp2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 5.06>
ST_30 : Operation 277 [2/5] (5.06ns)   --->   "%temp2 = fadd double %tmp_i, %tmp_i_10" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 277 'dadd' 'temp2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 5.06>
ST_31 : Operation 278 [1/5] (5.06ns)   --->   "%temp2 = fadd double %tmp_i, %tmp_i_10" [kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93]   --->   Operation 278 'dadd' 'temp2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 6.63>
ST_32 : Operation 279 [21/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 279 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 30> <Delay = 6.63>
ST_33 : Operation 280 [20/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 280 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 31> <Delay = 6.63>
ST_34 : Operation 281 [19/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 281 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 32> <Delay = 6.63>
ST_35 : Operation 282 [18/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 282 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 33> <Delay = 6.63>
ST_36 : Operation 283 [17/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 283 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 34> <Delay = 6.63>
ST_37 : Operation 284 [16/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 284 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 35> <Delay = 6.63>
ST_38 : Operation 285 [15/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 285 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 36> <Delay = 6.63>
ST_39 : Operation 286 [14/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 286 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 37> <Delay = 6.63>
ST_40 : Operation 287 [13/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 287 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 38> <Delay = 6.63>
ST_41 : Operation 288 [12/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 288 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 39> <Delay = 6.63>
ST_42 : Operation 289 [11/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 289 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 40> <Delay = 6.63>
ST_43 : Operation 290 [10/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 290 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 41> <Delay = 6.63>
ST_44 : Operation 291 [9/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 291 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 42> <Delay = 6.63>
ST_45 : Operation 292 [8/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 292 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 43> <Delay = 6.63>
ST_46 : Operation 293 [7/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 293 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 44> <Delay = 6.63>
ST_47 : Operation 294 [6/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 294 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 45> <Delay = 6.63>
ST_48 : Operation 295 [5/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 295 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 46> <Delay = 6.63>
ST_49 : Operation 296 [4/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 296 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 47> <Delay = 6.63>
ST_50 : Operation 297 [3/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 297 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 48> <Delay = 6.63>
ST_51 : Operation 298 [2/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 298 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 49> <Delay = 6.63>
ST_52 : Operation 299 [1/21] (6.63ns)   --->   "%r = call double @llvm.sqrt.f64(double %temp2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93]   --->   Operation 299 'dsqrt' 'r' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 50> <Delay = 5.06>
ST_53 : Operation 300 [5/5] (5.06ns)   --->   "%x_assign_1 = fadd double %r, %x" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 300 'dadd' 'x_assign_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 301 [5/5] (5.06ns)   --->   "%x_assign_2 = fsub double %r, %x" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 301 'dsub' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 5.06>
ST_54 : Operation 302 [4/5] (5.06ns)   --->   "%x_assign_1 = fadd double %r, %x" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 302 'dadd' 'x_assign_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 303 [4/5] (5.06ns)   --->   "%x_assign_2 = fsub double %r, %x" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 303 'dsub' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 5.06>
ST_55 : Operation 304 [3/5] (5.06ns)   --->   "%x_assign_1 = fadd double %r, %x" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 304 'dadd' 'x_assign_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 305 [3/5] (5.06ns)   --->   "%x_assign_2 = fsub double %r, %x" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 305 'dsub' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 5.06>
ST_56 : Operation 306 [2/5] (5.06ns)   --->   "%x_assign_1 = fadd double %r, %x" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 306 'dadd' 'x_assign_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 307 [2/5] (5.06ns)   --->   "%x_assign_2 = fsub double %r, %x" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 307 'dsub' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 5.06>
ST_57 : Operation 308 [1/5] (5.06ns)   --->   "%x_assign_1 = fadd double %r, %x" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 308 'dadd' 'x_assign_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 309 [1/5] (5.06ns)   --->   "%x_assign_2 = fsub double %r, %x" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 309 'dsub' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 6.63>
ST_58 : Operation 310 [21/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 310 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 311 [21/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 311 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 56> <Delay = 6.63>
ST_59 : Operation 312 [20/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 312 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 313 [20/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 313 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 57> <Delay = 6.63>
ST_60 : Operation 314 [19/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 314 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 315 [19/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 315 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 58> <Delay = 6.63>
ST_61 : Operation 316 [18/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 316 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 317 [18/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 317 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 59> <Delay = 6.63>
ST_62 : Operation 318 [17/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 318 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 319 [17/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 319 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 60> <Delay = 6.63>
ST_63 : Operation 320 [16/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 320 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 321 [16/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 321 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 61> <Delay = 6.63>
ST_64 : Operation 322 [15/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 322 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 323 [15/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 323 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 62> <Delay = 6.63>
ST_65 : Operation 324 [14/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 324 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 325 [14/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 325 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 63> <Delay = 6.63>
ST_66 : Operation 326 [13/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 326 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 327 [13/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 327 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 64> <Delay = 6.63>
ST_67 : Operation 328 [12/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 328 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 329 [12/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 329 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 65> <Delay = 6.63>
ST_68 : Operation 330 [11/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 330 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 331 [11/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 331 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 66> <Delay = 6.63>
ST_69 : Operation 332 [10/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 332 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 333 [10/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 333 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 67> <Delay = 6.63>
ST_70 : Operation 334 [9/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 334 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 335 [9/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 335 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 68> <Delay = 6.63>
ST_71 : Operation 336 [8/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 336 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 337 [8/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 337 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 69> <Delay = 6.63>
ST_72 : Operation 338 [7/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 338 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 339 [7/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 339 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 70> <Delay = 6.63>
ST_73 : Operation 340 [6/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 340 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 341 [6/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 341 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 71> <Delay = 6.63>
ST_74 : Operation 342 [5/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 342 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 343 [5/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 343 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 72> <Delay = 6.63>
ST_75 : Operation 344 [4/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 344 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 345 [4/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 345 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 73> <Delay = 6.63>
ST_76 : Operation 346 [3/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 346 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 347 [3/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 347 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 74> <Delay = 6.63>
ST_77 : Operation 348 [2/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 348 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 349 [2/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 349 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 75> <Delay = 6.63>
ST_78 : Operation 350 [1/21] (6.63ns)   --->   "%tmp_i_i = call double @llvm.sqrt.f64(double %x_assign_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 350 'dsqrt' 'tmp_i_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 351 [1/21] (6.63ns)   --->   "%tmp_i1_i = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 351 'dsqrt' 'tmp_i1_i' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 76> <Delay = 7.04>
ST_79 : Operation 352 [5/5] (7.04ns)   --->   "%cosx = fmul double %tmp_i_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 352 'dmul' 'cosx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 353 [5/5] (7.04ns)   --->   "%sinx = fmul double %tmp_i1_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 353 'dmul' 'sinx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 7.04>
ST_80 : Operation 354 [4/5] (7.04ns)   --->   "%cosx = fmul double %tmp_i_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 354 'dmul' 'cosx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 355 [4/5] (7.04ns)   --->   "%sinx = fmul double %tmp_i1_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 355 'dmul' 'sinx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 7.04>
ST_81 : Operation 356 [3/5] (7.04ns)   --->   "%cosx = fmul double %tmp_i_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 356 'dmul' 'cosx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 357 [3/5] (7.04ns)   --->   "%sinx = fmul double %tmp_i1_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 357 'dmul' 'sinx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 7.04>
ST_82 : Operation 358 [2/5] (7.04ns)   --->   "%cosx = fmul double %tmp_i_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 358 'dmul' 'cosx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 359 [2/5] (7.04ns)   --->   "%sinx = fmul double %tmp_i1_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 359 'dmul' 'sinx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 7.04>
ST_83 : Operation 360 [1/5] (7.04ns)   --->   "%cosx = fmul double %tmp_i_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93]   --->   Operation 360 'dmul' 'cosx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 361 [1/5] (7.04ns)   --->   "%sinx = fmul double %tmp_i1_i, 0x3FE6A09E667F3BCC" [kernel_qrf_0.cpp:58->kernel_qrf_0.cpp:93]   --->   Operation 361 'dmul' 'sinx' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 7.42>
ST_84 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln329_1 = bitcast double %sinx to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:154->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 362 'bitcast' 'bitcast_ln329_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 363 [1/1] (0.37ns)   --->   "%xor_ln329_1 = xor i64 %bitcast_ln329_1, -9223372036854775808" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:154->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 363 'xor' 'xor_ln329_1' <Predicate = true> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 364 [1/1] (0.00ns)   --->   "%conj_im = bitcast i64 %xor_ln329_1 to double" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:154->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 364 'bitcast' 'conj_im' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 365 [5/5] (7.04ns)   --->   "%m1_2 = fmul double %cosx, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 365 'dmul' 'm1_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 366 [5/5] (7.04ns)   --->   "%m2_2 = fmul double %conj_im, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 366 'dmul' 'm2_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 367 [5/5] (7.04ns)   --->   "%m3 = fmul double %conj_im, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 367 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 368 [5/5] (7.04ns)   --->   "%m4_2 = fmul double %cosx, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 368 'dmul' 'm4_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 369 [5/5] (7.04ns)   --->   "%m1_3 = fmul double %cosx, %cosx" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 369 'dmul' 'm1_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 370 [5/5] (7.04ns)   --->   "%m2_3 = fmul double %sinx, %conj_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 370 'dmul' 'm2_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln211 = bitcast double %tmp_re_4 to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 371 'bitcast' 'bitcast_ln211' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 372 [1/1] (0.37ns)   --->   "%xor_ln211 = xor i64 %bitcast_ln211, -9223372036854775808" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 372 'xor' 'xor_ln211' <Predicate = true> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_re_5 = bitcast i64 %xor_ln211 to double" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 373 'bitcast' 'tmp_re_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln212 = bitcast double %tmp_im_4 to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 374 'bitcast' 'bitcast_ln212' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 375 [1/1] (0.37ns)   --->   "%xor_ln212 = xor i64 %bitcast_ln212, -9223372036854775808" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 375 'xor' 'xor_ln212' <Predicate = true> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_im_5 = bitcast i64 %xor_ln212 to double" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 376 'bitcast' 'tmp_im_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 377 [5/5] (7.04ns)   --->   "%m1_4 = fmul double %cosx, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 377 'dmul' 'm1_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 378 [5/5] (7.04ns)   --->   "%m2_4 = fmul double %conj_im, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 378 'dmul' 'm2_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 379 [5/5] (7.04ns)   --->   "%m3_1 = fmul double %conj_im, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 379 'dmul' 'm3_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 380 [5/5] (7.04ns)   --->   "%m4_3 = fmul double %cosx, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 380 'dmul' 'm4_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 7.04>
ST_85 : Operation 381 [4/5] (7.04ns)   --->   "%m1_2 = fmul double %cosx, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 381 'dmul' 'm1_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 382 [4/5] (7.04ns)   --->   "%m2_2 = fmul double %conj_im, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 382 'dmul' 'm2_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 383 [4/5] (7.04ns)   --->   "%m3 = fmul double %conj_im, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 383 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 384 [4/5] (7.04ns)   --->   "%m4_2 = fmul double %cosx, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 384 'dmul' 'm4_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 385 [4/5] (7.04ns)   --->   "%m1_3 = fmul double %cosx, %cosx" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 385 'dmul' 'm1_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 386 [4/5] (7.04ns)   --->   "%m2_3 = fmul double %sinx, %conj_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 386 'dmul' 'm2_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 387 [4/5] (7.04ns)   --->   "%m1_4 = fmul double %cosx, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 387 'dmul' 'm1_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 388 [4/5] (7.04ns)   --->   "%m2_4 = fmul double %conj_im, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 388 'dmul' 'm2_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 389 [4/5] (7.04ns)   --->   "%m3_1 = fmul double %conj_im, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 389 'dmul' 'm3_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 390 [4/5] (7.04ns)   --->   "%m4_3 = fmul double %cosx, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 390 'dmul' 'm4_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 83> <Delay = 7.04>
ST_86 : Operation 391 [3/5] (7.04ns)   --->   "%m1_2 = fmul double %cosx, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 391 'dmul' 'm1_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 392 [3/5] (7.04ns)   --->   "%m2_2 = fmul double %conj_im, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 392 'dmul' 'm2_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 393 [3/5] (7.04ns)   --->   "%m3 = fmul double %conj_im, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 393 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 394 [3/5] (7.04ns)   --->   "%m4_2 = fmul double %cosx, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 394 'dmul' 'm4_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 395 [3/5] (7.04ns)   --->   "%m1_3 = fmul double %cosx, %cosx" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 395 'dmul' 'm1_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 396 [3/5] (7.04ns)   --->   "%m2_3 = fmul double %sinx, %conj_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 396 'dmul' 'm2_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 397 [3/5] (7.04ns)   --->   "%m1_4 = fmul double %cosx, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 397 'dmul' 'm1_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 398 [3/5] (7.04ns)   --->   "%m2_4 = fmul double %conj_im, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 398 'dmul' 'm2_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 399 [3/5] (7.04ns)   --->   "%m3_1 = fmul double %conj_im, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 399 'dmul' 'm3_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 400 [3/5] (7.04ns)   --->   "%m4_3 = fmul double %cosx, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 400 'dmul' 'm4_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 7.04>
ST_87 : Operation 401 [2/5] (7.04ns)   --->   "%m1_2 = fmul double %cosx, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 401 'dmul' 'm1_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 402 [2/5] (7.04ns)   --->   "%m2_2 = fmul double %conj_im, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 402 'dmul' 'm2_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 403 [2/5] (7.04ns)   --->   "%m3 = fmul double %conj_im, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 403 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 404 [2/5] (7.04ns)   --->   "%m4_2 = fmul double %cosx, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 404 'dmul' 'm4_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 405 [2/5] (7.04ns)   --->   "%m1_3 = fmul double %cosx, %cosx" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 405 'dmul' 'm1_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 406 [2/5] (7.04ns)   --->   "%m2_3 = fmul double %sinx, %conj_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 406 'dmul' 'm2_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 407 [2/5] (7.04ns)   --->   "%m1_4 = fmul double %cosx, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 407 'dmul' 'm1_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 408 [2/5] (7.04ns)   --->   "%m2_4 = fmul double %conj_im, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 408 'dmul' 'm2_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 409 [2/5] (7.04ns)   --->   "%m3_1 = fmul double %conj_im, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 409 'dmul' 'm3_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 410 [2/5] (7.04ns)   --->   "%m4_3 = fmul double %cosx, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 410 'dmul' 'm4_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 7.04>
ST_88 : Operation 411 [1/5] (7.04ns)   --->   "%m1_2 = fmul double %cosx, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 411 'dmul' 'm1_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 412 [1/5] (7.04ns)   --->   "%m2_2 = fmul double %conj_im, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 412 'dmul' 'm2_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 413 [1/5] (7.04ns)   --->   "%m3 = fmul double %conj_im, %tmp_re_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 413 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 414 [1/5] (7.04ns)   --->   "%m4_2 = fmul double %cosx, %tmp_im_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 414 'dmul' 'm4_2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 415 [1/5] (7.04ns)   --->   "%m1_3 = fmul double %cosx, %cosx" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 415 'dmul' 'm1_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 416 [1/5] (7.04ns)   --->   "%m2_3 = fmul double %sinx, %conj_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 416 'dmul' 'm2_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 417 [1/5] (7.04ns)   --->   "%m1_4 = fmul double %cosx, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 417 'dmul' 'm1_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 418 [1/5] (7.04ns)   --->   "%m2_4 = fmul double %conj_im, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 418 'dmul' 'm2_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 419 [1/5] (7.04ns)   --->   "%m3_1 = fmul double %conj_im, %tmp_re_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 419 'dmul' 'm3_1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 420 [1/5] (7.04ns)   --->   "%m4_3 = fmul double %cosx, %tmp_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 420 'dmul' 'm4_3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 86> <Delay = 5.06>
ST_89 : Operation 421 [5/5] (5.06ns)   --->   "%sum_re_2 = fsub double %m1_2, %m2_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 421 'dsub' 'sum_re_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 422 [5/5] (5.06ns)   --->   "%sum_im_2 = fadd double %m3, %m4_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 422 'dadd' 'sum_im_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 423 [5/5] (5.06ns)   --->   "%sum_re_3 = fsub double %m1_3, %m2_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 423 'dsub' 'sum_re_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 424 [5/5] (5.06ns)   --->   "%sum_re_4 = fsub double %m1_4, %m2_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 424 'dsub' 'sum_re_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 425 [5/5] (5.06ns)   --->   "%sum_im_3 = fadd double %m3_1, %m4_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 425 'dadd' 'sum_im_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 87> <Delay = 5.06>
ST_90 : Operation 426 [4/5] (5.06ns)   --->   "%sum_re_2 = fsub double %m1_2, %m2_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 426 'dsub' 'sum_re_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 427 [4/5] (5.06ns)   --->   "%sum_im_2 = fadd double %m3, %m4_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 427 'dadd' 'sum_im_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 428 [4/5] (5.06ns)   --->   "%sum_re_3 = fsub double %m1_3, %m2_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 428 'dsub' 'sum_re_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 429 [4/5] (5.06ns)   --->   "%sum_re_4 = fsub double %m1_4, %m2_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 429 'dsub' 'sum_re_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 430 [4/5] (5.06ns)   --->   "%sum_im_3 = fadd double %m3_1, %m4_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 430 'dadd' 'sum_im_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 88> <Delay = 5.06>
ST_91 : Operation 431 [3/5] (5.06ns)   --->   "%sum_re_2 = fsub double %m1_2, %m2_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 431 'dsub' 'sum_re_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 432 [3/5] (5.06ns)   --->   "%sum_im_2 = fadd double %m3, %m4_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 432 'dadd' 'sum_im_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 433 [3/5] (5.06ns)   --->   "%sum_re_3 = fsub double %m1_3, %m2_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 433 'dsub' 'sum_re_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 434 [3/5] (5.06ns)   --->   "%sum_re_4 = fsub double %m1_4, %m2_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 434 'dsub' 'sum_re_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 435 [3/5] (5.06ns)   --->   "%sum_im_3 = fadd double %m3_1, %m4_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 435 'dadd' 'sum_im_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 89> <Delay = 5.06>
ST_92 : Operation 436 [2/5] (5.06ns)   --->   "%sum_re_2 = fsub double %m1_2, %m2_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 436 'dsub' 'sum_re_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 437 [2/5] (5.06ns)   --->   "%sum_im_2 = fadd double %m3, %m4_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 437 'dadd' 'sum_im_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 438 [2/5] (5.06ns)   --->   "%sum_re_3 = fsub double %m1_3, %m2_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 438 'dsub' 'sum_re_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 439 [2/5] (5.06ns)   --->   "%sum_re_4 = fsub double %m1_4, %m2_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 439 'dsub' 'sum_re_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 440 [2/5] (5.06ns)   --->   "%sum_im_3 = fadd double %m3_1, %m4_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 440 'dadd' 'sum_im_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 5.06>
ST_93 : Operation 441 [1/5] (5.06ns)   --->   "%sum_re_2 = fsub double %m1_2, %m2_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 441 'dsub' 'sum_re_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 442 [1/5] (5.06ns)   --->   "%sum_im_2 = fadd double %m3, %m4_2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 442 'dadd' 'sum_im_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 443 [1/5] (5.06ns)   --->   "%sum_re_3 = fsub double %m1_3, %m2_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:156->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 443 'dsub' 'sum_re_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 444 [1/5] (5.06ns)   --->   "%sum_re_4 = fsub double %m1_4, %m2_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 444 'dsub' 'sum_re_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 445 [1/5] (5.06ns)   --->   "%sum_im_3 = fadd double %m3_1, %m4_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 445 'dadd' 'sum_im_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 7.99>
ST_94 : Operation 446 [17/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 446 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 447 [17/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 447 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 448 [17/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 448 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 449 [17/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 449 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 92> <Delay = 7.99>
ST_95 : Operation 450 [16/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 450 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 451 [16/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 451 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 452 [16/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 452 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 453 [16/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 453 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 93> <Delay = 7.99>
ST_96 : Operation 454 [15/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 454 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 455 [15/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 455 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 456 [15/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 456 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 457 [15/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 457 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 94> <Delay = 7.99>
ST_97 : Operation 458 [14/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 458 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 459 [14/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 459 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 460 [14/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 460 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 461 [14/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 461 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 7.99>
ST_98 : Operation 462 [13/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 462 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 463 [13/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 463 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 464 [13/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 464 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 465 [13/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 465 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 7.99>
ST_99 : Operation 466 [12/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 466 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 467 [12/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 467 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 468 [12/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 468 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 469 [12/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 469 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 7.99>
ST_100 : Operation 470 [11/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 470 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 471 [11/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 471 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 472 [11/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 472 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 473 [11/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 473 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 98> <Delay = 7.99>
ST_101 : Operation 474 [10/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 474 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 475 [10/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 475 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 476 [10/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 476 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 477 [10/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 477 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 99> <Delay = 7.99>
ST_102 : Operation 478 [9/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 478 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 479 [9/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 479 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 480 [9/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 480 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 481 [9/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 481 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 7.99>
ST_103 : Operation 482 [8/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 482 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 483 [8/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 483 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 484 [8/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 484 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 485 [8/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 485 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 7.99>
ST_104 : Operation 486 [7/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 486 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 487 [7/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 487 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 488 [7/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 488 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 489 [7/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 489 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 7.99>
ST_105 : Operation 490 [6/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 490 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 491 [6/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 491 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 492 [6/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 492 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 493 [6/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 493 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 7.99>
ST_106 : Operation 494 [5/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 494 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 495 [5/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 495 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 496 [5/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 496 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 497 [5/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 497 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 7.99>
ST_107 : Operation 498 [4/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 498 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 499 [4/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 499 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 500 [4/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 500 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 501 [4/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 501 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 7.99>
ST_108 : Operation 502 [3/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 502 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 503 [3/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 503 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 504 [3/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 504 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 505 [3/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 505 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 7.99>
ST_109 : Operation 506 [2/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 506 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 507 [2/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 507 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 508 [2/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 508 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 509 [2/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 509 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 7.99>
ST_110 : Operation 510 [1/17] (7.99ns)   --->   "%cos_theta_re = fdiv double %sum_re_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 510 'ddiv' 'cos_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 511 [1/17] (7.99ns)   --->   "%cos_theta_im = fdiv double %sum_im_2, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93]   --->   Operation 511 'ddiv' 'cos_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 512 [1/17] (7.99ns)   --->   "%sin_theta_re = fdiv double %sum_re_4, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 512 'ddiv' 'sin_theta_re' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 513 [1/17] (7.99ns)   --->   "%sin_theta_im = fdiv double %sum_im_3, %sum_re_3" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:158->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:61->kernel_qrf_0.cpp:93]   --->   Operation 513 'ddiv' 'sin_theta_im' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 3.18>
ST_111 : Operation 514 [2/2] (3.18ns)   --->   "call fastcc void @MalM([10000 x double]* %R_re, i7 %i8_0, [10000 x double]* %R_im, i7 %i8_0, i32 %j_1, i32 %j_1, double %cos_theta_re, double %cos_theta_im, double %sin_theta_re, double %sin_theta_im, [100 x double]* %temp1i_0, [100 x double]* %temp1i_1, [100 x double]* %temp1j_0, [100 x double]* %temp1j_1)" [kernel_qrf_0.cpp:98]   --->   Operation 514 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 515 [2/2] (3.18ns)   --->   "call fastcc void @MalM([10000 x double]* %Q_re, i7 %i8_0, [10000 x double]* %Q_im, i7 %i8_0, i32 %j_1, i32 %j_1, double %cos_theta_re, double %cos_theta_im, double %sin_theta_re, double %sin_theta_im, [100 x double]* %temp2i_0, [100 x double]* %temp2i_1, [100 x double]* %temp2j_0, [100 x double]* %temp2j_1)" [kernel_qrf_0.cpp:99]   --->   Operation 515 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 109> <Delay = 0.65>
ST_112 : Operation 516 [1/2] (0.00ns)   --->   "call fastcc void @MalM([10000 x double]* %R_re, i7 %i8_0, [10000 x double]* %R_im, i7 %i8_0, i32 %j_1, i32 %j_1, double %cos_theta_re, double %cos_theta_im, double %sin_theta_re, double %sin_theta_im, [100 x double]* %temp1i_0, [100 x double]* %temp1i_1, [100 x double]* %temp1j_0, [100 x double]* %temp1j_1)" [kernel_qrf_0.cpp:98]   --->   Operation 516 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 517 [1/2] (0.00ns)   --->   "call fastcc void @MalM([10000 x double]* %Q_re, i7 %i8_0, [10000 x double]* %Q_im, i7 %i8_0, i32 %j_1, i32 %j_1, double %cos_theta_re, double %cos_theta_im, double %sin_theta_re, double %sin_theta_im, [100 x double]* %temp2i_0, [100 x double]* %temp2i_1, [100 x double]* %temp2j_0, [100 x double]* %temp2j_1)" [kernel_qrf_0.cpp:99]   --->   Operation 517 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 518 [1/1] (0.65ns)   --->   "br label %1" [kernel_qrf_0.cpp:100]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.65>

State 113 <SV = 110> <Delay = 1.23>
ST_113 : Operation 519 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %arrayctor.loop11.preheader ], [ %k, %2 ]"   --->   Operation 519 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 520 [1/1] (0.81ns)   --->   "%icmp_ln100 = icmp eq i7 %k_0, -28" [kernel_qrf_0.cpp:100]   --->   Operation 520 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 521 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 521 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 522 [1/1] (0.77ns)   --->   "%k = add i7 %k_0, 1" [kernel_qrf_0.cpp:100]   --->   Operation 522 'add' 'k' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader5.loopexit, label %2" [kernel_qrf_0.cpp:100]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i7 %k_0 to i64" [kernel_qrf_0.cpp:101]   --->   Operation 524 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i7 %k_0 to i15" [kernel_qrf_0.cpp:101]   --->   Operation 525 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i7 %k_0 to i14" [kernel_qrf_0.cpp:101]   --->   Operation 526 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 527 [1/1] (0.83ns)   --->   "%add_ln101 = add i14 %phi_mul2729, %zext_ln101_2" [kernel_qrf_0.cpp:101]   --->   Operation 527 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 528 [1/1] (0.84ns)   --->   "%add_ln103 = add i15 %mul_ln93, %zext_ln101_1" [kernel_qrf_0.cpp:103]   --->   Operation 528 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 529 [1/1] (0.00ns)   --->   "%temp1i_0_addr = getelementptr [100 x double]* %temp1i_0, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:101]   --->   Operation 529 'getelementptr' 'temp1i_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 530 [2/2] (1.23ns)   --->   "%temp1i_0_load = load double* %temp1i_0_addr, align 16" [kernel_qrf_0.cpp:101]   --->   Operation 530 'load' 'temp1i_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 531 [1/1] (0.00ns)   --->   "%temp1i_1_addr = getelementptr [100 x double]* %temp1i_1, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:101]   --->   Operation 531 'getelementptr' 'temp1i_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 532 [2/2] (1.23ns)   --->   "%temp1i_1_load = load double* %temp1i_1_addr, align 8" [kernel_qrf_0.cpp:101]   --->   Operation 532 'load' 'temp1i_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 533 [1/1] (0.00ns)   --->   "%temp2i_0_addr = getelementptr [100 x double]* %temp2i_0, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:102]   --->   Operation 533 'getelementptr' 'temp2i_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 534 [2/2] (1.23ns)   --->   "%temp2i_0_load = load double* %temp2i_0_addr, align 16" [kernel_qrf_0.cpp:102]   --->   Operation 534 'load' 'temp2i_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 535 [1/1] (0.00ns)   --->   "%temp2i_1_addr = getelementptr [100 x double]* %temp2i_1, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:102]   --->   Operation 535 'getelementptr' 'temp2i_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 536 [2/2] (1.23ns)   --->   "%temp2i_1_load = load double* %temp2i_1_addr, align 8" [kernel_qrf_0.cpp:102]   --->   Operation 536 'load' 'temp2i_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 537 [1/1] (0.00ns)   --->   "%temp1j_0_addr = getelementptr [100 x double]* %temp1j_0, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:103]   --->   Operation 537 'getelementptr' 'temp1j_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 538 [2/2] (1.23ns)   --->   "%temp1j_0_load = load double* %temp1j_0_addr, align 16" [kernel_qrf_0.cpp:103]   --->   Operation 538 'load' 'temp1j_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 539 [1/1] (0.00ns)   --->   "%temp1j_1_addr = getelementptr [100 x double]* %temp1j_1, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:103]   --->   Operation 539 'getelementptr' 'temp1j_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 540 [2/2] (1.23ns)   --->   "%temp1j_1_load = load double* %temp1j_1_addr, align 8" [kernel_qrf_0.cpp:103]   --->   Operation 540 'load' 'temp1j_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 541 [1/1] (0.00ns)   --->   "%temp2j_0_addr = getelementptr [100 x double]* %temp2j_0, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:104]   --->   Operation 541 'getelementptr' 'temp2j_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 542 [2/2] (1.23ns)   --->   "%temp2j_0_load = load double* %temp2j_0_addr, align 16" [kernel_qrf_0.cpp:104]   --->   Operation 542 'load' 'temp2j_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 543 [1/1] (0.00ns)   --->   "%temp2j_1_addr = getelementptr [100 x double]* %temp2j_1, i64 0, i64 %zext_ln101" [kernel_qrf_0.cpp:104]   --->   Operation 543 'getelementptr' 'temp2j_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_113 : Operation 544 [2/2] (1.23ns)   --->   "%temp2j_1_load = load double* %temp2j_1_addr, align 8" [kernel_qrf_0.cpp:104]   --->   Operation 544 'load' 'temp2j_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_113 : Operation 545 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 545 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 114 <SV = 111> <Delay = 2.47>
ST_114 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i14 %add_ln101 to i64" [kernel_qrf_0.cpp:101]   --->   Operation 546 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 547 [1/1] (0.00ns)   --->   "%R_re_addr_3 = getelementptr [10000 x double]* %R_re, i64 0, i64 %zext_ln101_3" [kernel_qrf_0.cpp:101]   --->   Operation 547 'getelementptr' 'R_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i15 %add_ln103 to i64" [kernel_qrf_0.cpp:103]   --->   Operation 548 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 549 [1/1] (0.00ns)   --->   "%R_re_addr_4 = getelementptr [10000 x double]* %R_re, i64 0, i64 %sext_ln103" [kernel_qrf_0.cpp:103]   --->   Operation 549 'getelementptr' 'R_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 550 [1/1] (0.00ns)   --->   "%R_im_addr_3 = getelementptr [10000 x double]* %R_im, i64 0, i64 %zext_ln101_3" [kernel_qrf_0.cpp:101]   --->   Operation 550 'getelementptr' 'R_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 551 [1/1] (0.00ns)   --->   "%R_im_addr_4 = getelementptr [10000 x double]* %R_im, i64 0, i64 %sext_ln103" [kernel_qrf_0.cpp:103]   --->   Operation 551 'getelementptr' 'R_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 552 [1/1] (0.00ns)   --->   "%Q_re_addr_2 = getelementptr [10000 x double]* %Q_re, i64 0, i64 %zext_ln101_3" [kernel_qrf_0.cpp:102]   --->   Operation 552 'getelementptr' 'Q_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 553 [1/1] (0.00ns)   --->   "%Q_re_addr_3 = getelementptr [10000 x double]* %Q_re, i64 0, i64 %sext_ln103" [kernel_qrf_0.cpp:104]   --->   Operation 553 'getelementptr' 'Q_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 554 [1/1] (0.00ns)   --->   "%Q_im_addr_2 = getelementptr [10000 x double]* %Q_im, i64 0, i64 %zext_ln101_3" [kernel_qrf_0.cpp:102]   --->   Operation 554 'getelementptr' 'Q_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 555 [1/1] (0.00ns)   --->   "%Q_im_addr_3 = getelementptr [10000 x double]* %Q_im, i64 0, i64 %sext_ln103" [kernel_qrf_0.cpp:104]   --->   Operation 555 'getelementptr' 'Q_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 556 [1/2] (1.23ns)   --->   "%temp1i_0_load = load double* %temp1i_0_addr, align 16" [kernel_qrf_0.cpp:101]   --->   Operation 556 'load' 'temp1i_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 557 [1/1] (1.23ns)   --->   "store double %temp1i_0_load, double* %R_re_addr_3, align 16" [kernel_qrf_0.cpp:101]   --->   Operation 557 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 558 [1/2] (1.23ns)   --->   "%temp1i_1_load = load double* %temp1i_1_addr, align 8" [kernel_qrf_0.cpp:101]   --->   Operation 558 'load' 'temp1i_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 559 [1/1] (1.23ns)   --->   "store double %temp1i_1_load, double* %R_im_addr_3, align 8" [kernel_qrf_0.cpp:101]   --->   Operation 559 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 560 [1/2] (1.23ns)   --->   "%temp2i_0_load = load double* %temp2i_0_addr, align 16" [kernel_qrf_0.cpp:102]   --->   Operation 560 'load' 'temp2i_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 561 [1/1] (1.23ns)   --->   "store double %temp2i_0_load, double* %Q_re_addr_2, align 16" [kernel_qrf_0.cpp:102]   --->   Operation 561 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 562 [1/2] (1.23ns)   --->   "%temp2i_1_load = load double* %temp2i_1_addr, align 8" [kernel_qrf_0.cpp:102]   --->   Operation 562 'load' 'temp2i_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 563 [1/1] (1.23ns)   --->   "store double %temp2i_1_load, double* %Q_im_addr_2, align 8" [kernel_qrf_0.cpp:102]   --->   Operation 563 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 564 [1/2] (1.23ns)   --->   "%temp1j_0_load = load double* %temp1j_0_addr, align 16" [kernel_qrf_0.cpp:103]   --->   Operation 564 'load' 'temp1j_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 565 [1/1] (1.23ns)   --->   "store double %temp1j_0_load, double* %R_re_addr_4, align 16" [kernel_qrf_0.cpp:103]   --->   Operation 565 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 566 [1/2] (1.23ns)   --->   "%temp1j_1_load = load double* %temp1j_1_addr, align 8" [kernel_qrf_0.cpp:103]   --->   Operation 566 'load' 'temp1j_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 567 [1/1] (1.23ns)   --->   "store double %temp1j_1_load, double* %R_im_addr_4, align 8" [kernel_qrf_0.cpp:103]   --->   Operation 567 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 568 [1/2] (1.23ns)   --->   "%temp2j_0_load = load double* %temp2j_0_addr, align 16" [kernel_qrf_0.cpp:104]   --->   Operation 568 'load' 'temp2j_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 569 [1/1] (1.23ns)   --->   "store double %temp2j_0_load, double* %Q_re_addr_3, align 16" [kernel_qrf_0.cpp:104]   --->   Operation 569 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 570 [1/2] (1.23ns)   --->   "%temp2j_1_load = load double* %temp2j_1_addr, align 8" [kernel_qrf_0.cpp:104]   --->   Operation 570 'load' 'temp2j_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 571 [1/1] (1.23ns)   --->   "store double %temp2j_1_load, double* %Q_im_addr_3, align 8" [kernel_qrf_0.cpp:104]   --->   Operation 571 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_114 : Operation 572 [1/1] (0.00ns)   --->   "br label %1" [kernel_qrf_0.cpp:100]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>

State 115 <SV = 3> <Delay = 0.81>
ST_115 : Operation 573 [1/1] (0.00ns)   --->   "%i14_0 = phi i7 [ %i_2, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 573 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 574 [1/1] (0.81ns)   --->   "%icmp_ln108 = icmp eq i7 %i14_0, -28" [kernel_qrf_0.cpp:108]   --->   Operation 574 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 575 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 575 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 576 [1/1] (0.77ns)   --->   "%i_2 = add i7 %i14_0, 1" [kernel_qrf_0.cpp:108]   --->   Operation 576 'add' 'i_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 577 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %5, label %.preheader.preheader" [kernel_qrf_0.cpp:108]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %i14_0 to i14" [kernel_qrf_0.cpp:109]   --->   Operation 578 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 579 [1/1] (0.65ns)   --->   "br label %.preheader" [kernel_qrf_0.cpp:109]   --->   Operation 579 'br' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_115 : Operation 580 [1/1] (0.00ns)   --->   "ret void" [kernel_qrf_0.cpp:114]   --->   Operation 580 'ret' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 116 <SV = 4> <Delay = 3.77>
ST_116 : Operation 581 [1/1] (0.00ns)   --->   "%j15_0 = phi i7 [ 2, %.preheader.preheader ], [ %j_2, %4 ]"   --->   Operation 581 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 582 [1/1] (0.81ns)   --->   "%icmp_ln109 = icmp eq i7 %j15_0, -28" [kernel_qrf_0.cpp:109]   --->   Operation 582 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 583 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98)"   --->   Operation 583 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %.preheader4.loopexit, label %3" [kernel_qrf_0.cpp:109]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %j15_0 to i14" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110]   --->   Operation 585 'zext' 'zext_ln87' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_116 : Operation 586 [1/1] (0.49ns) (grouped into DSP with root node add_ln87)   --->   "%mul_ln87 = mul i14 %zext_ln87, 100" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110]   --->   Operation 586 'mul' 'mul_ln87' <Predicate = (!icmp_ln109)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 587 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln87 = add i14 %mul_ln87, %zext_ln109" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110]   --->   Operation 587 'add' 'add_ln87' <Predicate = (!icmp_ln109)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i14 %add_ln87 to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110]   --->   Operation 588 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_116 : Operation 589 [1/1] (0.00ns)   --->   "%Q_re_addr_1 = getelementptr [10000 x double]* %Q_re, i64 0, i64 %zext_ln87_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110]   --->   Operation 589 'getelementptr' 'Q_re_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_116 : Operation 590 [1/1] (0.00ns)   --->   "%Q_im_addr_1 = getelementptr [10000 x double]* %Q_im, i64 0, i64 %zext_ln87_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:90->kernel_qrf_0.cpp:110]   --->   Operation 590 'getelementptr' 'Q_im_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_116 : Operation 591 [2/2] (1.23ns)   --->   "%Q_re_load = load double* %Q_re_addr_1, align 16" [kernel_qrf_0.cpp:110]   --->   Operation 591 'load' 'Q_re_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_116 : Operation 592 [2/2] (1.23ns)   --->   "%Q_im_load = load double* %Q_im_addr_1, align 8" [kernel_qrf_0.cpp:110]   --->   Operation 592 'load' 'Q_im_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_116 : Operation 593 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 593 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 117 <SV = 5> <Delay = 4.12>
ST_117 : Operation 594 [1/2] (1.23ns)   --->   "%Q_re_load = load double* %Q_re_addr_1, align 16" [kernel_qrf_0.cpp:110]   --->   Operation 594 'load' 'Q_re_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_117 : Operation 595 [2/2] (2.89ns)   --->   "%temp_re = fptrunc double %Q_re_load to float" [kernel_qrf_0.cpp:110]   --->   Operation 595 'fptrunc' 'temp_re' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 596 [1/2] (1.23ns)   --->   "%Q_im_load = load double* %Q_im_addr_1, align 8" [kernel_qrf_0.cpp:110]   --->   Operation 596 'load' 'Q_im_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_117 : Operation 597 [2/2] (2.89ns)   --->   "%temp_im = fptrunc double %Q_im_load to float" [kernel_qrf_0.cpp:110]   --->   Operation 597 'fptrunc' 'temp_im' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 6> <Delay = 4.47>
ST_118 : Operation 598 [1/2] (2.89ns)   --->   "%temp_re = fptrunc double %Q_re_load to float" [kernel_qrf_0.cpp:110]   --->   Operation 598 'fptrunc' 'temp_re' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 599 [1/2] (2.89ns)   --->   "%temp_im = fptrunc double %Q_im_load to float" [kernel_qrf_0.cpp:110]   --->   Operation 599 'fptrunc' 'temp_im' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 600 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %j15_0, -2" [kernel_qrf_0.cpp:111]   --->   Operation 600 'add' 'add_ln111' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i7 %add_ln111 to i64" [kernel_qrf_0.cpp:111]   --->   Operation 601 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln329 = bitcast float %temp_im to i32" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:337->kernel_qrf_0.cpp:111]   --->   Operation 602 'bitcast' 'bitcast_ln329' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 603 [1/1] (0.35ns)   --->   "%xor_ln329 = xor i32 %bitcast_ln329, -2147483648" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:337->kernel_qrf_0.cpp:111]   --->   Operation 603 'xor' 'xor_ln329' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_im_8 = bitcast i32 %xor_ln329 to float" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:337->kernel_qrf_0.cpp:111]   --->   Operation 604 'bitcast' 'tmp_im_8' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 605 [1/1] (0.00ns)   --->   "%noiseSS_0_re_addr = getelementptr [98 x float]* %noiseSS_0_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 605 'getelementptr' 'noiseSS_0_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 606 [1/1] (0.00ns)   --->   "%noiseSS_1_re_addr = getelementptr [98 x float]* %noiseSS_1_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 606 'getelementptr' 'noiseSS_1_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 607 [1/1] (0.00ns)   --->   "%noiseSS_2_re_addr = getelementptr [98 x float]* %noiseSS_2_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 607 'getelementptr' 'noiseSS_2_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 608 [1/1] (0.00ns)   --->   "%noiseSS_3_re_addr = getelementptr [98 x float]* %noiseSS_3_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 608 'getelementptr' 'noiseSS_3_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 609 [1/1] (0.00ns)   --->   "%noiseSS_4_re_addr = getelementptr [98 x float]* %noiseSS_4_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 609 'getelementptr' 'noiseSS_4_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 610 [1/1] (0.00ns)   --->   "%noiseSS_5_re_addr = getelementptr [98 x float]* %noiseSS_5_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 610 'getelementptr' 'noiseSS_5_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 611 [1/1] (0.00ns)   --->   "%noiseSS_6_re_addr = getelementptr [98 x float]* %noiseSS_6_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 611 'getelementptr' 'noiseSS_6_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 612 [1/1] (0.00ns)   --->   "%noiseSS_7_re_addr = getelementptr [98 x float]* %noiseSS_7_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 612 'getelementptr' 'noiseSS_7_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 613 [1/1] (0.00ns)   --->   "%noiseSS_8_re_addr = getelementptr [98 x float]* %noiseSS_8_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 613 'getelementptr' 'noiseSS_8_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 614 [1/1] (0.00ns)   --->   "%noiseSS_9_re_addr = getelementptr [98 x float]* %noiseSS_9_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 614 'getelementptr' 'noiseSS_9_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 615 [1/1] (0.00ns)   --->   "%noiseSS_10_re_addr = getelementptr [98 x float]* %noiseSS_10_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 615 'getelementptr' 'noiseSS_10_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 616 [1/1] (0.00ns)   --->   "%noiseSS_11_re_addr = getelementptr [98 x float]* %noiseSS_11_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 616 'getelementptr' 'noiseSS_11_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 617 [1/1] (0.00ns)   --->   "%noiseSS_12_re_addr = getelementptr [98 x float]* %noiseSS_12_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 617 'getelementptr' 'noiseSS_12_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 618 [1/1] (0.00ns)   --->   "%noiseSS_13_re_addr = getelementptr [98 x float]* %noiseSS_13_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 618 'getelementptr' 'noiseSS_13_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 619 [1/1] (0.00ns)   --->   "%noiseSS_14_re_addr = getelementptr [98 x float]* %noiseSS_14_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 619 'getelementptr' 'noiseSS_14_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 620 [1/1] (0.00ns)   --->   "%noiseSS_15_re_addr = getelementptr [98 x float]* %noiseSS_15_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 620 'getelementptr' 'noiseSS_15_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 621 [1/1] (0.00ns)   --->   "%noiseSS_16_re_addr = getelementptr [98 x float]* %noiseSS_16_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 621 'getelementptr' 'noiseSS_16_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 622 [1/1] (0.00ns)   --->   "%noiseSS_17_re_addr = getelementptr [98 x float]* %noiseSS_17_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 622 'getelementptr' 'noiseSS_17_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 623 [1/1] (0.00ns)   --->   "%noiseSS_18_re_addr = getelementptr [98 x float]* %noiseSS_18_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 623 'getelementptr' 'noiseSS_18_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 624 [1/1] (0.00ns)   --->   "%noiseSS_19_re_addr = getelementptr [98 x float]* %noiseSS_19_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 624 'getelementptr' 'noiseSS_19_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 625 [1/1] (0.00ns)   --->   "%noiseSS_20_re_addr = getelementptr [98 x float]* %noiseSS_20_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 625 'getelementptr' 'noiseSS_20_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 626 [1/1] (0.00ns)   --->   "%noiseSS_21_re_addr = getelementptr [98 x float]* %noiseSS_21_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 626 'getelementptr' 'noiseSS_21_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 627 [1/1] (0.00ns)   --->   "%noiseSS_22_re_addr = getelementptr [98 x float]* %noiseSS_22_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 627 'getelementptr' 'noiseSS_22_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 628 [1/1] (0.00ns)   --->   "%noiseSS_23_re_addr = getelementptr [98 x float]* %noiseSS_23_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 628 'getelementptr' 'noiseSS_23_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 629 [1/1] (0.00ns)   --->   "%noiseSS_24_re_addr = getelementptr [98 x float]* %noiseSS_24_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 629 'getelementptr' 'noiseSS_24_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 630 [1/1] (0.00ns)   --->   "%noiseSS_25_re_addr = getelementptr [98 x float]* %noiseSS_25_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 630 'getelementptr' 'noiseSS_25_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 631 [1/1] (0.00ns)   --->   "%noiseSS_26_re_addr = getelementptr [98 x float]* %noiseSS_26_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 631 'getelementptr' 'noiseSS_26_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 632 [1/1] (0.00ns)   --->   "%noiseSS_27_re_addr = getelementptr [98 x float]* %noiseSS_27_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 632 'getelementptr' 'noiseSS_27_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 633 [1/1] (0.00ns)   --->   "%noiseSS_28_re_addr = getelementptr [98 x float]* %noiseSS_28_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 633 'getelementptr' 'noiseSS_28_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 634 [1/1] (0.00ns)   --->   "%noiseSS_29_re_addr = getelementptr [98 x float]* %noiseSS_29_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 634 'getelementptr' 'noiseSS_29_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 635 [1/1] (0.00ns)   --->   "%noiseSS_30_re_addr = getelementptr [98 x float]* %noiseSS_30_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 635 'getelementptr' 'noiseSS_30_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 636 [1/1] (0.00ns)   --->   "%noiseSS_31_re_addr = getelementptr [98 x float]* %noiseSS_31_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 636 'getelementptr' 'noiseSS_31_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 637 [1/1] (0.00ns)   --->   "%noiseSS_32_re_addr = getelementptr [98 x float]* %noiseSS_32_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 637 'getelementptr' 'noiseSS_32_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 638 [1/1] (0.00ns)   --->   "%noiseSS_33_re_addr = getelementptr [98 x float]* %noiseSS_33_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 638 'getelementptr' 'noiseSS_33_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 639 [1/1] (0.00ns)   --->   "%noiseSS_34_re_addr = getelementptr [98 x float]* %noiseSS_34_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 639 'getelementptr' 'noiseSS_34_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 640 [1/1] (0.00ns)   --->   "%noiseSS_35_re_addr = getelementptr [98 x float]* %noiseSS_35_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 640 'getelementptr' 'noiseSS_35_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 641 [1/1] (0.00ns)   --->   "%noiseSS_36_re_addr = getelementptr [98 x float]* %noiseSS_36_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 641 'getelementptr' 'noiseSS_36_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 642 [1/1] (0.00ns)   --->   "%noiseSS_37_re_addr = getelementptr [98 x float]* %noiseSS_37_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 642 'getelementptr' 'noiseSS_37_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 643 [1/1] (0.00ns)   --->   "%noiseSS_38_re_addr = getelementptr [98 x float]* %noiseSS_38_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 643 'getelementptr' 'noiseSS_38_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 644 [1/1] (0.00ns)   --->   "%noiseSS_39_re_addr = getelementptr [98 x float]* %noiseSS_39_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 644 'getelementptr' 'noiseSS_39_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 645 [1/1] (0.00ns)   --->   "%noiseSS_40_re_addr = getelementptr [98 x float]* %noiseSS_40_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 645 'getelementptr' 'noiseSS_40_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 646 [1/1] (0.00ns)   --->   "%noiseSS_41_re_addr = getelementptr [98 x float]* %noiseSS_41_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 646 'getelementptr' 'noiseSS_41_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 647 [1/1] (0.00ns)   --->   "%noiseSS_42_re_addr = getelementptr [98 x float]* %noiseSS_42_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 647 'getelementptr' 'noiseSS_42_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 648 [1/1] (0.00ns)   --->   "%noiseSS_43_re_addr = getelementptr [98 x float]* %noiseSS_43_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 648 'getelementptr' 'noiseSS_43_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 649 [1/1] (0.00ns)   --->   "%noiseSS_44_re_addr = getelementptr [98 x float]* %noiseSS_44_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 649 'getelementptr' 'noiseSS_44_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 650 [1/1] (0.00ns)   --->   "%noiseSS_45_re_addr = getelementptr [98 x float]* %noiseSS_45_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 650 'getelementptr' 'noiseSS_45_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 651 [1/1] (0.00ns)   --->   "%noiseSS_46_re_addr = getelementptr [98 x float]* %noiseSS_46_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 651 'getelementptr' 'noiseSS_46_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 652 [1/1] (0.00ns)   --->   "%noiseSS_47_re_addr = getelementptr [98 x float]* %noiseSS_47_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 652 'getelementptr' 'noiseSS_47_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 653 [1/1] (0.00ns)   --->   "%noiseSS_48_re_addr = getelementptr [98 x float]* %noiseSS_48_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 653 'getelementptr' 'noiseSS_48_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 654 [1/1] (0.00ns)   --->   "%noiseSS_49_re_addr = getelementptr [98 x float]* %noiseSS_49_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 654 'getelementptr' 'noiseSS_49_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 655 [1/1] (0.00ns)   --->   "%noiseSS_50_re_addr = getelementptr [98 x float]* %noiseSS_50_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 655 'getelementptr' 'noiseSS_50_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 656 [1/1] (0.00ns)   --->   "%noiseSS_51_re_addr = getelementptr [98 x float]* %noiseSS_51_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 656 'getelementptr' 'noiseSS_51_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 657 [1/1] (0.00ns)   --->   "%noiseSS_52_re_addr = getelementptr [98 x float]* %noiseSS_52_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 657 'getelementptr' 'noiseSS_52_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 658 [1/1] (0.00ns)   --->   "%noiseSS_53_re_addr = getelementptr [98 x float]* %noiseSS_53_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 658 'getelementptr' 'noiseSS_53_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 659 [1/1] (0.00ns)   --->   "%noiseSS_54_re_addr = getelementptr [98 x float]* %noiseSS_54_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 659 'getelementptr' 'noiseSS_54_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 660 [1/1] (0.00ns)   --->   "%noiseSS_55_re_addr = getelementptr [98 x float]* %noiseSS_55_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 660 'getelementptr' 'noiseSS_55_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 661 [1/1] (0.00ns)   --->   "%noiseSS_56_re_addr = getelementptr [98 x float]* %noiseSS_56_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 661 'getelementptr' 'noiseSS_56_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 662 [1/1] (0.00ns)   --->   "%noiseSS_57_re_addr = getelementptr [98 x float]* %noiseSS_57_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 662 'getelementptr' 'noiseSS_57_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 663 [1/1] (0.00ns)   --->   "%noiseSS_58_re_addr = getelementptr [98 x float]* %noiseSS_58_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 663 'getelementptr' 'noiseSS_58_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 664 [1/1] (0.00ns)   --->   "%noiseSS_59_re_addr = getelementptr [98 x float]* %noiseSS_59_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 664 'getelementptr' 'noiseSS_59_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 665 [1/1] (0.00ns)   --->   "%noiseSS_60_re_addr = getelementptr [98 x float]* %noiseSS_60_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 665 'getelementptr' 'noiseSS_60_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 666 [1/1] (0.00ns)   --->   "%noiseSS_61_re_addr = getelementptr [98 x float]* %noiseSS_61_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 666 'getelementptr' 'noiseSS_61_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 667 [1/1] (0.00ns)   --->   "%noiseSS_62_re_addr = getelementptr [98 x float]* %noiseSS_62_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 667 'getelementptr' 'noiseSS_62_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 668 [1/1] (0.00ns)   --->   "%noiseSS_63_re_addr = getelementptr [98 x float]* %noiseSS_63_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 668 'getelementptr' 'noiseSS_63_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 669 [1/1] (0.00ns)   --->   "%noiseSS_64_re_addr = getelementptr [98 x float]* %noiseSS_64_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 669 'getelementptr' 'noiseSS_64_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 670 [1/1] (0.00ns)   --->   "%noiseSS_65_re_addr = getelementptr [98 x float]* %noiseSS_65_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 670 'getelementptr' 'noiseSS_65_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 671 [1/1] (0.00ns)   --->   "%noiseSS_66_re_addr = getelementptr [98 x float]* %noiseSS_66_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 671 'getelementptr' 'noiseSS_66_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 672 [1/1] (0.00ns)   --->   "%noiseSS_67_re_addr = getelementptr [98 x float]* %noiseSS_67_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 672 'getelementptr' 'noiseSS_67_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 673 [1/1] (0.00ns)   --->   "%noiseSS_68_re_addr = getelementptr [98 x float]* %noiseSS_68_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 673 'getelementptr' 'noiseSS_68_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 674 [1/1] (0.00ns)   --->   "%noiseSS_69_re_addr = getelementptr [98 x float]* %noiseSS_69_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 674 'getelementptr' 'noiseSS_69_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 675 [1/1] (0.00ns)   --->   "%noiseSS_70_re_addr = getelementptr [98 x float]* %noiseSS_70_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 675 'getelementptr' 'noiseSS_70_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 676 [1/1] (0.00ns)   --->   "%noiseSS_71_re_addr = getelementptr [98 x float]* %noiseSS_71_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 676 'getelementptr' 'noiseSS_71_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 677 [1/1] (0.00ns)   --->   "%noiseSS_72_re_addr = getelementptr [98 x float]* %noiseSS_72_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 677 'getelementptr' 'noiseSS_72_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 678 [1/1] (0.00ns)   --->   "%noiseSS_73_re_addr = getelementptr [98 x float]* %noiseSS_73_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 678 'getelementptr' 'noiseSS_73_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 679 [1/1] (0.00ns)   --->   "%noiseSS_74_re_addr = getelementptr [98 x float]* %noiseSS_74_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 679 'getelementptr' 'noiseSS_74_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 680 [1/1] (0.00ns)   --->   "%noiseSS_75_re_addr = getelementptr [98 x float]* %noiseSS_75_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 680 'getelementptr' 'noiseSS_75_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 681 [1/1] (0.00ns)   --->   "%noiseSS_76_re_addr = getelementptr [98 x float]* %noiseSS_76_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 681 'getelementptr' 'noiseSS_76_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 682 [1/1] (0.00ns)   --->   "%noiseSS_77_re_addr = getelementptr [98 x float]* %noiseSS_77_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 682 'getelementptr' 'noiseSS_77_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 683 [1/1] (0.00ns)   --->   "%noiseSS_78_re_addr = getelementptr [98 x float]* %noiseSS_78_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 683 'getelementptr' 'noiseSS_78_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 684 [1/1] (0.00ns)   --->   "%noiseSS_79_re_addr = getelementptr [98 x float]* %noiseSS_79_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 684 'getelementptr' 'noiseSS_79_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 685 [1/1] (0.00ns)   --->   "%noiseSS_80_re_addr = getelementptr [98 x float]* %noiseSS_80_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 685 'getelementptr' 'noiseSS_80_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 686 [1/1] (0.00ns)   --->   "%noiseSS_81_re_addr = getelementptr [98 x float]* %noiseSS_81_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 686 'getelementptr' 'noiseSS_81_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 687 [1/1] (0.00ns)   --->   "%noiseSS_82_re_addr = getelementptr [98 x float]* %noiseSS_82_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 687 'getelementptr' 'noiseSS_82_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 688 [1/1] (0.00ns)   --->   "%noiseSS_83_re_addr = getelementptr [98 x float]* %noiseSS_83_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 688 'getelementptr' 'noiseSS_83_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 689 [1/1] (0.00ns)   --->   "%noiseSS_84_re_addr = getelementptr [98 x float]* %noiseSS_84_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 689 'getelementptr' 'noiseSS_84_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 690 [1/1] (0.00ns)   --->   "%noiseSS_85_re_addr = getelementptr [98 x float]* %noiseSS_85_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 690 'getelementptr' 'noiseSS_85_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 691 [1/1] (0.00ns)   --->   "%noiseSS_86_re_addr = getelementptr [98 x float]* %noiseSS_86_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 691 'getelementptr' 'noiseSS_86_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 692 [1/1] (0.00ns)   --->   "%noiseSS_87_re_addr = getelementptr [98 x float]* %noiseSS_87_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 692 'getelementptr' 'noiseSS_87_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 693 [1/1] (0.00ns)   --->   "%noiseSS_88_re_addr = getelementptr [98 x float]* %noiseSS_88_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 693 'getelementptr' 'noiseSS_88_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 694 [1/1] (0.00ns)   --->   "%noiseSS_89_re_addr = getelementptr [98 x float]* %noiseSS_89_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 694 'getelementptr' 'noiseSS_89_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 695 [1/1] (0.00ns)   --->   "%noiseSS_90_re_addr = getelementptr [98 x float]* %noiseSS_90_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 695 'getelementptr' 'noiseSS_90_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 696 [1/1] (0.00ns)   --->   "%noiseSS_91_re_addr = getelementptr [98 x float]* %noiseSS_91_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 696 'getelementptr' 'noiseSS_91_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 697 [1/1] (0.00ns)   --->   "%noiseSS_92_re_addr = getelementptr [98 x float]* %noiseSS_92_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 697 'getelementptr' 'noiseSS_92_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 698 [1/1] (0.00ns)   --->   "%noiseSS_93_re_addr = getelementptr [98 x float]* %noiseSS_93_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 698 'getelementptr' 'noiseSS_93_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 699 [1/1] (0.00ns)   --->   "%noiseSS_94_re_addr = getelementptr [98 x float]* %noiseSS_94_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 699 'getelementptr' 'noiseSS_94_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 700 [1/1] (0.00ns)   --->   "%noiseSS_95_re_addr = getelementptr [98 x float]* %noiseSS_95_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 700 'getelementptr' 'noiseSS_95_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 701 [1/1] (0.00ns)   --->   "%noiseSS_96_re_addr = getelementptr [98 x float]* %noiseSS_96_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 701 'getelementptr' 'noiseSS_96_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 702 [1/1] (0.00ns)   --->   "%noiseSS_97_re_addr = getelementptr [98 x float]* %noiseSS_97_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 702 'getelementptr' 'noiseSS_97_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 703 [1/1] (0.00ns)   --->   "%noiseSS_98_re_addr = getelementptr [98 x float]* %noiseSS_98_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 703 'getelementptr' 'noiseSS_98_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 704 [1/1] (0.00ns)   --->   "%noiseSS_99_re_addr = getelementptr [98 x float]* %noiseSS_99_re, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 704 'getelementptr' 'noiseSS_99_re_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 705 [1/1] (0.00ns)   --->   "%noiseSS_0_im_addr = getelementptr [98 x float]* %noiseSS_0_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 705 'getelementptr' 'noiseSS_0_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 706 [1/1] (0.00ns)   --->   "%noiseSS_1_im_addr = getelementptr [98 x float]* %noiseSS_1_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 706 'getelementptr' 'noiseSS_1_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 707 [1/1] (0.00ns)   --->   "%noiseSS_2_im_addr = getelementptr [98 x float]* %noiseSS_2_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 707 'getelementptr' 'noiseSS_2_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 708 [1/1] (0.00ns)   --->   "%noiseSS_3_im_addr = getelementptr [98 x float]* %noiseSS_3_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 708 'getelementptr' 'noiseSS_3_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 709 [1/1] (0.00ns)   --->   "%noiseSS_4_im_addr = getelementptr [98 x float]* %noiseSS_4_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 709 'getelementptr' 'noiseSS_4_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 710 [1/1] (0.00ns)   --->   "%noiseSS_5_im_addr = getelementptr [98 x float]* %noiseSS_5_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 710 'getelementptr' 'noiseSS_5_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 711 [1/1] (0.00ns)   --->   "%noiseSS_6_im_addr = getelementptr [98 x float]* %noiseSS_6_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 711 'getelementptr' 'noiseSS_6_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 712 [1/1] (0.00ns)   --->   "%noiseSS_7_im_addr = getelementptr [98 x float]* %noiseSS_7_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 712 'getelementptr' 'noiseSS_7_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 713 [1/1] (0.00ns)   --->   "%noiseSS_8_im_addr = getelementptr [98 x float]* %noiseSS_8_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 713 'getelementptr' 'noiseSS_8_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 714 [1/1] (0.00ns)   --->   "%noiseSS_9_im_addr = getelementptr [98 x float]* %noiseSS_9_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 714 'getelementptr' 'noiseSS_9_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 715 [1/1] (0.00ns)   --->   "%noiseSS_10_im_addr = getelementptr [98 x float]* %noiseSS_10_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 715 'getelementptr' 'noiseSS_10_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 716 [1/1] (0.00ns)   --->   "%noiseSS_11_im_addr = getelementptr [98 x float]* %noiseSS_11_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 716 'getelementptr' 'noiseSS_11_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 717 [1/1] (0.00ns)   --->   "%noiseSS_12_im_addr = getelementptr [98 x float]* %noiseSS_12_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 717 'getelementptr' 'noiseSS_12_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 718 [1/1] (0.00ns)   --->   "%noiseSS_13_im_addr = getelementptr [98 x float]* %noiseSS_13_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 718 'getelementptr' 'noiseSS_13_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 719 [1/1] (0.00ns)   --->   "%noiseSS_14_im_addr = getelementptr [98 x float]* %noiseSS_14_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 719 'getelementptr' 'noiseSS_14_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 720 [1/1] (0.00ns)   --->   "%noiseSS_15_im_addr = getelementptr [98 x float]* %noiseSS_15_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 720 'getelementptr' 'noiseSS_15_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 721 [1/1] (0.00ns)   --->   "%noiseSS_16_im_addr = getelementptr [98 x float]* %noiseSS_16_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 721 'getelementptr' 'noiseSS_16_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 722 [1/1] (0.00ns)   --->   "%noiseSS_17_im_addr = getelementptr [98 x float]* %noiseSS_17_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 722 'getelementptr' 'noiseSS_17_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 723 [1/1] (0.00ns)   --->   "%noiseSS_18_im_addr = getelementptr [98 x float]* %noiseSS_18_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 723 'getelementptr' 'noiseSS_18_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 724 [1/1] (0.00ns)   --->   "%noiseSS_19_im_addr = getelementptr [98 x float]* %noiseSS_19_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 724 'getelementptr' 'noiseSS_19_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 725 [1/1] (0.00ns)   --->   "%noiseSS_20_im_addr = getelementptr [98 x float]* %noiseSS_20_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 725 'getelementptr' 'noiseSS_20_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 726 [1/1] (0.00ns)   --->   "%noiseSS_21_im_addr = getelementptr [98 x float]* %noiseSS_21_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 726 'getelementptr' 'noiseSS_21_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 727 [1/1] (0.00ns)   --->   "%noiseSS_22_im_addr = getelementptr [98 x float]* %noiseSS_22_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 727 'getelementptr' 'noiseSS_22_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 728 [1/1] (0.00ns)   --->   "%noiseSS_23_im_addr = getelementptr [98 x float]* %noiseSS_23_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 728 'getelementptr' 'noiseSS_23_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 729 [1/1] (0.00ns)   --->   "%noiseSS_24_im_addr = getelementptr [98 x float]* %noiseSS_24_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 729 'getelementptr' 'noiseSS_24_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 730 [1/1] (0.00ns)   --->   "%noiseSS_25_im_addr = getelementptr [98 x float]* %noiseSS_25_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 730 'getelementptr' 'noiseSS_25_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 731 [1/1] (0.00ns)   --->   "%noiseSS_26_im_addr = getelementptr [98 x float]* %noiseSS_26_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 731 'getelementptr' 'noiseSS_26_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 732 [1/1] (0.00ns)   --->   "%noiseSS_27_im_addr = getelementptr [98 x float]* %noiseSS_27_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 732 'getelementptr' 'noiseSS_27_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 733 [1/1] (0.00ns)   --->   "%noiseSS_28_im_addr = getelementptr [98 x float]* %noiseSS_28_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 733 'getelementptr' 'noiseSS_28_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 734 [1/1] (0.00ns)   --->   "%noiseSS_29_im_addr = getelementptr [98 x float]* %noiseSS_29_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 734 'getelementptr' 'noiseSS_29_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 735 [1/1] (0.00ns)   --->   "%noiseSS_30_im_addr = getelementptr [98 x float]* %noiseSS_30_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 735 'getelementptr' 'noiseSS_30_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 736 [1/1] (0.00ns)   --->   "%noiseSS_31_im_addr = getelementptr [98 x float]* %noiseSS_31_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 736 'getelementptr' 'noiseSS_31_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 737 [1/1] (0.00ns)   --->   "%noiseSS_32_im_addr = getelementptr [98 x float]* %noiseSS_32_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 737 'getelementptr' 'noiseSS_32_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 738 [1/1] (0.00ns)   --->   "%noiseSS_33_im_addr = getelementptr [98 x float]* %noiseSS_33_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 738 'getelementptr' 'noiseSS_33_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 739 [1/1] (0.00ns)   --->   "%noiseSS_34_im_addr = getelementptr [98 x float]* %noiseSS_34_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 739 'getelementptr' 'noiseSS_34_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 740 [1/1] (0.00ns)   --->   "%noiseSS_35_im_addr = getelementptr [98 x float]* %noiseSS_35_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 740 'getelementptr' 'noiseSS_35_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 741 [1/1] (0.00ns)   --->   "%noiseSS_36_im_addr = getelementptr [98 x float]* %noiseSS_36_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 741 'getelementptr' 'noiseSS_36_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 742 [1/1] (0.00ns)   --->   "%noiseSS_37_im_addr = getelementptr [98 x float]* %noiseSS_37_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 742 'getelementptr' 'noiseSS_37_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 743 [1/1] (0.00ns)   --->   "%noiseSS_38_im_addr = getelementptr [98 x float]* %noiseSS_38_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 743 'getelementptr' 'noiseSS_38_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 744 [1/1] (0.00ns)   --->   "%noiseSS_39_im_addr = getelementptr [98 x float]* %noiseSS_39_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 744 'getelementptr' 'noiseSS_39_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 745 [1/1] (0.00ns)   --->   "%noiseSS_40_im_addr = getelementptr [98 x float]* %noiseSS_40_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 745 'getelementptr' 'noiseSS_40_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 746 [1/1] (0.00ns)   --->   "%noiseSS_41_im_addr = getelementptr [98 x float]* %noiseSS_41_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 746 'getelementptr' 'noiseSS_41_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 747 [1/1] (0.00ns)   --->   "%noiseSS_42_im_addr = getelementptr [98 x float]* %noiseSS_42_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 747 'getelementptr' 'noiseSS_42_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 748 [1/1] (0.00ns)   --->   "%noiseSS_43_im_addr = getelementptr [98 x float]* %noiseSS_43_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 748 'getelementptr' 'noiseSS_43_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 749 [1/1] (0.00ns)   --->   "%noiseSS_44_im_addr = getelementptr [98 x float]* %noiseSS_44_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 749 'getelementptr' 'noiseSS_44_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 750 [1/1] (0.00ns)   --->   "%noiseSS_45_im_addr = getelementptr [98 x float]* %noiseSS_45_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 750 'getelementptr' 'noiseSS_45_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 751 [1/1] (0.00ns)   --->   "%noiseSS_46_im_addr = getelementptr [98 x float]* %noiseSS_46_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 751 'getelementptr' 'noiseSS_46_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 752 [1/1] (0.00ns)   --->   "%noiseSS_47_im_addr = getelementptr [98 x float]* %noiseSS_47_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 752 'getelementptr' 'noiseSS_47_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 753 [1/1] (0.00ns)   --->   "%noiseSS_48_im_addr = getelementptr [98 x float]* %noiseSS_48_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 753 'getelementptr' 'noiseSS_48_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 754 [1/1] (0.00ns)   --->   "%noiseSS_49_im_addr = getelementptr [98 x float]* %noiseSS_49_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 754 'getelementptr' 'noiseSS_49_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 755 [1/1] (0.00ns)   --->   "%noiseSS_50_im_addr = getelementptr [98 x float]* %noiseSS_50_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 755 'getelementptr' 'noiseSS_50_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 756 [1/1] (0.00ns)   --->   "%noiseSS_51_im_addr = getelementptr [98 x float]* %noiseSS_51_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 756 'getelementptr' 'noiseSS_51_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 757 [1/1] (0.00ns)   --->   "%noiseSS_52_im_addr = getelementptr [98 x float]* %noiseSS_52_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 757 'getelementptr' 'noiseSS_52_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 758 [1/1] (0.00ns)   --->   "%noiseSS_53_im_addr = getelementptr [98 x float]* %noiseSS_53_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 758 'getelementptr' 'noiseSS_53_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 759 [1/1] (0.00ns)   --->   "%noiseSS_54_im_addr = getelementptr [98 x float]* %noiseSS_54_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 759 'getelementptr' 'noiseSS_54_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 760 [1/1] (0.00ns)   --->   "%noiseSS_55_im_addr = getelementptr [98 x float]* %noiseSS_55_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 760 'getelementptr' 'noiseSS_55_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 761 [1/1] (0.00ns)   --->   "%noiseSS_56_im_addr = getelementptr [98 x float]* %noiseSS_56_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 761 'getelementptr' 'noiseSS_56_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 762 [1/1] (0.00ns)   --->   "%noiseSS_57_im_addr = getelementptr [98 x float]* %noiseSS_57_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 762 'getelementptr' 'noiseSS_57_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 763 [1/1] (0.00ns)   --->   "%noiseSS_58_im_addr = getelementptr [98 x float]* %noiseSS_58_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 763 'getelementptr' 'noiseSS_58_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 764 [1/1] (0.00ns)   --->   "%noiseSS_59_im_addr = getelementptr [98 x float]* %noiseSS_59_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 764 'getelementptr' 'noiseSS_59_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 765 [1/1] (0.00ns)   --->   "%noiseSS_60_im_addr = getelementptr [98 x float]* %noiseSS_60_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 765 'getelementptr' 'noiseSS_60_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 766 [1/1] (0.00ns)   --->   "%noiseSS_61_im_addr = getelementptr [98 x float]* %noiseSS_61_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 766 'getelementptr' 'noiseSS_61_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 767 [1/1] (0.00ns)   --->   "%noiseSS_62_im_addr = getelementptr [98 x float]* %noiseSS_62_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 767 'getelementptr' 'noiseSS_62_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 768 [1/1] (0.00ns)   --->   "%noiseSS_63_im_addr = getelementptr [98 x float]* %noiseSS_63_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 768 'getelementptr' 'noiseSS_63_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 769 [1/1] (0.00ns)   --->   "%noiseSS_64_im_addr = getelementptr [98 x float]* %noiseSS_64_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 769 'getelementptr' 'noiseSS_64_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 770 [1/1] (0.00ns)   --->   "%noiseSS_65_im_addr = getelementptr [98 x float]* %noiseSS_65_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 770 'getelementptr' 'noiseSS_65_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 771 [1/1] (0.00ns)   --->   "%noiseSS_66_im_addr = getelementptr [98 x float]* %noiseSS_66_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 771 'getelementptr' 'noiseSS_66_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 772 [1/1] (0.00ns)   --->   "%noiseSS_67_im_addr = getelementptr [98 x float]* %noiseSS_67_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 772 'getelementptr' 'noiseSS_67_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 773 [1/1] (0.00ns)   --->   "%noiseSS_68_im_addr = getelementptr [98 x float]* %noiseSS_68_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 773 'getelementptr' 'noiseSS_68_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 774 [1/1] (0.00ns)   --->   "%noiseSS_69_im_addr = getelementptr [98 x float]* %noiseSS_69_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 774 'getelementptr' 'noiseSS_69_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 775 [1/1] (0.00ns)   --->   "%noiseSS_70_im_addr = getelementptr [98 x float]* %noiseSS_70_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 775 'getelementptr' 'noiseSS_70_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 776 [1/1] (0.00ns)   --->   "%noiseSS_71_im_addr = getelementptr [98 x float]* %noiseSS_71_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 776 'getelementptr' 'noiseSS_71_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 777 [1/1] (0.00ns)   --->   "%noiseSS_72_im_addr = getelementptr [98 x float]* %noiseSS_72_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 777 'getelementptr' 'noiseSS_72_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 778 [1/1] (0.00ns)   --->   "%noiseSS_73_im_addr = getelementptr [98 x float]* %noiseSS_73_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 778 'getelementptr' 'noiseSS_73_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 779 [1/1] (0.00ns)   --->   "%noiseSS_74_im_addr = getelementptr [98 x float]* %noiseSS_74_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 779 'getelementptr' 'noiseSS_74_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 780 [1/1] (0.00ns)   --->   "%noiseSS_75_im_addr = getelementptr [98 x float]* %noiseSS_75_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 780 'getelementptr' 'noiseSS_75_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 781 [1/1] (0.00ns)   --->   "%noiseSS_76_im_addr = getelementptr [98 x float]* %noiseSS_76_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 781 'getelementptr' 'noiseSS_76_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 782 [1/1] (0.00ns)   --->   "%noiseSS_77_im_addr = getelementptr [98 x float]* %noiseSS_77_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 782 'getelementptr' 'noiseSS_77_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 783 [1/1] (0.00ns)   --->   "%noiseSS_78_im_addr = getelementptr [98 x float]* %noiseSS_78_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 783 'getelementptr' 'noiseSS_78_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 784 [1/1] (0.00ns)   --->   "%noiseSS_79_im_addr = getelementptr [98 x float]* %noiseSS_79_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 784 'getelementptr' 'noiseSS_79_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 785 [1/1] (0.00ns)   --->   "%noiseSS_80_im_addr = getelementptr [98 x float]* %noiseSS_80_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 785 'getelementptr' 'noiseSS_80_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 786 [1/1] (0.00ns)   --->   "%noiseSS_81_im_addr = getelementptr [98 x float]* %noiseSS_81_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 786 'getelementptr' 'noiseSS_81_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 787 [1/1] (0.00ns)   --->   "%noiseSS_82_im_addr = getelementptr [98 x float]* %noiseSS_82_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 787 'getelementptr' 'noiseSS_82_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 788 [1/1] (0.00ns)   --->   "%noiseSS_83_im_addr = getelementptr [98 x float]* %noiseSS_83_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 788 'getelementptr' 'noiseSS_83_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 789 [1/1] (0.00ns)   --->   "%noiseSS_84_im_addr = getelementptr [98 x float]* %noiseSS_84_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 789 'getelementptr' 'noiseSS_84_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 790 [1/1] (0.00ns)   --->   "%noiseSS_85_im_addr = getelementptr [98 x float]* %noiseSS_85_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 790 'getelementptr' 'noiseSS_85_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 791 [1/1] (0.00ns)   --->   "%noiseSS_86_im_addr = getelementptr [98 x float]* %noiseSS_86_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 791 'getelementptr' 'noiseSS_86_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 792 [1/1] (0.00ns)   --->   "%noiseSS_87_im_addr = getelementptr [98 x float]* %noiseSS_87_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 792 'getelementptr' 'noiseSS_87_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 793 [1/1] (0.00ns)   --->   "%noiseSS_88_im_addr = getelementptr [98 x float]* %noiseSS_88_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 793 'getelementptr' 'noiseSS_88_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 794 [1/1] (0.00ns)   --->   "%noiseSS_89_im_addr = getelementptr [98 x float]* %noiseSS_89_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 794 'getelementptr' 'noiseSS_89_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 795 [1/1] (0.00ns)   --->   "%noiseSS_90_im_addr = getelementptr [98 x float]* %noiseSS_90_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 795 'getelementptr' 'noiseSS_90_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 796 [1/1] (0.00ns)   --->   "%noiseSS_91_im_addr = getelementptr [98 x float]* %noiseSS_91_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 796 'getelementptr' 'noiseSS_91_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 797 [1/1] (0.00ns)   --->   "%noiseSS_92_im_addr = getelementptr [98 x float]* %noiseSS_92_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 797 'getelementptr' 'noiseSS_92_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 798 [1/1] (0.00ns)   --->   "%noiseSS_93_im_addr = getelementptr [98 x float]* %noiseSS_93_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 798 'getelementptr' 'noiseSS_93_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 799 [1/1] (0.00ns)   --->   "%noiseSS_94_im_addr = getelementptr [98 x float]* %noiseSS_94_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 799 'getelementptr' 'noiseSS_94_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 800 [1/1] (0.00ns)   --->   "%noiseSS_95_im_addr = getelementptr [98 x float]* %noiseSS_95_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 800 'getelementptr' 'noiseSS_95_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 801 [1/1] (0.00ns)   --->   "%noiseSS_96_im_addr = getelementptr [98 x float]* %noiseSS_96_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 801 'getelementptr' 'noiseSS_96_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 802 [1/1] (0.00ns)   --->   "%noiseSS_97_im_addr = getelementptr [98 x float]* %noiseSS_97_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 802 'getelementptr' 'noiseSS_97_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 803 [1/1] (0.00ns)   --->   "%noiseSS_98_im_addr = getelementptr [98 x float]* %noiseSS_98_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 803 'getelementptr' 'noiseSS_98_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 804 [1/1] (0.00ns)   --->   "%noiseSS_99_im_addr = getelementptr [98 x float]* %noiseSS_99_im, i64 0, i64 %zext_ln111" [kernel_qrf_0.cpp:111]   --->   Operation 804 'getelementptr' 'noiseSS_99_im_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 805 [1/1] (0.84ns)   --->   "switch i7 %i14_0, label %branch99 [
    i7 0, label %branch0
    i7 1, label %branch1
    i7 2, label %branch2
    i7 3, label %branch3
    i7 4, label %branch4
    i7 5, label %branch5
    i7 6, label %branch6
    i7 7, label %branch7
    i7 8, label %branch8
    i7 9, label %branch9
    i7 10, label %branch10
    i7 11, label %branch11
    i7 12, label %branch12
    i7 13, label %branch13
    i7 14, label %branch14
    i7 15, label %branch15
    i7 16, label %branch16
    i7 17, label %branch17
    i7 18, label %branch18
    i7 19, label %branch19
    i7 20, label %branch20
    i7 21, label %branch21
    i7 22, label %branch22
    i7 23, label %branch23
    i7 24, label %branch24
    i7 25, label %branch25
    i7 26, label %branch26
    i7 27, label %branch27
    i7 28, label %branch28
    i7 29, label %branch29
    i7 30, label %branch30
    i7 31, label %branch31
    i7 32, label %branch32
    i7 33, label %branch33
    i7 34, label %branch34
    i7 35, label %branch35
    i7 36, label %branch36
    i7 37, label %branch37
    i7 38, label %branch38
    i7 39, label %branch39
    i7 40, label %branch40
    i7 41, label %branch41
    i7 42, label %branch42
    i7 43, label %branch43
    i7 44, label %branch44
    i7 45, label %branch45
    i7 46, label %branch46
    i7 47, label %branch47
    i7 48, label %branch48
    i7 49, label %branch49
    i7 50, label %branch50
    i7 51, label %branch51
    i7 52, label %branch52
    i7 53, label %branch53
    i7 54, label %branch54
    i7 55, label %branch55
    i7 56, label %branch56
    i7 57, label %branch57
    i7 58, label %branch58
    i7 59, label %branch59
    i7 60, label %branch60
    i7 61, label %branch61
    i7 62, label %branch62
    i7 63, label %branch63
    i7 -64, label %branch64
    i7 -63, label %branch65
    i7 -62, label %branch66
    i7 -61, label %branch67
    i7 -60, label %branch68
    i7 -59, label %branch69
    i7 -58, label %branch70
    i7 -57, label %branch71
    i7 -56, label %branch72
    i7 -55, label %branch73
    i7 -54, label %branch74
    i7 -53, label %branch75
    i7 -52, label %branch76
    i7 -51, label %branch77
    i7 -50, label %branch78
    i7 -49, label %branch79
    i7 -48, label %branch80
    i7 -47, label %branch81
    i7 -46, label %branch82
    i7 -45, label %branch83
    i7 -44, label %branch84
    i7 -43, label %branch85
    i7 -42, label %branch86
    i7 -41, label %branch87
    i7 -40, label %branch88
    i7 -39, label %branch89
    i7 -38, label %branch90
    i7 -37, label %branch91
    i7 -36, label %branch92
    i7 -35, label %branch93
    i7 -34, label %branch94
    i7 -33, label %branch95
    i7 -32, label %branch96
    i7 -31, label %branch97
    i7 -30, label %branch98
  ]" [kernel_qrf_0.cpp:111]   --->   Operation 805 'switch' <Predicate = true> <Delay = 0.84>
ST_118 : Operation 806 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_98_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 806 'store' <Predicate = (i14_0 == 98)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 807 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_98_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 807 'store' <Predicate = (i14_0 == 98)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 808 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 808 'br' <Predicate = (i14_0 == 98)> <Delay = 0.00>
ST_118 : Operation 809 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_97_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 809 'store' <Predicate = (i14_0 == 97)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 810 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_97_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 810 'store' <Predicate = (i14_0 == 97)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 811 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 811 'br' <Predicate = (i14_0 == 97)> <Delay = 0.00>
ST_118 : Operation 812 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_96_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 812 'store' <Predicate = (i14_0 == 96)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 813 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_96_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 813 'store' <Predicate = (i14_0 == 96)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 814 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 814 'br' <Predicate = (i14_0 == 96)> <Delay = 0.00>
ST_118 : Operation 815 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_95_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 815 'store' <Predicate = (i14_0 == 95)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 816 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_95_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 816 'store' <Predicate = (i14_0 == 95)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 817 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 817 'br' <Predicate = (i14_0 == 95)> <Delay = 0.00>
ST_118 : Operation 818 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_94_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 818 'store' <Predicate = (i14_0 == 94)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 819 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_94_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 819 'store' <Predicate = (i14_0 == 94)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 820 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 820 'br' <Predicate = (i14_0 == 94)> <Delay = 0.00>
ST_118 : Operation 821 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_93_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 821 'store' <Predicate = (i14_0 == 93)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 822 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_93_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 822 'store' <Predicate = (i14_0 == 93)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 823 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 823 'br' <Predicate = (i14_0 == 93)> <Delay = 0.00>
ST_118 : Operation 824 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_92_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 824 'store' <Predicate = (i14_0 == 92)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 825 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_92_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 825 'store' <Predicate = (i14_0 == 92)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 826 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 826 'br' <Predicate = (i14_0 == 92)> <Delay = 0.00>
ST_118 : Operation 827 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_91_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 827 'store' <Predicate = (i14_0 == 91)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 828 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_91_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 828 'store' <Predicate = (i14_0 == 91)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 829 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 829 'br' <Predicate = (i14_0 == 91)> <Delay = 0.00>
ST_118 : Operation 830 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_90_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 830 'store' <Predicate = (i14_0 == 90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 831 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_90_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 831 'store' <Predicate = (i14_0 == 90)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 832 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 832 'br' <Predicate = (i14_0 == 90)> <Delay = 0.00>
ST_118 : Operation 833 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_89_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 833 'store' <Predicate = (i14_0 == 89)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 834 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_89_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 834 'store' <Predicate = (i14_0 == 89)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 835 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 835 'br' <Predicate = (i14_0 == 89)> <Delay = 0.00>
ST_118 : Operation 836 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_88_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 836 'store' <Predicate = (i14_0 == 88)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 837 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_88_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 837 'store' <Predicate = (i14_0 == 88)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 838 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 838 'br' <Predicate = (i14_0 == 88)> <Delay = 0.00>
ST_118 : Operation 839 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_87_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 839 'store' <Predicate = (i14_0 == 87)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 840 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_87_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 840 'store' <Predicate = (i14_0 == 87)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 841 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 841 'br' <Predicate = (i14_0 == 87)> <Delay = 0.00>
ST_118 : Operation 842 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_86_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 842 'store' <Predicate = (i14_0 == 86)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 843 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_86_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 843 'store' <Predicate = (i14_0 == 86)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 844 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 844 'br' <Predicate = (i14_0 == 86)> <Delay = 0.00>
ST_118 : Operation 845 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_85_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 845 'store' <Predicate = (i14_0 == 85)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 846 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_85_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 846 'store' <Predicate = (i14_0 == 85)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 847 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 847 'br' <Predicate = (i14_0 == 85)> <Delay = 0.00>
ST_118 : Operation 848 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_84_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 848 'store' <Predicate = (i14_0 == 84)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 849 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_84_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 849 'store' <Predicate = (i14_0 == 84)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 850 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 850 'br' <Predicate = (i14_0 == 84)> <Delay = 0.00>
ST_118 : Operation 851 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_83_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 851 'store' <Predicate = (i14_0 == 83)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 852 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_83_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 852 'store' <Predicate = (i14_0 == 83)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 853 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 853 'br' <Predicate = (i14_0 == 83)> <Delay = 0.00>
ST_118 : Operation 854 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_82_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 854 'store' <Predicate = (i14_0 == 82)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 855 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_82_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 855 'store' <Predicate = (i14_0 == 82)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 856 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 856 'br' <Predicate = (i14_0 == 82)> <Delay = 0.00>
ST_118 : Operation 857 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_81_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 857 'store' <Predicate = (i14_0 == 81)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 858 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_81_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 858 'store' <Predicate = (i14_0 == 81)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 859 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 859 'br' <Predicate = (i14_0 == 81)> <Delay = 0.00>
ST_118 : Operation 860 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_80_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 860 'store' <Predicate = (i14_0 == 80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 861 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_80_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 861 'store' <Predicate = (i14_0 == 80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 862 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 862 'br' <Predicate = (i14_0 == 80)> <Delay = 0.00>
ST_118 : Operation 863 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_79_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 863 'store' <Predicate = (i14_0 == 79)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 864 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_79_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 864 'store' <Predicate = (i14_0 == 79)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 865 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 865 'br' <Predicate = (i14_0 == 79)> <Delay = 0.00>
ST_118 : Operation 866 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_78_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 866 'store' <Predicate = (i14_0 == 78)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 867 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_78_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 867 'store' <Predicate = (i14_0 == 78)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 868 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 868 'br' <Predicate = (i14_0 == 78)> <Delay = 0.00>
ST_118 : Operation 869 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_77_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 869 'store' <Predicate = (i14_0 == 77)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 870 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_77_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 870 'store' <Predicate = (i14_0 == 77)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 871 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 871 'br' <Predicate = (i14_0 == 77)> <Delay = 0.00>
ST_118 : Operation 872 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_76_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 872 'store' <Predicate = (i14_0 == 76)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 873 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_76_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 873 'store' <Predicate = (i14_0 == 76)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 874 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 874 'br' <Predicate = (i14_0 == 76)> <Delay = 0.00>
ST_118 : Operation 875 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_75_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 875 'store' <Predicate = (i14_0 == 75)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 876 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_75_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 876 'store' <Predicate = (i14_0 == 75)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 877 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 877 'br' <Predicate = (i14_0 == 75)> <Delay = 0.00>
ST_118 : Operation 878 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_74_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 878 'store' <Predicate = (i14_0 == 74)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 879 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_74_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 879 'store' <Predicate = (i14_0 == 74)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 880 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 880 'br' <Predicate = (i14_0 == 74)> <Delay = 0.00>
ST_118 : Operation 881 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_73_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 881 'store' <Predicate = (i14_0 == 73)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 882 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_73_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 882 'store' <Predicate = (i14_0 == 73)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 883 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 883 'br' <Predicate = (i14_0 == 73)> <Delay = 0.00>
ST_118 : Operation 884 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_72_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 884 'store' <Predicate = (i14_0 == 72)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 885 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_72_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 885 'store' <Predicate = (i14_0 == 72)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 886 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 886 'br' <Predicate = (i14_0 == 72)> <Delay = 0.00>
ST_118 : Operation 887 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_71_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 887 'store' <Predicate = (i14_0 == 71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 888 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_71_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 888 'store' <Predicate = (i14_0 == 71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 889 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 889 'br' <Predicate = (i14_0 == 71)> <Delay = 0.00>
ST_118 : Operation 890 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_70_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 890 'store' <Predicate = (i14_0 == 70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 891 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_70_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 891 'store' <Predicate = (i14_0 == 70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 892 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 892 'br' <Predicate = (i14_0 == 70)> <Delay = 0.00>
ST_118 : Operation 893 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_69_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 893 'store' <Predicate = (i14_0 == 69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 894 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_69_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 894 'store' <Predicate = (i14_0 == 69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 895 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 895 'br' <Predicate = (i14_0 == 69)> <Delay = 0.00>
ST_118 : Operation 896 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_68_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 896 'store' <Predicate = (i14_0 == 68)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 897 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_68_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 897 'store' <Predicate = (i14_0 == 68)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 898 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 898 'br' <Predicate = (i14_0 == 68)> <Delay = 0.00>
ST_118 : Operation 899 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_67_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 899 'store' <Predicate = (i14_0 == 67)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 900 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_67_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 900 'store' <Predicate = (i14_0 == 67)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 901 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 901 'br' <Predicate = (i14_0 == 67)> <Delay = 0.00>
ST_118 : Operation 902 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_66_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 902 'store' <Predicate = (i14_0 == 66)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 903 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_66_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 903 'store' <Predicate = (i14_0 == 66)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 904 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 904 'br' <Predicate = (i14_0 == 66)> <Delay = 0.00>
ST_118 : Operation 905 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_65_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 905 'store' <Predicate = (i14_0 == 65)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 906 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_65_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 906 'store' <Predicate = (i14_0 == 65)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 907 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 907 'br' <Predicate = (i14_0 == 65)> <Delay = 0.00>
ST_118 : Operation 908 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_64_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 908 'store' <Predicate = (i14_0 == 64)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 909 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_64_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 909 'store' <Predicate = (i14_0 == 64)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 910 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 910 'br' <Predicate = (i14_0 == 64)> <Delay = 0.00>
ST_118 : Operation 911 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_63_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 911 'store' <Predicate = (i14_0 == 63)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 912 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_63_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 912 'store' <Predicate = (i14_0 == 63)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 913 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 913 'br' <Predicate = (i14_0 == 63)> <Delay = 0.00>
ST_118 : Operation 914 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_62_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 914 'store' <Predicate = (i14_0 == 62)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 915 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_62_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 915 'store' <Predicate = (i14_0 == 62)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 916 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 916 'br' <Predicate = (i14_0 == 62)> <Delay = 0.00>
ST_118 : Operation 917 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_61_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 917 'store' <Predicate = (i14_0 == 61)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 918 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_61_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 918 'store' <Predicate = (i14_0 == 61)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 919 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 919 'br' <Predicate = (i14_0 == 61)> <Delay = 0.00>
ST_118 : Operation 920 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_60_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 920 'store' <Predicate = (i14_0 == 60)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 921 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_60_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 921 'store' <Predicate = (i14_0 == 60)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 922 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 922 'br' <Predicate = (i14_0 == 60)> <Delay = 0.00>
ST_118 : Operation 923 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_59_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 923 'store' <Predicate = (i14_0 == 59)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 924 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_59_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 924 'store' <Predicate = (i14_0 == 59)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 925 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 925 'br' <Predicate = (i14_0 == 59)> <Delay = 0.00>
ST_118 : Operation 926 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_58_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 926 'store' <Predicate = (i14_0 == 58)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 927 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_58_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 927 'store' <Predicate = (i14_0 == 58)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 928 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 928 'br' <Predicate = (i14_0 == 58)> <Delay = 0.00>
ST_118 : Operation 929 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_57_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 929 'store' <Predicate = (i14_0 == 57)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 930 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_57_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 930 'store' <Predicate = (i14_0 == 57)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 931 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 931 'br' <Predicate = (i14_0 == 57)> <Delay = 0.00>
ST_118 : Operation 932 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_56_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 932 'store' <Predicate = (i14_0 == 56)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 933 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_56_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 933 'store' <Predicate = (i14_0 == 56)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 934 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 934 'br' <Predicate = (i14_0 == 56)> <Delay = 0.00>
ST_118 : Operation 935 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_55_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 935 'store' <Predicate = (i14_0 == 55)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 936 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_55_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 936 'store' <Predicate = (i14_0 == 55)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 937 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 937 'br' <Predicate = (i14_0 == 55)> <Delay = 0.00>
ST_118 : Operation 938 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_54_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 938 'store' <Predicate = (i14_0 == 54)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 939 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_54_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 939 'store' <Predicate = (i14_0 == 54)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 940 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 940 'br' <Predicate = (i14_0 == 54)> <Delay = 0.00>
ST_118 : Operation 941 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_53_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 941 'store' <Predicate = (i14_0 == 53)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 942 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_53_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 942 'store' <Predicate = (i14_0 == 53)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 943 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 943 'br' <Predicate = (i14_0 == 53)> <Delay = 0.00>
ST_118 : Operation 944 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_52_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 944 'store' <Predicate = (i14_0 == 52)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 945 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_52_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 945 'store' <Predicate = (i14_0 == 52)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 946 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 946 'br' <Predicate = (i14_0 == 52)> <Delay = 0.00>
ST_118 : Operation 947 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_51_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 947 'store' <Predicate = (i14_0 == 51)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 948 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_51_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 948 'store' <Predicate = (i14_0 == 51)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 949 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 949 'br' <Predicate = (i14_0 == 51)> <Delay = 0.00>
ST_118 : Operation 950 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_50_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 950 'store' <Predicate = (i14_0 == 50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 951 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_50_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 951 'store' <Predicate = (i14_0 == 50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 952 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 952 'br' <Predicate = (i14_0 == 50)> <Delay = 0.00>
ST_118 : Operation 953 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_49_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 953 'store' <Predicate = (i14_0 == 49)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 954 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_49_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 954 'store' <Predicate = (i14_0 == 49)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 955 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 955 'br' <Predicate = (i14_0 == 49)> <Delay = 0.00>
ST_118 : Operation 956 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_48_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 956 'store' <Predicate = (i14_0 == 48)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 957 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_48_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 957 'store' <Predicate = (i14_0 == 48)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 958 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 958 'br' <Predicate = (i14_0 == 48)> <Delay = 0.00>
ST_118 : Operation 959 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_47_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 959 'store' <Predicate = (i14_0 == 47)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 960 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_47_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 960 'store' <Predicate = (i14_0 == 47)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 961 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 961 'br' <Predicate = (i14_0 == 47)> <Delay = 0.00>
ST_118 : Operation 962 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_46_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 962 'store' <Predicate = (i14_0 == 46)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 963 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_46_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 963 'store' <Predicate = (i14_0 == 46)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 964 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 964 'br' <Predicate = (i14_0 == 46)> <Delay = 0.00>
ST_118 : Operation 965 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_45_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 965 'store' <Predicate = (i14_0 == 45)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 966 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_45_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 966 'store' <Predicate = (i14_0 == 45)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 967 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 967 'br' <Predicate = (i14_0 == 45)> <Delay = 0.00>
ST_118 : Operation 968 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_44_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 968 'store' <Predicate = (i14_0 == 44)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 969 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_44_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 969 'store' <Predicate = (i14_0 == 44)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 970 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 970 'br' <Predicate = (i14_0 == 44)> <Delay = 0.00>
ST_118 : Operation 971 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_43_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 971 'store' <Predicate = (i14_0 == 43)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 972 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_43_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 972 'store' <Predicate = (i14_0 == 43)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 973 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 973 'br' <Predicate = (i14_0 == 43)> <Delay = 0.00>
ST_118 : Operation 974 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_42_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 974 'store' <Predicate = (i14_0 == 42)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 975 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_42_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 975 'store' <Predicate = (i14_0 == 42)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 976 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 976 'br' <Predicate = (i14_0 == 42)> <Delay = 0.00>
ST_118 : Operation 977 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_41_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 977 'store' <Predicate = (i14_0 == 41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 978 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_41_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 978 'store' <Predicate = (i14_0 == 41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 979 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 979 'br' <Predicate = (i14_0 == 41)> <Delay = 0.00>
ST_118 : Operation 980 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_40_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 980 'store' <Predicate = (i14_0 == 40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 981 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_40_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 981 'store' <Predicate = (i14_0 == 40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 982 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 982 'br' <Predicate = (i14_0 == 40)> <Delay = 0.00>
ST_118 : Operation 983 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_39_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 983 'store' <Predicate = (i14_0 == 39)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 984 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_39_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 984 'store' <Predicate = (i14_0 == 39)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 985 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 985 'br' <Predicate = (i14_0 == 39)> <Delay = 0.00>
ST_118 : Operation 986 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_38_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 986 'store' <Predicate = (i14_0 == 38)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 987 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_38_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 987 'store' <Predicate = (i14_0 == 38)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 988 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 988 'br' <Predicate = (i14_0 == 38)> <Delay = 0.00>
ST_118 : Operation 989 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_37_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 989 'store' <Predicate = (i14_0 == 37)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 990 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_37_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 990 'store' <Predicate = (i14_0 == 37)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 991 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 991 'br' <Predicate = (i14_0 == 37)> <Delay = 0.00>
ST_118 : Operation 992 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_36_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 992 'store' <Predicate = (i14_0 == 36)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 993 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_36_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 993 'store' <Predicate = (i14_0 == 36)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 994 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 994 'br' <Predicate = (i14_0 == 36)> <Delay = 0.00>
ST_118 : Operation 995 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_35_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 995 'store' <Predicate = (i14_0 == 35)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 996 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_35_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 996 'store' <Predicate = (i14_0 == 35)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 997 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 997 'br' <Predicate = (i14_0 == 35)> <Delay = 0.00>
ST_118 : Operation 998 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_34_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 998 'store' <Predicate = (i14_0 == 34)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 999 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_34_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 999 'store' <Predicate = (i14_0 == 34)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1000 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1000 'br' <Predicate = (i14_0 == 34)> <Delay = 0.00>
ST_118 : Operation 1001 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_33_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1001 'store' <Predicate = (i14_0 == 33)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1002 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_33_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1002 'store' <Predicate = (i14_0 == 33)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1003 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1003 'br' <Predicate = (i14_0 == 33)> <Delay = 0.00>
ST_118 : Operation 1004 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_32_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1004 'store' <Predicate = (i14_0 == 32)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1005 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_32_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1005 'store' <Predicate = (i14_0 == 32)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1006 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1006 'br' <Predicate = (i14_0 == 32)> <Delay = 0.00>
ST_118 : Operation 1007 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_31_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1007 'store' <Predicate = (i14_0 == 31)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1008 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_31_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1008 'store' <Predicate = (i14_0 == 31)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1009 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1009 'br' <Predicate = (i14_0 == 31)> <Delay = 0.00>
ST_118 : Operation 1010 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_30_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1010 'store' <Predicate = (i14_0 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1011 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_30_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1011 'store' <Predicate = (i14_0 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1012 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1012 'br' <Predicate = (i14_0 == 30)> <Delay = 0.00>
ST_118 : Operation 1013 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_29_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1013 'store' <Predicate = (i14_0 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1014 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_29_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1014 'store' <Predicate = (i14_0 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1015 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1015 'br' <Predicate = (i14_0 == 29)> <Delay = 0.00>
ST_118 : Operation 1016 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_28_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1016 'store' <Predicate = (i14_0 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1017 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_28_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1017 'store' <Predicate = (i14_0 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1018 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1018 'br' <Predicate = (i14_0 == 28)> <Delay = 0.00>
ST_118 : Operation 1019 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_27_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1019 'store' <Predicate = (i14_0 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1020 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_27_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1020 'store' <Predicate = (i14_0 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1021 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1021 'br' <Predicate = (i14_0 == 27)> <Delay = 0.00>
ST_118 : Operation 1022 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_26_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1022 'store' <Predicate = (i14_0 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1023 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_26_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1023 'store' <Predicate = (i14_0 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1024 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1024 'br' <Predicate = (i14_0 == 26)> <Delay = 0.00>
ST_118 : Operation 1025 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_25_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1025 'store' <Predicate = (i14_0 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1026 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_25_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1026 'store' <Predicate = (i14_0 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1027 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1027 'br' <Predicate = (i14_0 == 25)> <Delay = 0.00>
ST_118 : Operation 1028 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_24_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1028 'store' <Predicate = (i14_0 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1029 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_24_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1029 'store' <Predicate = (i14_0 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1030 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1030 'br' <Predicate = (i14_0 == 24)> <Delay = 0.00>
ST_118 : Operation 1031 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_23_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1031 'store' <Predicate = (i14_0 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1032 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_23_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1032 'store' <Predicate = (i14_0 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1033 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1033 'br' <Predicate = (i14_0 == 23)> <Delay = 0.00>
ST_118 : Operation 1034 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_22_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1034 'store' <Predicate = (i14_0 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1035 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_22_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1035 'store' <Predicate = (i14_0 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1036 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1036 'br' <Predicate = (i14_0 == 22)> <Delay = 0.00>
ST_118 : Operation 1037 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_21_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1037 'store' <Predicate = (i14_0 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1038 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_21_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1038 'store' <Predicate = (i14_0 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1039 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1039 'br' <Predicate = (i14_0 == 21)> <Delay = 0.00>
ST_118 : Operation 1040 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_20_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1040 'store' <Predicate = (i14_0 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1041 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_20_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1041 'store' <Predicate = (i14_0 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1042 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1042 'br' <Predicate = (i14_0 == 20)> <Delay = 0.00>
ST_118 : Operation 1043 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_19_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1043 'store' <Predicate = (i14_0 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1044 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_19_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1044 'store' <Predicate = (i14_0 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1045 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1045 'br' <Predicate = (i14_0 == 19)> <Delay = 0.00>
ST_118 : Operation 1046 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_18_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1046 'store' <Predicate = (i14_0 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1047 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_18_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1047 'store' <Predicate = (i14_0 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1048 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1048 'br' <Predicate = (i14_0 == 18)> <Delay = 0.00>
ST_118 : Operation 1049 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_17_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1049 'store' <Predicate = (i14_0 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1050 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_17_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1050 'store' <Predicate = (i14_0 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1051 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1051 'br' <Predicate = (i14_0 == 17)> <Delay = 0.00>
ST_118 : Operation 1052 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_16_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1052 'store' <Predicate = (i14_0 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1053 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_16_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1053 'store' <Predicate = (i14_0 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1054 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1054 'br' <Predicate = (i14_0 == 16)> <Delay = 0.00>
ST_118 : Operation 1055 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_15_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1055 'store' <Predicate = (i14_0 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1056 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_15_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1056 'store' <Predicate = (i14_0 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1057 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1057 'br' <Predicate = (i14_0 == 15)> <Delay = 0.00>
ST_118 : Operation 1058 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_14_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1058 'store' <Predicate = (i14_0 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1059 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_14_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1059 'store' <Predicate = (i14_0 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1060 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1060 'br' <Predicate = (i14_0 == 14)> <Delay = 0.00>
ST_118 : Operation 1061 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_13_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1061 'store' <Predicate = (i14_0 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1062 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_13_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1062 'store' <Predicate = (i14_0 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1063 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1063 'br' <Predicate = (i14_0 == 13)> <Delay = 0.00>
ST_118 : Operation 1064 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_12_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1064 'store' <Predicate = (i14_0 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1065 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_12_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1065 'store' <Predicate = (i14_0 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1066 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1066 'br' <Predicate = (i14_0 == 12)> <Delay = 0.00>
ST_118 : Operation 1067 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_11_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1067 'store' <Predicate = (i14_0 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1068 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_11_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1068 'store' <Predicate = (i14_0 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1069 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1069 'br' <Predicate = (i14_0 == 11)> <Delay = 0.00>
ST_118 : Operation 1070 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_10_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1070 'store' <Predicate = (i14_0 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1071 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_10_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1071 'store' <Predicate = (i14_0 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1072 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1072 'br' <Predicate = (i14_0 == 10)> <Delay = 0.00>
ST_118 : Operation 1073 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_9_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1073 'store' <Predicate = (i14_0 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1074 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_9_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1074 'store' <Predicate = (i14_0 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1075 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1075 'br' <Predicate = (i14_0 == 9)> <Delay = 0.00>
ST_118 : Operation 1076 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_8_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1076 'store' <Predicate = (i14_0 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1077 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_8_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1077 'store' <Predicate = (i14_0 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1078 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1078 'br' <Predicate = (i14_0 == 8)> <Delay = 0.00>
ST_118 : Operation 1079 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_7_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1079 'store' <Predicate = (i14_0 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1080 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_7_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1080 'store' <Predicate = (i14_0 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1081 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1081 'br' <Predicate = (i14_0 == 7)> <Delay = 0.00>
ST_118 : Operation 1082 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_6_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1082 'store' <Predicate = (i14_0 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1083 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_6_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1083 'store' <Predicate = (i14_0 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1084 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1084 'br' <Predicate = (i14_0 == 6)> <Delay = 0.00>
ST_118 : Operation 1085 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_5_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1085 'store' <Predicate = (i14_0 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1086 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_5_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1086 'store' <Predicate = (i14_0 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1087 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1087 'br' <Predicate = (i14_0 == 5)> <Delay = 0.00>
ST_118 : Operation 1088 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_4_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1088 'store' <Predicate = (i14_0 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1089 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_4_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1089 'store' <Predicate = (i14_0 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1090 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1090 'br' <Predicate = (i14_0 == 4)> <Delay = 0.00>
ST_118 : Operation 1091 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_3_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1091 'store' <Predicate = (i14_0 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1092 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_3_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1092 'store' <Predicate = (i14_0 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1093 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1093 'br' <Predicate = (i14_0 == 3)> <Delay = 0.00>
ST_118 : Operation 1094 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_2_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1094 'store' <Predicate = (i14_0 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1095 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_2_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1095 'store' <Predicate = (i14_0 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1096 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1096 'br' <Predicate = (i14_0 == 2)> <Delay = 0.00>
ST_118 : Operation 1097 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_1_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1097 'store' <Predicate = (i14_0 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1098 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_1_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1098 'store' <Predicate = (i14_0 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1099 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1099 'br' <Predicate = (i14_0 == 1)> <Delay = 0.00>
ST_118 : Operation 1100 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_0_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1100 'store' <Predicate = (i14_0 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1101 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_0_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1101 'store' <Predicate = (i14_0 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1102 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1102 'br' <Predicate = (i14_0 == 0)> <Delay = 0.00>
ST_118 : Operation 1103 [1/1] (1.23ns)   --->   "store float %temp_re, float* %noiseSS_99_re_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1103 'store' <Predicate = (i14_0 == 127) | (i14_0 == 126) | (i14_0 == 125) | (i14_0 == 124) | (i14_0 == 123) | (i14_0 == 122) | (i14_0 == 121) | (i14_0 == 120) | (i14_0 == 119) | (i14_0 == 118) | (i14_0 == 117) | (i14_0 == 116) | (i14_0 == 115) | (i14_0 == 114) | (i14_0 == 113) | (i14_0 == 112) | (i14_0 == 111) | (i14_0 == 110) | (i14_0 == 109) | (i14_0 == 108) | (i14_0 == 107) | (i14_0 == 106) | (i14_0 == 105) | (i14_0 == 104) | (i14_0 == 103) | (i14_0 == 102) | (i14_0 == 101) | (i14_0 == 100) | (i14_0 == 99)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1104 [1/1] (1.23ns)   --->   "store float %tmp_im_8, float* %noiseSS_99_im_addr, align 4" [kernel_qrf_0.cpp:111]   --->   Operation 1104 'store' <Predicate = (i14_0 == 127) | (i14_0 == 126) | (i14_0 == 125) | (i14_0 == 124) | (i14_0 == 123) | (i14_0 == 122) | (i14_0 == 121) | (i14_0 == 120) | (i14_0 == 119) | (i14_0 == 118) | (i14_0 == 117) | (i14_0 == 116) | (i14_0 == 115) | (i14_0 == 114) | (i14_0 == 113) | (i14_0 == 112) | (i14_0 == 111) | (i14_0 == 110) | (i14_0 == 109) | (i14_0 == 108) | (i14_0 == 107) | (i14_0 == 106) | (i14_0 == 105) | (i14_0 == 104) | (i14_0 == 103) | (i14_0 == 102) | (i14_0 == 101) | (i14_0 == 100) | (i14_0 == 99)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_118 : Operation 1105 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 1105 'br' <Predicate = (i14_0 == 127) | (i14_0 == 126) | (i14_0 == 125) | (i14_0 == 124) | (i14_0 == 123) | (i14_0 == 122) | (i14_0 == 121) | (i14_0 == 120) | (i14_0 == 119) | (i14_0 == 118) | (i14_0 == 117) | (i14_0 == 116) | (i14_0 == 115) | (i14_0 == 114) | (i14_0 == 113) | (i14_0 == 112) | (i14_0 == 111) | (i14_0 == 110) | (i14_0 == 109) | (i14_0 == 108) | (i14_0 == 107) | (i14_0 == 106) | (i14_0 == 105) | (i14_0 == 104) | (i14_0 == 103) | (i14_0 == 102) | (i14_0 == 101) | (i14_0 == 100) | (i14_0 == 99)> <Delay = 0.00>

State 119 <SV = 7> <Delay = 0.77>
ST_119 : Operation 1106 [1/1] (0.77ns)   --->   "%j_2 = add i7 %j15_0, 1" [kernel_qrf_0.cpp:109]   --->   Operation 1106 'add' 'j_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1107 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_qrf_0.cpp:109]   --->   Operation 1107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', kernel_qrf_0.cpp:83) [217]  (0.656 ns)

 <State 2>: 0.831ns
The critical path consists of the following:
	'phi' operation ('phi_mul', kernel_qrf_0.cpp:83) with incoming values : ('add_ln83', kernel_qrf_0.cpp:83) [218]  (0 ns)
	'add' operation ('add_ln83', kernel_qrf_0.cpp:83) [219]  (0.831 ns)

 <State 3>: 2.48ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', kernel_qrf_0.cpp:84) [227]  (0 ns)
	'icmp' operation ('icmp_ln86', kernel_qrf_0.cpp:86) [246]  (0.817 ns)
	'select' operation ('select_ln86', kernel_qrf_0.cpp:86) [247]  (0.424 ns)
	'store' operation ('store_ln86', kernel_qrf_0.cpp:86) of variable 'select_ln86', kernel_qrf_0.cpp:86 on array 'Q.re', kernel_qrf_0.cpp:81 [248]  (1.24 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'load' operation ('A_re_load', kernel_qrf_0.cpp:85) on array 'A_re' [242]  (1.24 ns)
	'store' operation ('store_ln85', kernel_qrf_0.cpp:85) of variable 'A_re_load', kernel_qrf_0.cpp:85 on array 'R.re', kernel_qrf_0.cpp:80 [243]  (1.24 ns)

 <State 5>: 0.831ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kernel_qrf_0.cpp:89) [256]  (0 ns)
	'add' operation ('add_ln93', kernel_qrf_0.cpp:93) [267]  (0.831 ns)

 <State 6>: 5.63ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('zext_ln89', kernel_qrf_0.cpp:89) ('j', kernel_qrf_0.cpp:90) [273]  (0 ns)
	'add' operation ('j', kernel_qrf_0.cpp:90) [274]  (1.02 ns)
	'mul' operation of DSP[282] ('mul_ln93', kernel_qrf_0.cpp:93) [282]  (2.53 ns)
	'add' operation ('add_ln93_1', kernel_qrf_0.cpp:93) [283]  (0.842 ns)
	'getelementptr' operation ('R_re_addr_2', kernel_qrf_0.cpp:93) [285]  (0 ns)
	'load' operation ('x_complex<double>.re', kernel_qrf_0.cpp:93) on array 'R.re', kernel_qrf_0.cpp:80 [287]  (1.24 ns)

 <State 7>: 8.28ns
The critical path consists of the following:
	'load' operation ('x_complex<double>.re', kernel_qrf_0.cpp:93) on array 'R.re', kernel_qrf_0.cpp:80 [279]  (1.24 ns)
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [289]  (7.04 ns)

 <State 8>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [289]  (7.04 ns)

 <State 9>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [289]  (7.04 ns)

 <State 10>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [289]  (7.04 ns)

 <State 11>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [289]  (7.04 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [292]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [292]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [292]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [292]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [292]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('agg.result.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [299]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('agg.result.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [299]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('agg.result.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [299]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('agg.result.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [299]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('agg.result.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:52->kernel_qrf_0.cpp:93) [299]  (5.07 ns)

 <State 22>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_i', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [301]  (7.04 ns)

 <State 23>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_i', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [301]  (7.04 ns)

 <State 24>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_i', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [301]  (7.04 ns)

 <State 25>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_i', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [301]  (7.04 ns)

 <State 26>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_i', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [301]  (7.04 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('temp2', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [303]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('temp2', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [303]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('temp2', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [303]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('temp2', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [303]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('temp2', kernel_qrf_0.cpp:53->kernel_qrf_0.cpp:93) [303]  (5.07 ns)

 <State 32>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 33>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 34>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 35>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 36>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 37>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 38>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 39>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 40>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 41>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 42>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 43>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 44>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 45>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 46>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 47>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 48>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 49>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 50>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 51>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 52>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('r', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:54->kernel_qrf_0.cpp:93) [304]  (6.63 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('x', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [305]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('x', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [305]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('x', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [305]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('x', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [305]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('x', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [305]  (5.07 ns)

 <State 58>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 59>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 60>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 61>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 62>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 63>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 64>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 65>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 66>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 67>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 68>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 69>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 70>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 71>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 72>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 73>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 74>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 75>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 76>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 77>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 78>: 6.63ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [306]  (6.63 ns)

 <State 79>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('cosx', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [307]  (7.04 ns)

 <State 80>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('cosx', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [307]  (7.04 ns)

 <State 81>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('cosx', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [307]  (7.04 ns)

 <State 82>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('cosx', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [307]  (7.04 ns)

 <State 83>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('cosx', kernel_qrf_0.cpp:57->kernel_qrf_0.cpp:93) [307]  (7.04 ns)

 <State 84>: 7.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln329_1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:154->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [312]  (0.379 ns)
	'dmul' operation ('m2', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [315]  (7.04 ns)

 <State 85>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [314]  (7.04 ns)

 <State 86>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [314]  (7.04 ns)

 <State 87>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [314]  (7.04 ns)

 <State 88>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('m1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [314]  (7.04 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [318]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [318]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [318]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [318]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('sum_re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:155->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [318]  (5.07 ns)

 <State 94>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 95>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 96>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 97>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 98>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 99>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 100>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 101>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 102>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 103>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 104>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 105>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 106>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 107>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 108>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 109>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 110>: 8ns
The critical path consists of the following:
	'ddiv' operation ('x_complex<double>.re', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:157->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:163->kernel_qrf_0.cpp:60->kernel_qrf_0.cpp:93) [323]  (8 ns)

 <State 111>: 3.19ns
The critical path consists of the following:
	'call' operation ('call_ln98', kernel_qrf_0.cpp:98) to 'MalM' [339]  (3.19 ns)

 <State 112>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', kernel_qrf_0.cpp:100) [343]  (0.656 ns)

 <State 113>: 1.24ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', kernel_qrf_0.cpp:100) [343]  (0 ns)
	'getelementptr' operation ('temp1i_0_addr', kernel_qrf_0.cpp:101) [364]  (0 ns)
	'load' operation ('temp1i_0_load', kernel_qrf_0.cpp:101) on array 'temp1i_0' [365]  (1.24 ns)

 <State 114>: 2.47ns
The critical path consists of the following:
	'load' operation ('temp1i_0_load', kernel_qrf_0.cpp:101) on array 'temp1i_0' [365]  (1.24 ns)
	'store' operation ('store_ln101', kernel_qrf_0.cpp:101) of variable 'temp1i_0_load', kernel_qrf_0.cpp:101 on array 'R.re', kernel_qrf_0.cpp:80 [366]  (1.24 ns)

 <State 115>: 0.817ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kernel_qrf_0.cpp:108) [396]  (0 ns)
	'icmp' operation ('icmp_ln108', kernel_qrf_0.cpp:108) [397]  (0.817 ns)

 <State 116>: 3.77ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', kernel_qrf_0.cpp:109) [405]  (0 ns)
	'mul' operation of DSP[412] ('mul_ln87', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110) [411]  (0.494 ns)
	'add' operation of DSP[412] ('add_ln87', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110) [412]  (2.04 ns)
	'getelementptr' operation ('Q_re_addr_1', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:87->kernel_qrf_0.cpp:110) [414]  (0 ns)
	'load' operation ('Q_re_load', kernel_qrf_0.cpp:110) on array 'Q.re', kernel_qrf_0.cpp:81 [416]  (1.24 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'load' operation ('Q_re_load', kernel_qrf_0.cpp:110) on array 'Q.re', kernel_qrf_0.cpp:81 [416]  (1.24 ns)
	'fptrunc' operation ('temp.re', kernel_qrf_0.cpp:110) [417]  (2.89 ns)

 <State 118>: 4.48ns
The critical path consists of the following:
	'fptrunc' operation ('temp.im', kernel_qrf_0.cpp:110) [419]  (2.89 ns)
	'xor' operation ('xor_ln329', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:337->kernel_qrf_0.cpp:111) [423]  (0.351 ns)
	'store' operation ('store_ln111', kernel_qrf_0.cpp:111) of variable 'i', C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:329->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:337->kernel_qrf_0.cpp:111 on array 'noiseSS_93_im' [648]  (1.24 ns)

 <State 119>: 0.773ns
The critical path consists of the following:
	'add' operation ('j', kernel_qrf_0.cpp:109) [1027]  (0.773 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
