#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aa92bb4e50 .scope module, "bench" "bench" 2 23;
 .timescale -9 -12;
v000001aa92c4d8a0_0 .var "clk", 0 0;
v000001aa92c4d620_0 .var "param_wen", 0 0;
v000001aa92c504d0_0 .var "rstn", 0 0;
v000001aa92c4fb70_0 .var "spi_m_ready", 0 0;
v000001aa92c4e810_0 .net "spi_m_rx_data", 7 0, v000001aa92c4d030_0;  1 drivers
v000001aa92c4f530_0 .var "spi_m_tx_data", 7 0;
v000001aa92c50110_0 .net "spi_m_valid", 0 0, v000001aa92c4dbc0_0;  1 drivers
v000001aa92c4e8b0_0 .net "spi_miso", 0 0, v000001aa92c4e020_0;  1 drivers
v000001aa92c4fa30_0 .net "spi_mosi", 0 0, v000001aa92b82ec0_0;  1 drivers
v000001aa92c4fc10_0 .var "spi_period", 31 0;
v000001aa92c4ec70_0 .var "spi_s_ready", 0 0;
v000001aa92c50430_0 .net "spi_s_rx_data", 7 0, v000001aa92c4d440_0;  1 drivers
v000001aa92c4fad0_0 .var "spi_s_tx_data", 7 0;
v000001aa92c4e9f0_0 .net "spi_s_valid", 0 0, v000001aa92c4d4e0_0;  1 drivers
v000001aa92c4ea90_0 .net "spi_sclk", 0 0, v000001aa92c4d0d0_0;  1 drivers
v000001aa92c4ee50_0 .net "spi_ss_n", 0 0, v000001aa92c4d170_0;  1 drivers
S_000001aa92bdb740 .scope module, "spi_master_inst" "spi_master" 2 41, 3 1 0, S_000001aa92bb4e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 1 "spi_sclk";
    .port_info 3 /OUTPUT 1 "spi_ss_n";
    .port_info 4 /OUTPUT 1 "spi_mosi";
    .port_info 5 /INPUT 1 "spi_miso";
    .port_info 6 /INPUT 1 "param_wen";
    .port_info 7 /INPUT 32 "spi_period";
    .port_info 8 /OUTPUT 1 "spi_valid";
    .port_info 9 /INPUT 1 "spi_ready";
    .port_info 10 /OUTPUT 8 "spi_rx_data";
    .port_info 11 /INPUT 8 "spi_tx_data";
P_000001aa92ba6270 .param/l "STATE_EDGE_1" 1 3 62, C4<00000010>;
P_000001aa92ba62a8 .param/l "STATE_EDGE_2" 1 3 63, C4<00000011>;
P_000001aa92ba62e0 .param/l "STATE_IDEL" 1 3 61, C4<00000001>;
P_000001aa92ba6318 .param/l "STATE_RESET" 1 3 60, C4<00000000>;
P_000001aa92ba6350 .param/l "STATE_SS_N_DELAY" 1 3 64, C4<00000100>;
v000001aa92bb2220_0 .net "clk", 0 0, v000001aa92c4d8a0_0;  1 drivers
v000001aa92bb4ae0_0 .net "param_wen", 0 0, v000001aa92c4d620_0;  1 drivers
v000001aa92beeee0_0 .net "rstn", 0 0, v000001aa92c504d0_0;  1 drivers
v000001aa92bbc110_0 .var "rt_cnt", 31 0;
v000001aa92bdb8d0_0 .var "rt_cnt_dv", 0 0;
v000001aa92bdb970_0 .var "rt_cnt_int", 0 0;
v000001aa92b82ce0_0 .var "rx_cnt", 7 0;
v000001aa92b82d80_0 .var "rx_data_buffer", 7 0;
v000001aa92b82e20_0 .net "spi_miso", 0 0, v000001aa92c4e020_0;  alias, 1 drivers
v000001aa92b82ec0_0 .var "spi_mosi", 0 0;
v000001aa92b82f60_0 .net "spi_period", 31 0, v000001aa92c4fc10_0;  1 drivers
v000001aa92b83000_0 .var "spi_period_buf", 31 0;
v000001aa92b830a0_0 .net "spi_ready", 0 0, v000001aa92c4fb70_0;  1 drivers
v000001aa92c4d030_0 .var "spi_rx_data", 7 0;
v000001aa92c4d0d0_0 .var "spi_sclk", 0 0;
v000001aa92c4d170_0 .var "spi_ss_n", 0 0;
v000001aa92c4dee0_0 .net "spi_tx_data", 7 0, v000001aa92c4f530_0;  1 drivers
v000001aa92c4dbc0_0 .var "spi_valid", 0 0;
v000001aa92c4d760_0 .var "state", 7 0;
v000001aa92c4dd00_0 .var "tx_cnt", 7 0;
v000001aa92c4d9e0_0 .var "tx_data_buffer", 7 0;
E_000001aa92bb3ca0 .event posedge, v000001aa92bb2220_0;
S_000001aa92c4e330 .scope module, "spi_slave_inst" "spi_slave" 2 63, 4 1 0, S_000001aa92bb4e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "spi_sclk";
    .port_info 3 /INPUT 1 "spi_ss_n";
    .port_info 4 /INPUT 1 "spi_mosi";
    .port_info 5 /OUTPUT 1 "spi_miso";
    .port_info 6 /OUTPUT 1 "spi_valid";
    .port_info 7 /INPUT 1 "spi_ready";
    .port_info 8 /OUTPUT 8 "spi_rx_data";
    .port_info 9 /INPUT 8 "spi_tx_data";
P_000001aa92ba6390 .param/l "STATE_EDGE_1" 1 4 48, C4<00000010>;
P_000001aa92ba63c8 .param/l "STATE_EDGE_2" 1 4 49, C4<00000011>;
P_000001aa92ba6400 .param/l "STATE_IDEL" 1 4 47, C4<00000001>;
P_000001aa92ba6438 .param/l "STATE_RESET" 1 4 46, C4<00000000>;
P_000001aa92ba6470 .param/l "STATE_RETDATA" 1 4 50, C4<00000100>;
v000001aa92c4d3a0_0 .net "clk", 0 0, v000001aa92c4d8a0_0;  alias, 1 drivers
v000001aa92c4da80_0 .net "rstn", 0 0, v000001aa92c504d0_0;  alias, 1 drivers
v000001aa92c4d940_0 .var "rt_edge_int", 0 0;
v000001aa92c4db20_0 .var "rx_cnt", 7 0;
v000001aa92c4d260_0 .var "rx_data_buffer", 7 0;
v000001aa92c4df80_0 .var "sck_i0", 0 0;
v000001aa92c4d300_0 .var "sck_i1", 0 0;
v000001aa92c4e020_0 .var "spi_miso", 0 0;
v000001aa92c4dc60_0 .net "spi_mosi", 0 0, v000001aa92b82ec0_0;  alias, 1 drivers
v000001aa92c4e0c0_0 .net "spi_ready", 0 0, v000001aa92c4ec70_0;  1 drivers
v000001aa92c4d440_0 .var "spi_rx_data", 7 0;
v000001aa92c4dda0_0 .net "spi_sclk", 0 0, v000001aa92c4d0d0_0;  alias, 1 drivers
v000001aa92c4d6c0_0 .net "spi_ss_n", 0 0, v000001aa92c4d170_0;  alias, 1 drivers
v000001aa92c4d800_0 .net "spi_tx_data", 7 0, v000001aa92c4fad0_0;  1 drivers
v000001aa92c4d4e0_0 .var "spi_valid", 0 0;
v000001aa92c4de40_0 .var "state", 7 0;
v000001aa92c4e160_0 .var "tx_cnt", 7 0;
v000001aa92c4d580_0 .var "tx_data_buffer", 7 0;
S_000001aa92bdb5b0 .scope module, "spi_com" "spi_com" 5 1;
 .timescale -9 -12;
    .scope S_000001aa92bdb740;
T_0 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92b83000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aa92bb4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001aa92b82f60_0;
    %assign/vec4 v000001aa92b83000_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001aa92b83000_0;
    %assign/vec4 v000001aa92b83000_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001aa92bdb740;
T_1 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001aa92bdb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001aa92bbc110_0;
    %load/vec4 v000001aa92b83000_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000001aa92bbc110_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aa92bdb740;
T_2 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001aa92c4d760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92b830a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4dee0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %inv;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001aa92b82e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
T_2.16 ;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %inv;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
T_2.18 ;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001aa92c4e330;
T_3 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92c4da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001aa92c4d6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001aa92c4dda0_0;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %load/vec4 v000001aa92c4df80_0;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %load/vec4 v000001aa92c4df80_0;
    %load/vec4 v000001aa92c4d300_0;
    %cmp/ne;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aa92c4e330;
T_4 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92c4da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aa92c4de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4d6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d800_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d580_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %load/vec4 v000001aa92c4d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001aa92c4dc60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
T_4.11 ;
    %load/vec4 v000001aa92c4d580_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d580_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %load/vec4 v000001aa92c4d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
T_4.15 ;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
T_4.13 ;
    %load/vec4 v000001aa92c4d580_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aa92bb4e50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c504d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa92c4fc10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4ec70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4fad0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000001aa92bb4e50;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v000001aa92c4d8a0_0;
    %inv;
    %store/vec4 v000001aa92c4d8a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aa92bb4e50;
T_7 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c504d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001aa92c4fc10_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %delay 51000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4ec70_0, 0, 1;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v000001aa92c4fad0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 5000000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001aa92bb4e50;
T_8 ;
    %vpi_call 2 116 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aa92bb4e50 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "bench.v";
    "spi_master.v";
    "spi_slave.v";
    "spi_com.v";
