Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep  5 17:47:58 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
| Design       : xilinx_dma_pcie_ep
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 3
+----------+----------+-------------------------------------------------+--------+
| Rule     | Severity | Description                                     | Checks |
+----------+----------+-------------------------------------------------+--------+
| LUTAR-1  | Warning  | LUT drives async reset alert                    | 2      |
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain | 1      |
+----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/user_reset_int_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) xdma_0_i/inst/pcie3_ip_i/inst/user_reset_int_reg/PRE
xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell xdma_0_i/inst/pcie3_ip_i/inst/user_reset_int_reg in site SLICE_X165Y113 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg is not placed in the same (SLICE) site.
Related violations: <none>


