----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 02/28/2026 11:35:56 AM
-- Design Name: 
-- Module Name: FIR - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity FIR is
  Port (    clk : in std_logic;
            left_valid_in : in std_logic;
            right_valid_in : in std_logic;
            left_reg_input : in std_logic_vector(23 downto 0);
            right_reg_input : in std_logic_vector(23 downto 0);
            
            out_data_left : out std_logic_vector(23 downto 0);
            out_data_right : out std_logic_vector(23 downto 0)
            );
end FIR;

architecture Behavioral of FIR is

-- signals for fir_compiler_0 port map and logic
signal    aclk_s :  STD_LOGIC;
signal    s_axis_data_tvalid_s :  STD_LOGIC;
signal    s_axis_data_tready_s :  STD_LOGIC;
signal    s_axis_data_tdata_s :  STD_LOGIC_VECTOR(23 DOWNTO 0);
signal    m_axis_data_tvalid_s :  STD_LOGIC;
signal    m_axis_data_tdata_s :  STD_LOGIC_VECTOR(31 DOWNTO 0);
signal    s_axis_data_tuser_s : std_logic_vector(0 downto 0) := "0";
signal    m_axis_data_tuser_s : std_logic_vector(0 downto 0) := "0";

component fir_compiler_0 IS
  PORT (
    aclk : IN STD_LOGIC;
    s_axis_data_tvalid : IN STD_LOGIC;
    s_axis_data_tready : OUT STD_LOGIC;
    s_axis_data_tdata : IN STD_LOGIC_VECTOR(23 DOWNTO 0);
    m_axis_data_tvalid : OUT STD_LOGIC;
    m_axis_data_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    s_axis_data_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    m_axis_data_tuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0)
  );
END component;
begin
fir_0: fir_compiler_0 port map (
    aclk               => clk,
    s_axis_data_tvalid  => s_axis_data_tvalid_s,
    s_axis_data_tready  => s_axis_data_tready_s,
    s_axis_data_tdata   => s_axis_data_tdata_s,
    m_axis_data_tvalid  => m_axis_data_tvalid_s,
    m_axis_data_tdata   => m_axis_data_tdata_s,
    s_axis_data_tuser => s_axis_data_tuser_s,
    m_axis_data_tuser => m_axis_data_tuser_s
);
    process(clk)
        begin
            -- if input channels are valid always valid for single channel every 511 aclk cycles
            if (left_valid_in = '1') then
                s_axis_data_tuser_s <= "1"; -- lr_clk high is when riht data is loading so when left_valid can compute/shift or be assined a new register
                s_axis_data_tdata_s <= left_reg_input;
                s_axis_data_tvalid_s <= '1';
            elsif (right_valid_in = '1') then
                s_axis_data_tuser_s <= "0";
                s_axis_data_tdata_s <= right_reg_input;
                s_axis_data_tvalid_s <= '1';
            else
                s_axis_data_tvalid_s <= '0';
            end if;
            -- end of input channel check
            
            if (s_axis_data_tready_s = '1') and (m_axis_data_tvalid_s = '1') then           
                if m_axis_data_tuser_s = "1" then
                    out_data_left <= m_axis_data_tdata_s(27 downto 4);
                elsif m_axis_data_tuser_s = "0" then
                    out_data_right <= m_axis_data_tdata_s(27 downto 4);
                --else raise exception(can add later not needed)
                end if;
            end if;
    end process;

end Behavioral;
