Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 23 17:16:15 2019
| Host         : mcenroe.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.890        0.000                      0                 9148        0.057        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             0.890        0.000                      0                 5634        0.057        0.000                      0                 5634        7.833        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          14.171        0.000                      0                 1248        0.137        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  6.226        0.000                      0                 2266        0.841        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.314ns  (logic 8.031ns (52.441%)  route 7.283ns (47.559%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.599    10.620    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.303    10.923 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.680    11.604    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.150    11.754 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.923    12.676    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X88Y132        LUT5 (Prop_lut5_I1_O)        0.328    13.004 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.280    13.284    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1_n_0
    SLICE_X88Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0/O
                         net (fo=5, routed)           1.151    14.559    u_cpu/u_exec_unit/exe_reg2_nxt[9]
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/CLK
                         clock pessimism              0.584    15.937    
                         clock uncertainty           -0.125    15.811    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    15.449    u_cpu/u_exec_unit/m32_result0
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0__2/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.333ns  (logic 8.031ns (52.377%)  route 7.302ns (47.623%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.599    10.620    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.303    10.923 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.680    11.604    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.150    11.754 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.920    12.673    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.328    13.001 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.444    13.445    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0_i_1_n_0
    SLICE_X88Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.569 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0/O
                         net (fo=4, routed)           1.008    14.578    u_cpu/u_exec_unit/exe_reg1_nxt[9]
    DSP48_X3Y50          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__2/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y50          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__2/CLK
                         clock pessimism              0.622    15.975    
                         clock uncertainty           -0.125    15.849    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    15.487    u_cpu/u_exec_unit/m32_result0__2
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg2_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 8.031ns (52.521%)  route 7.260ns (47.479%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 15.261 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.599    10.620    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.303    10.923 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.680    11.604    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.150    11.754 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.923    12.676    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X88Y132        LUT5 (Prop_lut5_I1_O)        0.328    13.004 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.280    13.284    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1_n_0
    SLICE_X88Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0/O
                         net (fo=5, routed)           1.128    14.536    u_cpu/u_exec_unit/exe_reg2_nxt[9]
    SLICE_X93Y124        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.763    15.261    u_cpu/u_exec_unit/clk
    SLICE_X93Y124        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[9]/C
                         clock pessimism              0.584    15.845    
                         clock uncertainty           -0.125    15.720    
    SLICE_X93Y124        FDRE (Setup_fdre_C_D)       -0.103    15.617    u_cpu/u_exec_unit/exe_reg2_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0__1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.163ns  (logic 8.031ns (52.965%)  route 7.132ns (47.035%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 15.357 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.599    10.620    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.303    10.923 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.680    11.604    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.150    11.754 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.920    12.673    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.328    13.001 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.444    13.445    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0_i_1_n_0
    SLICE_X88Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.569 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[9]_INST_0/O
                         net (fo=4, routed)           0.838    14.408    u_cpu/u_exec_unit/exe_reg1_nxt[9]
    DSP48_X3Y52          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.860    15.357    u_cpu/u_exec_unit/clk
    DSP48_X3Y52          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/CLK
                         clock pessimism              0.622    15.980    
                         clock uncertainty           -0.125    15.854    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    15.492    u_cpu/u_exec_unit/m32_result0__1
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_src2_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 7.650ns (50.770%)  route 7.418ns (49.230%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.201 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[0])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[0]
                         net (fo=1, routed)           0.897     9.010    u_cpu/u_exec_unit/m32_result0__0_n_105
    SLICE_X93Y124        LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  u_cpu/u_exec_unit/mem_result_r[3]_i_5/O
                         net (fo=1, routed)           0.000     9.134    u_cpu/u_exec_unit/mem_result_r[3]_i_5_n_0
    SLICE_X93Y124        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.486 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.484     9.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_4
    SLICE_X92Y125        LUT6 (Prop_lut6_I5_O)        0.306    10.277 r  u_cpu/u_exec_unit/mem_result_r[3]_i_2/O
                         net (fo=1, routed)           0.452    10.728    u_cpu/u_exec_unit/mem_result_r[3]_i_2_n_0
    SLICE_X92Y125        LUT3 (Prop_lut3_I0_O)        0.150    10.878 r  u_cpu/u_exec_unit/mem_result_r[3]_i_1/O
                         net (fo=3, routed)           0.668    11.546    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[3]
    SLICE_X93Y134        LUT5 (Prop_lut5_I1_O)        0.328    11.874 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.403    12.277    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[3]_INST_0_i_1_n_0
    SLICE_X93Y133        LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[3]_INST_0/O
                         net (fo=5, routed)           1.192    13.593    u_cpu/u_exec_unit/exe_reg2_nxt[3]
    SLICE_X86Y125        LUT3 (Prop_lut3_I2_O)        0.148    13.741 r  u_cpu/u_exec_unit/exe_src2_r[3]_i_1/O
                         net (fo=1, routed)           0.572    14.313    u_cpu/u_exec_unit/exe_src2_nxt[3]
    SLICE_X86Y125        FDRE                                         r  u_cpu/u_exec_unit/exe_src2_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.703    15.201    u_cpu/u_exec_unit/clk
    SLICE_X86Y125        FDRE                                         r  u_cpu/u_exec_unit/exe_src2_r_reg[3]/C
                         clock pessimism              0.584    15.785    
                         clock uncertainty           -0.125    15.660    
    SLICE_X86Y125        FDRE (Setup_fdre_C_D)       -0.234    15.426    u_cpu/u_exec_unit/exe_src2_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.082ns  (logic 7.881ns (52.254%)  route 7.201ns (47.746%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.909 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.504    10.414    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_7
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.299    10.713 r  u_cpu/u_exec_unit/mem_result_r[8]_i_2/O
                         net (fo=1, routed)           0.606    11.319    u_cpu/u_exec_unit/mem_result_r[8]_i_2_n_0
    SLICE_X92Y127        LUT3 (Prop_lut3_I1_O)        0.116    11.435 r  u_cpu/u_exec_unit/mem_result_r[8]_i_1/O
                         net (fo=3, routed)           0.921    12.356    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[8]
    SLICE_X83Y133        LUT5 (Prop_lut5_I1_O)        0.328    12.684 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.263    12.947    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[8]_INST_0_i_1_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I4_O)        0.124    13.071 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[8]_INST_0/O
                         net (fo=5, routed)           1.256    14.327    u_cpu/u_exec_unit/exe_reg2_nxt[8]
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/CLK
                         clock pessimism              0.584    15.937    
                         clock uncertainty           -0.125    15.811    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    15.449    u_cpu/u_exec_unit/m32_result0
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0__1/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 8.031ns (53.550%)  route 6.966ns (46.450%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 15.357 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.599    10.620    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.303    10.923 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.680    11.604    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.150    11.754 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.923    12.676    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X88Y132        LUT5 (Prop_lut5_I1_O)        0.328    13.004 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.280    13.284    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1_n_0
    SLICE_X88Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0/O
                         net (fo=5, routed)           0.834    14.242    u_cpu/u_exec_unit/exe_reg2_nxt[9]
    DSP48_X3Y52          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.860    15.357    u_cpu/u_exec_unit/clk
    DSP48_X3Y52          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/CLK
                         clock pessimism              0.622    15.980    
                         clock uncertainty           -0.125    15.854    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    15.404    u_cpu/u_exec_unit/m32_result0__1
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg2_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.145ns  (logic 7.783ns (51.390%)  route 7.362ns (48.610%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.000 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.307    10.307    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_4
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.306    10.613 r  u_cpu/u_exec_unit/mem_result_r[11]_i_2/O
                         net (fo=1, routed)           0.624    11.237    u_cpu/u_exec_unit/mem_result_r[11]_i_2_n_0
    SLICE_X92Y125        LUT3 (Prop_lut3_I1_O)        0.124    11.361 r  u_cpu/u_exec_unit/mem_result_r[11]_i_1/O
                         net (fo=3, routed)           0.921    12.281    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[11]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.124    12.405 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.430    12.835    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[11]_INST_0_i_1_n_0
    SLICE_X89Y134        LUT5 (Prop_lut5_I4_O)        0.124    12.959 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[11]_INST_0/O
                         net (fo=5, routed)           1.430    14.390    u_cpu/u_exec_unit/exe_reg2_nxt[11]
    SLICE_X93Y122        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.766    15.264    u_cpu/u_exec_unit/clk
    SLICE_X93Y122        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[11]/C
                         clock pessimism              0.584    15.848    
                         clock uncertainty           -0.125    15.723    
    SLICE_X93Y122        FDRE (Setup_fdre_C_D)       -0.103    15.620    u_cpu/u_exec_unit/exe_reg2_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0__2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 7.881ns (52.542%)  route 7.118ns (47.458%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.909 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.504    10.414    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_7
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.299    10.713 r  u_cpu/u_exec_unit/mem_result_r[8]_i_2/O
                         net (fo=1, routed)           0.606    11.319    u_cpu/u_exec_unit/mem_result_r[8]_i_2_n_0
    SLICE_X92Y127        LUT3 (Prop_lut3_I1_O)        0.116    11.435 r  u_cpu/u_exec_unit/mem_result_r[8]_i_1/O
                         net (fo=3, routed)           0.780    12.215    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[8]
    SLICE_X83Y133        LUT5 (Prop_lut5_I0_O)        0.328    12.543 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.433    12.976    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[8]_INST_0_i_1_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I4_O)        0.124    13.100 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[8]_INST_0/O
                         net (fo=4, routed)           1.144    14.244    u_cpu/u_exec_unit/exe_reg1_nxt[8]
    DSP48_X3Y50          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y50          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__2/CLK
                         clock pessimism              0.622    15.975    
                         clock uncertainty           -0.125    15.849    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    15.487    u_cpu/u_exec_unit/m32_result0__2
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 8.601ns (56.415%)  route 6.645ns (43.585%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 15.204 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.961    -0.755    u_cpu/u_exec_unit/clk
    SLICE_X92Y128        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.237 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=58, routed)          1.127     0.889    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.013 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.575     1.588    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.244 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.049     6.293    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.113 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.901     9.013    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X93Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.137    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X93Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.687 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.687    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.801    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.915 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.915    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.029    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.143    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.570 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.354    10.925    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X92Y131        LUT6 (Prop_lut6_I5_O)        0.306    11.231 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.171    11.402    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X92Y131        LUT3 (Prop_lut3_I1_O)        0.124    11.526 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.469    11.995    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X95Y132        LUT5 (Prop_lut5_I0_O)        0.124    12.119 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.263    12.382    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y132        LUT5 (Prop_lut5_I4_O)        0.124    12.506 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          1.135    13.640    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.764 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2/O
                         net (fo=1, routed)           0.602    14.367    u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2_n_0
    SLICE_X82Y122        LUT5 (Prop_lut5_I4_O)        0.124    14.491 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_1/O
                         net (fo=1, routed)           0.000    14.491    u_cpu/u_exec_unit/u_divider/div_acc_nxt[35]
    SLICE_X82Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.706    15.204    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/C
                         clock pessimism              0.584    15.788    
                         clock uncertainty           -0.125    15.663    
    SLICE_X82Y122        FDCE (Setup_fdce_C_D)        0.081    15.744    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ssd_driver/counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.371ns (68.156%)  route 0.173ns (31.844%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.637    -0.594    u_ssd_driver/clk
    SLICE_X112Y99        FDCE                                         r  u_ssd_driver/counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u_ssd_driver/counter_r_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.258    u_ssd_driver/counter_r_reg_n_0_[3]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.104 r  u_ssd_driver/counter_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    u_ssd_driver/counter_r_reg[0]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.050 r  u_ssd_driver/counter_r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    u_ssd_driver/counter_r_reg[4]_i_1_n_7
    SLICE_X112Y100       FDCE                                         r  u_ssd_driver/counter_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_ssd_driver/clk
    SLICE_X112Y100       FDCE                                         r  u_ssd_driver/counter_r_reg[4]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.107    u_ssd_driver/counter_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X102Y127       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[21]/Q
                         net (fo=1, routed)           0.123    -0.264    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[21]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.477    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.322    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X104Y125       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  u_cpu/u_exec_unit/wrb_target_r_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.282    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[23]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X104Y125       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  u_cpu/u_exec_unit/wrb_target_r_reg[25]/Q
                         net (fo=1, routed)           0.108    -0.282    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[25]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y127       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.281    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[10]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y127       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[15]/Q
                         net (fo=1, routed)           0.106    -0.281    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[15]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y127       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/Q
                         net (fo=1, routed)           0.107    -0.280    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[17]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y127       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.280    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[19]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ssd_driver/counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.384ns (68.899%)  route 0.173ns (31.101%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.637    -0.594    u_ssd_driver/clk
    SLICE_X112Y99        FDCE                                         r  u_ssd_driver/counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u_ssd_driver/counter_r_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.258    u_ssd_driver/counter_r_reg_n_0_[3]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.104 r  u_ssd_driver/counter_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    u_ssd_driver/counter_r_reg[0]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.037 r  u_ssd_driver/counter_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.037    u_ssd_driver/counter_r_reg[4]_i_1_n_5
    SLICE_X112Y100       FDCE                                         r  u_ssd_driver/counter_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_ssd_driver/clk
    SLICE_X112Y100       FDCE                                         r  u_ssd_driver/counter_r_reg[6]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.107    u_ssd_driver/counter_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.899%)  route 0.119ns (42.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.678    -0.553    u_cpu/u_exec_unit/clk
    SLICE_X104Y126       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDCE (Prop_fdce_C_Q)         0.164    -0.389 r  u_cpu/u_exec_unit/wrb_pc_r_reg[28]/Q
                         net (fo=2, routed)           0.119    -0.270    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[28]
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.992    -0.747    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y25         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.498    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.155    -0.343    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y25     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y25     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X5Y44     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y42     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y40     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y41     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y43     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X5Y44     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X103Y109   halt_detect_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X103Y109   run_detect_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X94Y109    u_cpu/u_exec_unit/mem_csr_addr_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X95Y114    u_cpu/u_exec_unit/mem_csr_addr_r_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y107   u_cpu/u_control_unit/mcycle_r_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y107   u_cpu/u_control_unit/mcycle_r_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y107   u_cpu/u_control_unit/mcycle_r_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X103Y109   halt_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X103Y109   run_detect_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X94Y109    u_cpu/u_exec_unit/mem_csr_addr_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X103Y117   u_cpu/u_exec_unit/mem_csr_addr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y108    u_cpu/u_exec_unit/mem_csr_addr_r_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y103   u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y105   u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y105   u_cpu/u_control_unit/mcycle_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 0.718ns (7.234%)  route 9.208ns (92.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 26.748 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.206     6.685    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.984 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3/O
                         net (fo=22, routed)          5.002    11.986    u_dvi_display/u_frame_buffer/fb_addr[14]
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.746    26.748    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.132    26.880    
                         clock uncertainty           -0.157    26.723    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    26.157    u_dvi_display/u_frame_buffer/fb_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.340ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 0.718ns (7.359%)  route 9.039ns (92.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 26.748 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.202     5.681    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y99        LUT4 (Prop_lut4_I1_O)        0.299     5.980 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5/O
                         net (fo=22, routed)          5.837    11.817    u_dvi_display/u_frame_buffer/fb_addr[12]
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.746    26.748    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.132    26.880    
                         clock uncertainty           -0.157    26.723    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    26.157    u_dvi_display/u_frame_buffer/fb_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                 14.340    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 0.718ns (7.322%)  route 9.089ns (92.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 26.748 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.214     6.693    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.992 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2/O
                         net (fo=22, routed)          4.874    11.867    u_dvi_display/u_frame_buffer/fb_addr[15]
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.746    26.748    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.132    26.880    
                         clock uncertainty           -0.157    26.723    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.208    u_dvi_display/u_frame_buffer/fb_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.514ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 0.718ns (7.489%)  route 8.870ns (92.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 26.753 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.206     6.685    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.984 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3/O
                         net (fo=22, routed)          4.664    11.648    u_dvi_display/u_frame_buffer/fb_addr[14]
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.751    26.753    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.132    26.885    
                         clock uncertainty           -0.157    26.728    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    26.162    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         26.162    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                 14.514    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.718ns (7.552%)  route 8.789ns (92.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 26.748 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.538     6.017    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y99        LUT4 (Prop_lut4_I1_O)        0.299     6.316 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4/O
                         net (fo=22, routed)          5.251    11.567    u_dvi_display/u_frame_buffer/fb_addr[13]
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.746    26.748    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.132    26.880    
                         clock uncertainty           -0.157    26.723    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    26.157    u_dvi_display/u_frame_buffer/fb_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.718ns (7.623%)  route 8.701ns (92.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 26.753 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.202     5.681    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y99        LUT4 (Prop_lut4_I1_O)        0.299     5.980 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5/O
                         net (fo=22, routed)          5.499    11.479    u_dvi_display/u_frame_buffer/fb_addr[12]
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.751    26.753    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.132    26.885    
                         clock uncertainty           -0.157    26.728    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    26.162    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         26.162    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 14.683    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.718ns (7.663%)  route 8.652ns (92.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 26.748 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.302     5.781    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y98        LUT4 (Prop_lut4_I1_O)        0.299     6.080 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17/O
                         net (fo=22, routed)          5.350    11.430    u_dvi_display/u_frame_buffer/fb_addr[0]
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.746    26.748    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.132    26.880    
                         clock uncertainty           -0.157    26.723    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    26.157    u_dvi_display/u_frame_buffer/fb_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.772ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 0.718ns (7.654%)  route 8.662ns (92.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 26.753 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.214     6.693    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.992 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2/O
                         net (fo=22, routed)          4.448    11.440    u_dvi_display/u_frame_buffer/fb_addr[15]
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.751    26.753    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.132    26.885    
                         clock uncertainty           -0.157    26.728    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.213    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         26.213    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 14.772    

Slack (MET) :             14.783ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 0.718ns (7.848%)  route 8.431ns (92.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 26.664 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.214     6.693    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.992 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2/O
                         net (fo=22, routed)          4.217    11.209    u_dvi_display/u_frame_buffer/fb_addr[15]
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.662    26.664    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/CLKARDCLK
                         clock pessimism              0.000    26.664    
                         clock uncertainty           -0.157    26.507    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    25.992    u_dvi_display/u_frame_buffer/fb_memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 14.783    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 0.718ns (7.710%)  route 8.595ns (92.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.057     2.060    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.419     2.479 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.214     6.693    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299     6.992 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2/O
                         net (fo=22, routed)          4.381    11.373    u_dvi_display/u_frame_buffer/fb_addr[15]
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.217    u_dvi_display/u_frame_buffer/fb_memory_reg_1_1
  -------------------------------------------------------------------
                         required time                         26.217    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 14.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_vsync_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s3_vsync_r_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.718     0.720    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141     0.861 r  u_dvi_display/u_vga_control/s2_vsync_r_reg/Q
                         net (fo=2, routed)           0.067     0.928    u_dvi_display/u_vga_control/s2_vsync_r
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s3_vsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_vga_control/clk
    SLICE_X111Y138       FDCE                                         r  u_dvi_display/u_vga_control/s3_vsync_r_reg/C
                         clock pessimism             -0.276     0.720    
    SLICE_X111Y138       FDCE (Hold_fdce_C_D)         0.071     0.791    u_dvi_display/u_vga_control/s3_vsync_r_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_row_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.722%)  route 0.519ns (71.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_vga_control/clk
    SLICE_X104Y99        FDCE                                         r  u_dvi_display/u_vga_control/s2_row_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_vga_control/s2_row_addr_r_reg[1]/Q
                         net (fo=9, routed)           0.215     0.991    u_dvi_display/u_frame_buffer/vc_row_address[1]
    SLICE_X102Y100       LUT4 (Prop_lut4_I0_O)        0.045     1.036 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8/O
                         net (fo=22, routed)          0.304     1.340    u_dvi_display/u_frame_buffer/fb_addr[9]
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.009     1.011    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/CLKARDCLK
                         clock pessimism             -0.005     1.006    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.189    u_dvi_display/u_frame_buffer/fb_memory_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_dvi_display/sync_px_2_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/px_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.915%)  route 0.096ns (34.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.718     0.720    u_dvi_display/clk
    SLICE_X107Y108       FDCE                                         r  u_dvi_display/sync_px_2_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDCE (Prop_fdce_C_Q)         0.141     0.861 r  u_dvi_display/sync_px_2_r_reg/Q
                         net (fo=74, routed)          0.096     0.957    u_dvi_display/u_frame_buffer/px_request
    SLICE_X106Y108       LUT5 (Prop_lut5_I3_O)        0.045     1.002 r  u_dvi_display/u_frame_buffer/px_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.002    u_dvi_display/u_frame_buffer/px_state_r[0]_i_1_n_0
    SLICE_X106Y108       FDCE                                         r  u_dvi_display/u_frame_buffer/px_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.992     0.994    u_dvi_display/u_frame_buffer/clk
    SLICE_X106Y108       FDCE                                         r  u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
                         clock pessimism             -0.261     0.733    
    SLICE_X106Y108       FDCE (Hold_fdce_C_D)         0.092     0.825    u_dvi_display/u_frame_buffer/px_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.777%)  route 0.131ns (48.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.714     0.716    u_dvi_display/u_vga_control/clk
    SLICE_X106Y116       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.141     0.857 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[23]/Q
                         net (fo=4, routed)           0.131     0.988    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X109Y117       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.985     0.987    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y117       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.258     0.729    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.075     0.804    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.682%)  route 0.095ns (31.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164     0.877 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.095     0.972    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X109Y119       LUT6 (Prop_lut6_I5_O)        0.045     1.017 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.017    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X109Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.259     0.726    
    SLICE_X109Y119       FDRE (Hold_fdre_C_D)         0.092     0.818    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.576%)  route 0.149ns (44.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.713     0.715    u_dvi_display/u_vga_control/clk
    SLICE_X107Y117       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.141     0.856 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[0]/Q
                         net (fo=4, routed)           0.149     1.005    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X108Y118       LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.050    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X108Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.258     0.728    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120     0.848    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.712     0.714    u_dvi_display/u_vga_control/clk
    SLICE_X106Y118       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/Q
                         net (fo=4, routed)           0.130     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X108Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.258     0.728    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.052     0.780    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y127       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.156     1.009    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X112Y128       LUT6 (Prop_lut6_I2_O)        0.045     1.054 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.054    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X112Y128       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.121     0.847    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s1_hcount_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.997%)  route 0.139ns (40.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.719     0.721    u_dvi_display/u_vga_control/clk
    SLICE_X112Y140       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y140       FDCE (Prop_fdce_C_Q)         0.164     0.885 r  u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/Q
                         net (fo=6, routed)           0.139     1.024    u_dvi_display/u_vga_control/s1_hcount_r[1]
    SLICE_X112Y139       LUT6 (Prop_lut6_I4_O)        0.045     1.069 r  u_dvi_display/u_vga_control/s1_hcount_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.069    u_dvi_display/u_vga_control/s1_hcount_r[4]_i_1_n_0
    SLICE_X112Y139       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_vga_control/clk
    SLICE_X112Y139       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[4]/C
                         clock pessimism             -0.260     0.736    
    SLICE_X112Y139       FDCE (Hold_fdce_C_D)         0.121     0.857    u_dvi_display/u_vga_control/s1_hcount_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_row_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_row_addr_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.230ns (32.972%)  route 0.468ns (67.028%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_vga_control/clk
    SLICE_X103Y99        FDCE                                         r  u_dvi_display/u_vga_control/s2_row_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 f  u_dvi_display/u_vga_control/s2_row_addr_r_reg[3]/Q
                         net (fo=7, routed)           0.148     0.902    u_dvi_display/u_vga_control/vc_row_address[3]
    SLICE_X104Y99        LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  u_dvi_display/u_vga_control/s2_row_addr_r[7]_i_3/O
                         net (fo=2, routed)           0.319     1.266    u_dvi_display/u_vga_control/s2_row_addr_r[7]_i_3_n_0
    SLICE_X104Y100       LUT3 (Prop_lut3_I1_O)        0.044     1.310 r  u_dvi_display/u_vga_control/s2_row_addr_r[7]_i_2/O
                         net (fo=1, routed)           0.000     1.310    u_dvi_display/u_vga_control/s2_row_addr_r[7]_i_2_n_0
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_vga_control/s2_row_addr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_vga_control/clk
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_vga_control/s2_row_addr_r_reg[7]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.131     1.096    u_dvi_display/u_vga_control/s2_row_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y24     u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y24     u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y17     u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y10     u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y11     u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y23     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y108   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y108   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y132   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y132   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y132   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X113Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y110   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y110   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y115   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y115   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y115   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y115   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y116   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y116   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][12]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][12]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X95Y139        FDCE (Recov_fdce_C_CLR)     -0.405    15.332    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][12]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][13]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X95Y139        FDCE (Recov_fdce_C_CLR)     -0.405    15.332    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][13]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][17]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][17]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X95Y139        FDCE (Recov_fdce_C_CLR)     -0.405    15.332    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][17]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][18]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][18]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X95Y139        FDCE (Recov_fdce_C_CLR)     -0.405    15.332    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][18]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X95Y139        FDCE (Recov_fdce_C_CLR)     -0.405    15.332    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[1][12]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 0.580ns (5.940%)  route 9.184ns (94.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.526     9.101    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y137        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.778    15.276    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y137        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][12]/C
                         clock pessimism              0.584    15.860    
                         clock uncertainty           -0.125    15.735    
    SLICE_X95Y137        FDCE (Recov_fdce_C_CLR)     -0.405    15.330    u_cpu/u_exec_unit/u_regfile/xreg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[1][13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 0.580ns (5.940%)  route 9.184ns (94.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.526     9.101    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y137        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.778    15.276    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y137        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][13]/C
                         clock pessimism              0.584    15.860    
                         clock uncertainty           -0.125    15.735    
    SLICE_X95Y137        FDCE (Recov_fdce_C_CLR)     -0.405    15.330    u_cpu/u_exec_unit/u_regfile/xreg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[1][17]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 0.580ns (5.940%)  route 9.184ns (94.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.526     9.101    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y137        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.778    15.276    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y137        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][17]/C
                         clock pessimism              0.584    15.860    
                         clock uncertainty           -0.125    15.735    
    SLICE_X95Y137        FDCE (Recov_fdce_C_CLR)     -0.405    15.330    u_cpu/u_exec_unit/u_regfile/xreg_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[1][31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 0.580ns (5.940%)  route 9.184ns (94.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.526     9.101    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X95Y137        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.778    15.276    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X95Y137        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[1][31]/C
                         clock pessimism              0.584    15.860    
                         clock uncertainty           -0.125    15.735    
    SLICE_X95Y137        FDCE (Recov_fdce_C_CLR)     -0.405    15.330    u_cpu/u_exec_unit/u_regfile/xreg_reg[1][31]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[7][31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.580ns (5.937%)  route 9.189ns (94.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.054    -0.662    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.452    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.124     0.576 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.531     9.106    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X94Y139        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X94Y139        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][31]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X94Y139        FDCE (Recov_fdce_C_CLR)     -0.319    15.418    u_cpu/u_exec_unit/u_regfile/xreg_reg[7][31]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.726%)  route 0.598ns (76.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.377     0.269    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X104Y141       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.964    -0.776    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X104Y141       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][16]/C
                         clock pessimism              0.271    -0.505    
    SLICE_X104Y141       FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][16]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[11][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.634%)  route 0.636ns (77.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.415     0.307    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y141       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[11][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y141       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[11][16]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X102Y141       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[11][16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[31][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.634%)  route 0.636ns (77.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.415     0.307    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X103Y141       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[31][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X103Y141       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[31][16]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X103Y141       FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_cpu/u_exec_unit/u_regfile/xreg_reg[31][16]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][30]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.861%)  route 0.706ns (79.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.485     0.377    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y134       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.988    -0.752    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y134       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][30]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X112Y134       FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][30]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][31]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.861%)  route 0.706ns (79.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.485     0.377    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y134       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.988    -0.752    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y134       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][31]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X112Y134       FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[4][31]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[25][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.228%)  route 0.690ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.469     0.361    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y140       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y140       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][16]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X102Y140       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[25][16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[25][31]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.228%)  route 0.690ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.469     0.361    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y140       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y140       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][31]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X102Y140       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[25][31]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[11][31]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.244%)  route 0.690ns (78.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.469     0.361    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y139       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[11][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.962    -0.778    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y139       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[11][31]/C
                         clock pessimism              0.271    -0.507    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    u_cpu/u_exec_unit/u_regfile/xreg_reg[11][31]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[24][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.296%)  route 0.730ns (79.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.509     0.401    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y142       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[24][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y142       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[24][16]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X102Y142       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[24][16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[15][13]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.164%)  route 0.736ns (79.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.716    -0.515    u_resync/clk
    SLICE_X106Y141       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.153    u_resync/p_0_in
    SLICE_X106Y141       LUT1 (Prop_lut1_I0_O)        0.045    -0.108 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.515     0.407    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X99Y141        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X99Y141        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][13]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X99Y141        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_cpu/u_exec_unit/u_regfile/xreg_reg[15][13]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  1.005    





