[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Apr 11 07:47:10 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_control_rand_sequence_testbench.vcd"
[dumpfile_mtime] "Sun Apr 11 07:40:07 2021"
[dumpfile_size] 89985
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_control_rand_sequence_testbench.gtkw"
[timestart] 23780
[size] 1963 1265
[pos] -1 -1
*-13.505173 55000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_rv32i_control_rand_sequence_testbench.
[treeopen] friscv_rv32i_control_rand_sequence_testbench.dut.
[treeopen] friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.
[sst_width] 193
[signals_width] 358
[sst_expanded] 1
[sst_vpaned_height] 551
@28
[color] 1
friscv_rv32i_control_rand_sequence_testbench.dut.aclk
[color] 3
friscv_rv32i_control_rand_sequence_testbench.dut.aresetn
friscv_rv32i_control_rand_sequence_testbench.dut.srst
@200
-
@28
[color] 7
friscv_rv32i_control_rand_sequence_testbench.dut.inst_en
[color] 7
friscv_rv32i_control_rand_sequence_testbench.dut.inst_ready
@22
friscv_rv32i_control_rand_sequence_testbench.dut.inst_addr[15:0]
friscv_rv32i_control_rand_sequence_testbench.dut.inst_rdata[31:0]
@421
[color] 5
friscv_rv32i_control_rand_sequence_testbench.iinst
@200
-
@28
friscv_rv32i_control_rand_sequence_testbench.dut.alu_en
friscv_rv32i_control_rand_sequence_testbench.dut.alu_ready
@22
friscv_rv32i_control_rand_sequence_testbench.dut.alu_instbus[85:0]
@420
[color] 2
friscv_rv32i_control_rand_sequence_testbench.ialu
friscv_rv32i_control_rand_sequence_testbench.alu_latency
@200
-
@22
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rs1_addr[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rs1_val[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rs2_addr[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rs2_val[31:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rd_wr
@22
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rd_addr[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.ctrl_rd_val[31:0]
@200
-
@22
[color] 2
friscv_rv32i_control_rand_sequence_testbench.dut.cfsm[3:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.cant_branch_now
friscv_rv32i_control_rand_sequence_testbench.dut.cant_process_now
friscv_rv32i_control_rand_sequence_testbench.dut.alu_inst_empty
friscv_rv32i_control_rand_sequence_testbench.dut.alu_inst_full
friscv_rv32i_control_rand_sequence_testbench.dut.alu_inst_rd
friscv_rv32i_control_rand_sequence_testbench.dut.alu_inst_wr
@200
-
@28
friscv_rv32i_control_rand_sequence_testbench.dut.load_stored
@22
friscv_rv32i_control_rand_sequence_testbench.dut.instruction[31:0]
friscv_rv32i_control_rand_sequence_testbench.last_addr[15:0]
@200
-
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.aclk
friscv_rv32i_control_rand_sequence_testbench.dut.auipc
friscv_rv32i_control_rand_sequence_testbench.dut.jal
friscv_rv32i_control_rand_sequence_testbench.dut.jalr
friscv_rv32i_control_rand_sequence_testbench.dut.branching
friscv_rv32i_control_rand_sequence_testbench.dut.goto_branch
friscv_rv32i_control_rand_sequence_testbench.dut.system
friscv_rv32i_control_rand_sequence_testbench.dut.processing
friscv_rv32i_control_rand_sequence_testbench.dut.inst_error
friscv_rv32i_control_rand_sequence_testbench.dut.beq
friscv_rv32i_control_rand_sequence_testbench.dut.bge
friscv_rv32i_control_rand_sequence_testbench.dut.bgeu
friscv_rv32i_control_rand_sequence_testbench.dut.blt
friscv_rv32i_control_rand_sequence_testbench.dut.bltu
friscv_rv32i_control_rand_sequence_testbench.dut.bne
@200
-
@22
friscv_rv32i_control_rand_sequence_testbench.dut.pc[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_auipc[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_branching[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_jal[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_jalr[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_plus4[31:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pc_reg[31:0]
@200
-
@22
friscv_rv32i_control_rand_sequence_testbench.dut.opcode[6:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.funct3[2:0]
@22
friscv_rv32i_control_rand_sequence_testbench.dut.funct7[6:0]
friscv_rv32i_control_rand_sequence_testbench.dut.rs1[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.rs2[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.rd[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.zimm[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.imm12[11:0]
friscv_rv32i_control_rand_sequence_testbench.dut.imm20[19:0]
friscv_rv32i_control_rand_sequence_testbench.dut.shamt[4:0]
friscv_rv32i_control_rand_sequence_testbench.dut.pred[3:0]
friscv_rv32i_control_rand_sequence_testbench.dut.succ[3:0]
friscv_rv32i_control_rand_sequence_testbench.dut.csr[11:0]
@200
-
@c00200
-ALU FIFO
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.aclk
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.aresetn
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.srst
@200
-
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.push
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.full
@22
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.data_in[85:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.wr_en
@22
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.wrptr[3:0]
@200
-
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.pull
@22
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.rdptr[3:0]
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.data_out[85:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.empty
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.empty_r
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.empty_w
@1401200
-ALU FIFO
@c00200
-ALU FIFO RAM
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.aclk
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.wr_en
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.addr_in[2:0]
@22
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.data_in[85:0]
@28
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.addr_out[2:0]
@22
friscv_rv32i_control_rand_sequence_testbench.dut.processing_scfifo.fifo_ram.data_out[85:0]
@1401200
-ALU FIFO RAM
[pattern_trace] 1
[pattern_trace] 0
