Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 00:31:12 2024
| Host         : baobao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file frequency_timing_summary_routed.rpt -pb frequency_timing_summary_routed.pb -rpx frequency_timing_summary_routed.rpx -warn_on_violation
| Design       : frequency
| Device       : 7z010i-clg225
| Speed File   : -1L  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.322        0.000                      0                    7        0.291        0.000                      0                    7        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.322        0.000                      0                    7        0.291        0.000                      0                    7        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.200%)  route 1.634ns (73.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[2]/Q
                         net (fo=3, routed)           1.106     6.465    freq_OBUF[2]
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.589 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.528     7.117    freq[3]_i_1_n_0
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDSE (Setup_fdse_C_S)       -0.429    12.439    freq_reg[0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.200%)  route 1.634ns (73.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[2]/Q
                         net (fo=3, routed)           1.106     6.465    freq_OBUF[2]
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.589 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.528     7.117    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_R)       -0.429    12.439    freq_reg[1]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.200%)  route 1.634ns (73.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[2]/Q
                         net (fo=3, routed)           1.106     6.465    freq_OBUF[2]
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.589 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.528     7.117    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_R)       -0.429    12.439    freq_reg[2]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.200%)  route 1.634ns (73.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[2]/Q
                         net (fo=3, routed)           1.106     6.465    freq_OBUF[2]
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.589 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.528     7.117    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_R)       -0.429    12.439    freq_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 freq_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.340%)  route 0.621ns (57.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDSE (Prop_fdse_C_Q)         0.456     5.359 r  freq_reg[0]/Q
                         net (fo=3, routed)           0.621     5.980    freq_OBUF[0]
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_D)       -0.081    12.787    freq_reg[1]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.054%)  route 0.628ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[1]/Q
                         net (fo=3, routed)           0.628     5.987    freq_OBUF[1]
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_D)       -0.061    12.807    freq_reg[2]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.943%)  route 0.631ns (58.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     4.903    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.359 r  freq_reg[2]/Q
                         net (fo=3, routed)           0.631     5.990    freq_OBUF[2]
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K11                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.718    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.809 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576    12.386    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
                         clock pessimism              0.517    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X43Y4          FDRE (Setup_fdre_C_D)       -0.058    12.810    freq_reg[3]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  6.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.823%)  route 0.222ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[2]/Q
                         net (fo=3, routed)           0.222     1.809    freq_OBUF[2]
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_D)         0.072     1.518    freq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.597%)  route 0.224ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[1]/Q
                         net (fo=3, routed)           0.224     1.811    freq_OBUF[1]
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_D)         0.070     1.516    freq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 freq_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.843%)  route 0.222ns (61.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDSE (Prop_fdse_C_Q)         0.141     1.587 r  freq_reg[0]/Q
                         net (fo=3, routed)           0.222     1.809    freq_OBUF[0]
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_D)         0.066     1.512    freq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.584%)  route 0.296ns (61.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[3]/Q
                         net (fo=2, routed)           0.124     1.710    freq_OBUF[3]
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.173     1.928    freq[3]_i_1_n_0
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDSE                                         r  freq_reg[0]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDSE (Hold_fdse_C_S)        -0.018     1.428    freq_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.584%)  route 0.296ns (61.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[3]/Q
                         net (fo=2, routed)           0.124     1.710    freq_OBUF[3]
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.173     1.928    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[1]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_R)        -0.018     1.428    freq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.584%)  route 0.296ns (61.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[3]/Q
                         net (fo=2, routed)           0.124     1.710    freq_OBUF[3]
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.173     1.928    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[2]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_R)        -0.018     1.428    freq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.584%)  route 0.296ns (61.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  freq_reg[3]/Q
                         net (fo=2, routed)           0.124     1.710    freq_OBUF[3]
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  freq[3]_i_1/O
                         net (fo=4, routed)           0.173     1.928    freq[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  freq_reg[3]/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y4          FDRE (Hold_fdre_C_R)        -0.018     1.428    freq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X43Y4    freq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y4    freq_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y4    freq_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y4    freq_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y4    freq_reg[3]/C



