{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-240,-270",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gt_ref_clk -pg 1 -lvl 3 -x 770 -y 110 -defaultsOSRD -right
preplace port gt_serial_port -pg 1 -lvl 3 -x 770 -y 90 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 3 -x 770 -y 130 -defaultsOSRD -right
preplace port axis_rx -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD -left
preplace port port-id_init_clk -pg 1 -lvl 3 -x 770 -y 210 -defaultsOSRD -right
preplace port port-id_cmac_clock -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD -left
preplace port port-id_rx_aligned -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD -left
preplace inst cmac_usplus -pg 1 -lvl 2 -x 560 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 198 192 193 194 195 196 197 191 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 243 241 245 246 244 249 242 239 247 248 252 250 238 251 253 255 254 257 256 240} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk right -pinY gt_ref_clk 20R -pinDir axis_tx right -pinY axis_tx 40R -pinDir axis_rx left -pinY axis_rx 0L -pinDir stat_tx right -pinY stat_tx 60R -pinDir stat_rx left -pinY stat_rx 20L -pinDir stat_rx.stat_rx_aligned left -pinY stat_rx.stat_rx_aligned 40L -pinDir ctl_tx left -pinY ctl_tx 60L -pinDir ctl_rx left -pinY ctl_rx 80L -pinDir core_drp left -pinY core_drp 120L -pinDir rs_fec_in left -pinY rs_fec_in 100L -pinDir rs_fec_out right -pinY rs_fec_out 80R -pinDir rx_otn_out right -pinY rx_otn_out 100R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 140L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 200L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 160R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 180R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 200R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 220L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 240L -pinDir sys_reset left -pinY sys_reset 180L -pinDir init_clk right -pinY init_clk 120R -pinBusDir rx_preambleout right -pinBusY rx_preambleout 220R -pinDir usr_rx_reset right -pinY usr_rx_reset 240R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 260R -pinDir core_rx_reset left -pinY core_rx_reset 260L -pinDir rx_clk left -pinY rx_clk 160L -pinDir core_tx_reset left -pinY core_tx_reset 280L -pinDir tx_ovfout right -pinY tx_ovfout 280R -pinDir tx_unfout right -pinY tx_unfout 300R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 300L -pinDir usr_tx_reset right -pinY usr_tx_reset 320R -pinDir core_drp_reset left -pinY core_drp_reset 320L -pinDir drp_clk right -pinY drp_clk 140R
preplace inst cmac_control -pg 1 -lvl 1 -x 190 -y 90 -swap {10 1 2 3 4 5 6 7 8 9 0 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD -pinDir rs_fec right -pinY rs_fec 100R -pinDir ctl_tx right -pinY ctl_tx 60R -pinDir ctl_rx right -pinY ctl_rx 80R -pinDir rx_in right -pinY rx_in 0R -pinDir rx_out left -pinY rx_out 0L -pinDir clk left -pinY clk 40L -pinDir stat_rx_aligned left -pinY stat_rx_aligned 20L -pinDir sys_reset_out right -pinY sys_reset_out 180R
preplace netloc cmac_usplus_0_gt_txusrclk2 1 0 2 40 30 340
preplace netloc cmac_usplus_0_stat_rx_aligned 1 0 2 20 10 360J
preplace netloc init_clk_0_1 1 2 1 750 210n
preplace netloc cmac_control_sys_reset_out 1 1 1 N 270
preplace netloc Conn1 1 2 1 NJ 110
preplace netloc Conn2 1 2 1 NJ 90
preplace netloc axis_tx_1 1 2 1 NJ 130
preplace netloc cmac_control_0_ctl_rx 1 1 1 N 170
preplace netloc cmac_control_0_ctl_tx 1 1 1 N 150
preplace netloc cmac_control_0_rs_fec 1 1 1 N 190
preplace netloc cmac_control_rx_out 1 0 1 NJ 90
preplace netloc cmac_usplus_axis_rx 1 1 1 N 90
levelinfo -pg 1 0 190 560 770
pagesize -pg 1 -db -bbox -sgen -140 0 920 470
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-259,-116",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gt_ref_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port gt_serial_port -pg 1 -lvl 3 -x 730 -y 80 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 3 -x 730 -y 100 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_cmac_clock -pg 1 -lvl 3 -x 730 -y 140 -defaultsOSRD
preplace port port-id_rx_aligned -pg 1 -lvl 3 -x 730 -y 120 -defaultsOSRD
preplace inst cmac_usplus_0 -pg 1 -lvl 2 -x 520 -y 240 -defaultsOSRD
preplace inst cmac_control_0 -pg 1 -lvl 1 -x 160 -y 180 -defaultsOSRD
preplace netloc cmac_usplus_0_gt_txusrclk2 1 1 2 340 20 700
preplace netloc cmac_usplus_0_stat_rx_aligned 1 0 3 20 260 320J 10 710
preplace netloc init_clk_0_1 1 0 2 NJ 280 310
preplace netloc Conn1 1 0 2 NJ 80 NJ
preplace netloc Conn2 1 2 1 NJ 80
preplace netloc axis_tx_1 1 0 2 NJ 100 NJ
preplace netloc cmac_control_0_ctl_rx 1 1 1 330 140n
preplace netloc cmac_control_0_ctl_tx 1 1 1 300 120n
preplace netloc cmac_control_0_rs_fec 1 1 1 310 160n
preplace netloc cmac_usplus_0_axis_rx 1 2 1 NJ 100
levelinfo -pg 1 0 160 520 730
pagesize -pg 1 -db -bbox -sgen -120 0 880 450
"
}
0
