
tremolo_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800698c  0800698c  0001698c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069c4  080069c4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080069c4  080069c4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069c4  080069c4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069c4  080069c4  000169c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069c8  080069c8  000169c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080069cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000033c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000348  20000348  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013225  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002989  00000000  00000000  00033261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd0  00000000  00000000  00035bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ea8  00000000  00000000  00036bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021e41  00000000  00000000  00037a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000160a5  00000000  00000000  000598a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cff7d  00000000  00000000  0006f94e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013f8cb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004138  00000000  00000000  0013f91c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006974 	.word	0x08006974

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08006974 	.word	0x08006974

080001d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08a      	sub	sp, #40	; 0x28
 80001d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80001da:	f107 031c 	add.w	r3, r7, #28
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]
 80001f0:	60da      	str	r2, [r3, #12]
 80001f2:	611a      	str	r2, [r3, #16]
 80001f4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f6:	4b66      	ldr	r3, [pc, #408]	; (8000390 <MX_ADC1_Init+0x1bc>)
 80001f8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80001fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80001fe:	4b64      	ldr	r3, [pc, #400]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000200:	2200      	movs	r2, #0
 8000202:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000204:	4b62      	ldr	r3, [pc, #392]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000206:	2208      	movs	r2, #8
 8000208:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800020a:	4b61      	ldr	r3, [pc, #388]	; (8000390 <MX_ADC1_Init+0x1bc>)
 800020c:	2201      	movs	r2, #1
 800020e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000210:	4b5f      	ldr	r3, [pc, #380]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000212:	2201      	movs	r2, #1
 8000214:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000216:	4b5e      	ldr	r3, [pc, #376]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000218:	2200      	movs	r2, #0
 800021a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800021e:	4b5c      	ldr	r3, [pc, #368]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000220:	2200      	movs	r2, #0
 8000222:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000224:	4b5a      	ldr	r3, [pc, #360]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000226:	2201      	movs	r2, #1
 8000228:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800022a:	4b59      	ldr	r3, [pc, #356]	; (8000390 <MX_ADC1_Init+0x1bc>)
 800022c:	2200      	movs	r2, #0
 800022e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 9;
 8000230:	4b57      	ldr	r3, [pc, #348]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000232:	2209      	movs	r2, #9
 8000234:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000236:	4b56      	ldr	r3, [pc, #344]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000238:	2201      	movs	r2, #1
 800023a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800023e:	4b54      	ldr	r3, [pc, #336]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000240:	2208      	movs	r2, #8
 8000242:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000244:	4b52      	ldr	r3, [pc, #328]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000246:	2200      	movs	r2, #0
 8000248:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800024a:	4b51      	ldr	r3, [pc, #324]	; (8000390 <MX_ADC1_Init+0x1bc>)
 800024c:	2200      	movs	r2, #0
 800024e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000250:	484f      	ldr	r0, [pc, #316]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000252:	f001 f9a1 	bl	8001598 <HAL_ADC_Init>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800025c:	f000 fb5e 	bl	800091c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000260:	2300      	movs	r3, #0
 8000262:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000264:	f107 031c 	add.w	r3, r7, #28
 8000268:	4619      	mov	r1, r3
 800026a:	4849      	ldr	r0, [pc, #292]	; (8000390 <MX_ADC1_Init+0x1bc>)
 800026c:	f001 ff96 	bl	800219c <HAL_ADCEx_MultiModeConfigChannel>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000276:	f000 fb51 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800027a:	2301      	movs	r3, #1
 800027c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800027e:	2301      	movs	r3, #1
 8000280:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000282:	2300      	movs	r3, #0
 8000284:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000286:	2300      	movs	r3, #0
 8000288:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800028e:	2300      	movs	r3, #0
 8000290:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	4619      	mov	r1, r3
 8000296:	483e      	ldr	r0, [pc, #248]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000298:	f001 fc94 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80002a2:	f000 fb3b 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80002a6:	2302      	movs	r3, #2
 80002a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002aa:	2302      	movs	r3, #2
 80002ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	4619      	mov	r1, r3
 80002b2:	4837      	ldr	r0, [pc, #220]	; (8000390 <MX_ADC1_Init+0x1bc>)
 80002b4:	f001 fc86 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80002be:	f000 fb2d 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80002c2:	2303      	movs	r3, #3
 80002c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80002c6:	2303      	movs	r3, #3
 80002c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4619      	mov	r1, r3
 80002ce:	4830      	ldr	r0, [pc, #192]	; (8000390 <MX_ADC1_Init+0x1bc>)
 80002d0:	f001 fc78 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 80002da:	f000 fb1f 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80002de:	2304      	movs	r3, #4
 80002e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80002e2:	2304      	movs	r3, #4
 80002e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4619      	mov	r1, r3
 80002ea:	4829      	ldr	r0, [pc, #164]	; (8000390 <MX_ADC1_Init+0x1bc>)
 80002ec:	f001 fc6a 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 80002f6:	f000 fb11 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80002fa:	2306      	movs	r3, #6
 80002fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80002fe:	2305      	movs	r3, #5
 8000300:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4619      	mov	r1, r3
 8000306:	4822      	ldr	r0, [pc, #136]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000308:	f001 fc5c 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000312:	f000 fb03 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000316:	2307      	movs	r3, #7
 8000318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800031a:	2306      	movs	r3, #6
 800031c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4619      	mov	r1, r3
 8000322:	481b      	ldr	r0, [pc, #108]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000324:	f001 fc4e 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800032e:	f000 faf5 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000332:	2308      	movs	r3, #8
 8000334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000336:	2307      	movs	r3, #7
 8000338:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4619      	mov	r1, r3
 800033e:	4814      	ldr	r0, [pc, #80]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000340:	f001 fc40 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 800034a:	f000 fae7 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800034e:	2309      	movs	r3, #9
 8000350:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000352:	2308      	movs	r3, #8
 8000354:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	4619      	mov	r1, r3
 800035a:	480d      	ldr	r0, [pc, #52]	; (8000390 <MX_ADC1_Init+0x1bc>)
 800035c:	f001 fc32 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0x196>
  {
    Error_Handler();
 8000366:	f000 fad9 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800036a:	230e      	movs	r3, #14
 800036c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800036e:	2309      	movs	r3, #9
 8000370:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	4619      	mov	r1, r3
 8000376:	4806      	ldr	r0, [pc, #24]	; (8000390 <MX_ADC1_Init+0x1bc>)
 8000378:	f001 fc24 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 8000382:	f000 facb 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000386:	bf00      	nop
 8000388:	3728      	adds	r7, #40	; 0x28
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	20000028 	.word	0x20000028

08000394 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b08c      	sub	sp, #48	; 0x30
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039c:	f107 031c 	add.w	r3, r7, #28
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
 80003aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80003b4:	d17e      	bne.n	80004b4 <HAL_ADC_MspInit+0x120>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80003b6:	4b41      	ldr	r3, [pc, #260]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	4a40      	ldr	r2, [pc, #256]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	6153      	str	r3, [r2, #20]
 80003c2:	4b3e      	ldr	r3, [pc, #248]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ca:	61bb      	str	r3, [r7, #24]
 80003cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ce:	4b3b      	ldr	r3, [pc, #236]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	4a3a      	ldr	r2, [pc, #232]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003d8:	6153      	str	r3, [r2, #20]
 80003da:	4b38      	ldr	r3, [pc, #224]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003e2:	617b      	str	r3, [r7, #20]
 80003e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e6:	4b35      	ldr	r3, [pc, #212]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a34      	ldr	r2, [pc, #208]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003f0:	6153      	str	r3, [r2, #20]
 80003f2:	4b32      	ldr	r3, [pc, #200]	; (80004bc <HAL_ADC_MspInit+0x128>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003fa:	613b      	str	r3, [r7, #16]
 80003fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fe:	4b2f      	ldr	r3, [pc, #188]	; (80004bc <HAL_ADC_MspInit+0x128>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <HAL_ADC_MspInit+0x128>)
 8000404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000408:	6153      	str	r3, [r2, #20]
 800040a:	4b2c      	ldr	r3, [pc, #176]	; (80004bc <HAL_ADC_MspInit+0x128>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000412:	60fb      	str	r3, [r7, #12]
 8000414:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB11     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = pAIN_SUBDIV_Pin|pAIN_EXP_Pin|pAIN_TRIM_1_Pin|pAIN_TRIM_2_Pin;
 8000416:	230f      	movs	r3, #15
 8000418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800041a:	2303      	movs	r3, #3
 800041c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041e:	2300      	movs	r3, #0
 8000420:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000422:	f107 031c 	add.w	r3, r7, #28
 8000426:	4619      	mov	r1, r3
 8000428:	4825      	ldr	r0, [pc, #148]	; (80004c0 <HAL_ADC_MspInit+0x12c>)
 800042a:	f002 fb9d 	bl	8002b68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = pAIN_RATE_Pin|pAIN_DEPTH_Pin|pAIN_SHAPE_Pin|pAIN_OFFSET_Pin;
 800042e:	230f      	movs	r3, #15
 8000430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000432:	2303      	movs	r3, #3
 8000434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000436:	2300      	movs	r3, #0
 8000438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043a:	f107 031c 	add.w	r3, r7, #28
 800043e:	4619      	mov	r1, r3
 8000440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000444:	f002 fb90 	bl	8002b68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = pAIN_VOL_Pin;
 8000448:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800044c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800044e:	2303      	movs	r3, #3
 8000450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(pAIN_VOL_GPIO_Port, &GPIO_InitStruct);
 8000456:	f107 031c 	add.w	r3, r7, #28
 800045a:	4619      	mov	r1, r3
 800045c:	4819      	ldr	r0, [pc, #100]	; (80004c4 <HAL_ADC_MspInit+0x130>)
 800045e:	f002 fb83 	bl	8002b68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000462:	4b19      	ldr	r3, [pc, #100]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 8000464:	4a19      	ldr	r2, [pc, #100]	; (80004cc <HAL_ADC_MspInit+0x138>)
 8000466:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000468:	4b17      	ldr	r3, [pc, #92]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 800046a:	2200      	movs	r2, #0
 800046c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800046e:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 8000470:	2200      	movs	r2, #0
 8000472:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000474:	4b14      	ldr	r3, [pc, #80]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 8000476:	2280      	movs	r2, #128	; 0x80
 8000478:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800047a:	4b13      	ldr	r3, [pc, #76]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 800047c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000480:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000482:	4b11      	ldr	r3, [pc, #68]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 8000484:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000488:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800048a:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 800048c:	2220      	movs	r2, #32
 800048e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000490:	4b0d      	ldr	r3, [pc, #52]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 8000492:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000496:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000498:	480b      	ldr	r0, [pc, #44]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 800049a:	f002 f9b2 	bl	8002802 <HAL_DMA_Init>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 80004a4:	f000 fa3a 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a07      	ldr	r2, [pc, #28]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 80004ac:	639a      	str	r2, [r3, #56]	; 0x38
 80004ae:	4a06      	ldr	r2, [pc, #24]	; (80004c8 <HAL_ADC_MspInit+0x134>)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004b4:	bf00      	nop
 80004b6:	3730      	adds	r7, #48	; 0x30
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40021000 	.word	0x40021000
 80004c0:	48000800 	.word	0x48000800
 80004c4:	48000400 	.word	0x48000400
 80004c8:	20000078 	.word	0x20000078
 80004cc:	40020008 	.word	0x40020008

080004d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004d6:	4b1e      	ldr	r3, [pc, #120]	; (8000550 <MX_DMA_Init+0x80>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	4a1d      	ldr	r2, [pc, #116]	; (8000550 <MX_DMA_Init+0x80>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6153      	str	r3, [r2, #20]
 80004e2:	4b1b      	ldr	r3, [pc, #108]	; (8000550 <MX_DMA_Init+0x80>)
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80004ee:	4b18      	ldr	r3, [pc, #96]	; (8000550 <MX_DMA_Init+0x80>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a17      	ldr	r2, [pc, #92]	; (8000550 <MX_DMA_Init+0x80>)
 80004f4:	f043 0302 	orr.w	r3, r3, #2
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b15      	ldr	r3, [pc, #84]	; (8000550 <MX_DMA_Init+0x80>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f003 0302 	and.w	r3, r3, #2
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 4, 0);
 8000506:	2200      	movs	r2, #0
 8000508:	2104      	movs	r1, #4
 800050a:	200b      	movs	r0, #11
 800050c:	f002 f943 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000510:	200b      	movs	r0, #11
 8000512:	f002 f95c 	bl	80027ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 4, 0);
 8000516:	2200      	movs	r2, #0
 8000518:	2104      	movs	r1, #4
 800051a:	200e      	movs	r0, #14
 800051c:	f002 f93b 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000520:	200e      	movs	r0, #14
 8000522:	f002 f954 	bl	80027ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8000526:	2200      	movs	r2, #0
 8000528:	2105      	movs	r1, #5
 800052a:	2038      	movs	r0, #56	; 0x38
 800052c:	f002 f933 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000530:	2038      	movs	r0, #56	; 0x38
 8000532:	f002 f94c 	bl	80027ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8000536:	2200      	movs	r2, #0
 8000538:	2105      	movs	r1, #5
 800053a:	2039      	movs	r0, #57	; 0x39
 800053c:	f002 f92b 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000540:	2039      	movs	r0, #57	; 0x39
 8000542:	f002 f944 	bl	80027ce <HAL_NVIC_EnableIRQ>

}
 8000546:	bf00      	nop
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40021000 	.word	0x40021000

08000554 <MX_GPIO_Init>:
        * EXTI
     PC0   ------> ADCx_IN6
     PC1   ------> ADCx_IN7
*/
void MX_GPIO_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b08a      	sub	sp, #40	; 0x28
 8000558:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055a:	f107 0314 	add.w	r3, r7, #20
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]
 8000568:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800056a:	4b66      	ldr	r3, [pc, #408]	; (8000704 <MX_GPIO_Init+0x1b0>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	4a65      	ldr	r2, [pc, #404]	; (8000704 <MX_GPIO_Init+0x1b0>)
 8000570:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000574:	6153      	str	r3, [r2, #20]
 8000576:	4b63      	ldr	r3, [pc, #396]	; (8000704 <MX_GPIO_Init+0x1b0>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000582:	4b60      	ldr	r3, [pc, #384]	; (8000704 <MX_GPIO_Init+0x1b0>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	4a5f      	ldr	r2, [pc, #380]	; (8000704 <MX_GPIO_Init+0x1b0>)
 8000588:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800058c:	6153      	str	r3, [r2, #20]
 800058e:	4b5d      	ldr	r3, [pc, #372]	; (8000704 <MX_GPIO_Init+0x1b0>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059a:	4b5a      	ldr	r3, [pc, #360]	; (8000704 <MX_GPIO_Init+0x1b0>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a59      	ldr	r2, [pc, #356]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a4:	6153      	str	r3, [r2, #20]
 80005a6:	4b57      	ldr	r3, [pc, #348]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b2:	4b54      	ldr	r3, [pc, #336]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a53      	ldr	r2, [pc, #332]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b51      	ldr	r3, [pc, #324]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ca:	4b4e      	ldr	r3, [pc, #312]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	4a4d      	ldr	r2, [pc, #308]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d4:	6153      	str	r3, [r2, #20]
 80005d6:	4b4b      	ldr	r3, [pc, #300]	; (8000704 <MX_GPIO_Init+0x1b0>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, pDOUT_MUTE_11_Pin|pDOUT_MUTE_2_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80005e8:	4847      	ldr	r0, [pc, #284]	; (8000708 <MX_GPIO_Init+0x1b4>)
 80005ea:	f002 fc5f 	bl	8002eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pDOUT_RLY_SET_GPIO_Port, pDOUT_RLY_SET_Pin, GPIO_PIN_SET);
 80005ee:	2201      	movs	r2, #1
 80005f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f8:	f002 fc58 	bl	8002eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pDOUT_LED1_B_GPIO_Port, pDOUT_LED1_B_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000602:	4841      	ldr	r0, [pc, #260]	; (8000708 <MX_GPIO_Init+0x1b4>)
 8000604:	f002 fc52 	bl	8002eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pDOUT_LED1_G_GPIO_Port, pDOUT_LED1_G_Pin, GPIO_PIN_SET);
 8000608:	2201      	movs	r2, #1
 800060a:	2104      	movs	r1, #4
 800060c:	483f      	ldr	r0, [pc, #252]	; (800070c <MX_GPIO_Init+0x1b8>)
 800060e:	f002 fc4d 	bl	8002eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, pDOUT_LED1_R_Pin|pDOUT_LED2_B_Pin|pDOUT_LED2_G_Pin|pDOUT_LED2_R_Pin, GPIO_PIN_SET);
 8000612:	2201      	movs	r2, #1
 8000614:	21f0      	movs	r1, #240	; 0xf0
 8000616:	483e      	ldr	r0, [pc, #248]	; (8000710 <MX_GPIO_Init+0x1bc>)
 8000618:	f002 fc48 	bl	8002eac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = pDOUT_MUTE_11_Pin|pDOUT_MUTE_2_Pin|pDOUT_LED1_B_Pin;
 800061c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000622:	2301      	movs	r3, #1
 8000624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062a:	2300      	movs	r3, #0
 800062c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	4834      	ldr	r0, [pc, #208]	; (8000708 <MX_GPIO_Init+0x1b4>)
 8000636:	f002 fa97 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = pAIN_SUBDIV_Pin|pAIN_EXP_Pin;
 800063a:	2303      	movs	r3, #3
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800063e:	2303      	movs	r3, #3
 8000640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	4619      	mov	r1, r3
 800064c:	482e      	ldr	r0, [pc, #184]	; (8000708 <MX_GPIO_Init+0x1b4>)
 800064e:	f002 fa8b 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = pDIN_HARM_MODE_1_Pin|pDIN_EXP_Pin|pDIN_DIP_4_Pin;
 8000652:	f44f 63d0 	mov.w	r3, #1664	; 0x680
 8000656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000658:	2300      	movs	r3, #0
 800065a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800065c:	2301      	movs	r3, #1
 800065e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066a:	f002 fa7d 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = pDIN_DIP_1_Pin|pDIN_DIP_2_Pin|pDIN_DIP_3_Pin|pDIN_HARM_MODE_2_Pin
 800066e:	f247 6307 	movw	r3, #30215	; 0x7607
 8000672:	617b      	str	r3, [r7, #20]
                          |pDIN_PAN_MODE_2_Pin|pDIN_ENV_MODE_1_Pin|pDIN_ENV_MODE_2_Pin|pDIN_HARM_MODE_1B9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000674:	2300      	movs	r3, #0
 8000676:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000678:	2301      	movs	r3, #1
 800067a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800067c:	f107 0314 	add.w	r3, r7, #20
 8000680:	4619      	mov	r1, r3
 8000682:	4823      	ldr	r0, [pc, #140]	; (8000710 <MX_GPIO_Init+0x1bc>)
 8000684:	f002 fa70 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = pDOUT_RLY_SET_Pin;
 8000688:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(pDOUT_RLY_SET_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a4:	f002 fa60 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = pDIN_JACK_SW_1_Pin|pDIN_JACK_SW_2_Pin;
 80006a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80006ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006b2:	2301      	movs	r3, #1
 80006b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4812      	ldr	r0, [pc, #72]	; (8000708 <MX_GPIO_Init+0x1b4>)
 80006be:	f002 fa53 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = pDOUT_LED1_G_Pin;
 80006c2:	2304      	movs	r3, #4
 80006c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	2301      	movs	r3, #1
 80006c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ce:	2300      	movs	r3, #0
 80006d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(pDOUT_LED1_G_GPIO_Port, &GPIO_InitStruct);
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	4619      	mov	r1, r3
 80006d8:	480c      	ldr	r0, [pc, #48]	; (800070c <MX_GPIO_Init+0x1b8>)
 80006da:	f002 fa45 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = pDOUT_LED1_R_Pin|pDOUT_LED2_B_Pin|pDOUT_LED2_G_Pin|pDOUT_LED2_R_Pin;
 80006de:	23f0      	movs	r3, #240	; 0xf0
 80006e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ea:	2300      	movs	r3, #0
 80006ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	4619      	mov	r1, r3
 80006f4:	4806      	ldr	r0, [pc, #24]	; (8000710 <MX_GPIO_Init+0x1bc>)
 80006f6:	f002 fa37 	bl	8002b68 <HAL_GPIO_Init>

}
 80006fa:	bf00      	nop
 80006fc:	3728      	adds	r7, #40	; 0x28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40021000 	.word	0x40021000
 8000708:	48000800 	.word	0x48000800
 800070c:	48000c00 	.word	0x48000c00
 8000710:	48000400 	.word	0x48000400

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071a:	f000 fec3 	bl	80014a4 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* Iniitalize state machines */
  StateBypassSw state_bypass_sw = STATE_IDLE;
 800071e:	2300      	movs	r3, #0
 8000720:	71fb      	strb	r3, [r7, #7]
  StateEffect state_effect = STATE_BYPASS;
 8000722:	2301      	movs	r3, #1
 8000724:	71bb      	strb	r3, [r7, #6]
  /* Initialize wavetable into RAM (TODO) */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 f859 	bl	80007dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072a:	f7ff ff13 	bl	8000554 <MX_GPIO_Init>
  MX_DMA_Init();
 800072e:	f7ff fecf 	bl	80004d0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000732:	f7ff fd4f 	bl	80001d4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000736:	f000 f995 	bl	8000a64 <MX_TIM2_Init>
  MX_TIM3_Init();
 800073a:	f000 fa15 	bl	8000b68 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800073e:	f000 fd81 	bl	8001244 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000742:	f000 fa93 	bl	8000c6c <MX_TIM4_Init>
  MX_TIM8_Init();
 8000746:	f000 fafd 	bl	8000d44 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_raw,
 800074a:	2209      	movs	r2, #9
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	4820      	ldr	r0, [pc, #128]	; (80007d0 <main+0xbc>)
 8000750:	f001 f91c 	bl	800198c <HAL_ADC_Start_DMA>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <main+0x4a>
		  ADC_DMA_BUF_LENGTH) != HAL_OK)
  {
	  Error_Handler();
 800075a:	f000 f8df 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 800075e:	2100      	movs	r1, #0
 8000760:	481c      	ldr	r0, [pc, #112]	; (80007d4 <main+0xc0>)
 8000762:	f004 f92b 	bl	80049bc <HAL_TIM_PWM_Start>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <main+0x5c>
  {
	  Error_Handler();
 800076c:	f000 f8d6 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK)
 8000770:	2104      	movs	r1, #4
 8000772:	4818      	ldr	r0, [pc, #96]	; (80007d4 <main+0xc0>)
 8000774:	f004 f922 	bl	80049bc <HAL_TIM_PWM_Start>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <main+0x6e>
  {
	  Error_Handler();
 800077e:	f000 f8cd 	bl	800091c <Error_Handler>
  {



	  // Toggle heartbeat LED
	  led_toggle_tick(HEARTBEAT_MS, pDOUT_LED1_R_GPIO_Port, pDOUT_LED1_R_Pin);
 8000782:	2210      	movs	r2, #16
 8000784:	4914      	ldr	r1, [pc, #80]	; (80007d8 <main+0xc4>)
 8000786:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800078a:	f000 f8a7 	bl	80008dc <led_toggle_tick>

	  // Check for bypass switch state and run state machine
	  EventBypassSw event = EVENT_RELEASED;
 800078e:	2301      	movs	r3, #1
 8000790:	73fb      	strb	r3, [r7, #15]
	  if (!HAL_GPIO_ReadPin(pDIN_BYP_GPIO_Port, pDIN_BYP_Pin)){
 8000792:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800079a:	f002 fb6f 	bl	8002e7c <HAL_GPIO_ReadPin>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d101      	bne.n	80007a8 <main+0x94>
		  event = EVENT_PRESSED;
 80007a4:	2300      	movs	r3, #0
 80007a6:	73fb      	strb	r3, [r7, #15]
	  }
	  sm_bypass_sw(&state_bypass_sw, event, &state_effect);
 80007a8:	1dba      	adds	r2, r7, #6
 80007aa:	7bf9      	ldrb	r1, [r7, #15]
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 fdbc 	bl	800132c <sm_bypass_sw>


	  // Adjust Volume PWM Outputs based on Vol knob
	  // TODO move to function
	  //TIM3->CCR1 = adc_raw->Vol;
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, adc_raw->Vol);
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	8a1b      	ldrh	r3, [r3, #16]
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <main+0xc0>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, adc_raw->Vol);
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	8a1b      	ldrh	r3, [r3, #16]
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	4b03      	ldr	r3, [pc, #12]	; (80007d4 <main+0xc0>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	639a      	str	r2, [r3, #56]	; 0x38
  {
 80007cc:	e7d9      	b.n	8000782 <main+0x6e>
 80007ce:	bf00      	nop
 80007d0:	20000028 	.word	0x20000028
 80007d4:	200000c0 	.word	0x200000c0
 80007d8:	48000400 	.word	0x48000400

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b0a6      	sub	sp, #152	; 0x98
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007e6:	2228      	movs	r2, #40	; 0x28
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f006 f8ba 	bl	8006964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2258      	movs	r2, #88	; 0x58
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f006 f8ac 	bl	8006964 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800080c:	2301      	movs	r3, #1
 800080e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000810:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000814:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000816:	2301      	movs	r3, #1
 8000818:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081a:	2302      	movs	r3, #2
 800081c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000820:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000824:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000828:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800082c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000836:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fb68 	bl	8002f10 <HAL_RCC_OscConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000846:	f000 f869 	bl	800091c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084a:	230f      	movs	r3, #15
 800084c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2302      	movs	r3, #2
 8000850:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800085a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000860:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000864:	2101      	movs	r1, #1
 8000866:	4618      	mov	r0, r3
 8000868:	f003 fba6 	bl	8003fb8 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000872:	f000 f853 	bl	800091c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM8
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <SystemClock_Config+0xd4>)
 8000878:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV8;
 800087e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000882:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 8000884:	2300      	movs	r3, #0
 8000886:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 8000888:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800088c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_PLLCLK;
 800088e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000892:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4618      	mov	r0, r3
 8000898:	f003 fdc4 	bl	8004424 <HAL_RCCEx_PeriphCLKConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008a2:	f000 f83b 	bl	800091c <Error_Handler>
  }
}
 80008a6:	bf00      	nop
 80008a8:	3798      	adds	r7, #152	; 0x98
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	00302081 	.word	0x00302081

080008b4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]

}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]

}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <led_toggle_tick>:


/* Toggles LED if it's been longer than timout_ms since last toggle*/
void led_toggle_tick(uint32_t timeout_ms, GPIO_TypeDef* LED_Port, uint16_t LED_Pin){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	4613      	mov	r3, r2
 80008e8:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_toggle_ms = 0;
	uint32_t tick = HAL_GetTick();
 80008ea:	f000 fe35 	bl	8001558 <HAL_GetTick>
 80008ee:	6178      	str	r0, [r7, #20]

	if (tick - last_toggle_ms >= timeout_ms){
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <led_toggle_tick+0x3c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	697a      	ldr	r2, [r7, #20]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	68fa      	ldr	r2, [r7, #12]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d807      	bhi.n	800090e <led_toggle_tick+0x32>
		HAL_GPIO_TogglePin(LED_Port, LED_Pin);
 80008fe:	88fb      	ldrh	r3, [r7, #6]
 8000900:	4619      	mov	r1, r3
 8000902:	68b8      	ldr	r0, [r7, #8]
 8000904:	f002 faea 	bl	8002edc <HAL_GPIO_TogglePin>
		last_toggle_ms = tick;
 8000908:	4a03      	ldr	r2, [pc, #12]	; (8000918 <led_toggle_tick+0x3c>)
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	6013      	str	r3, [r2, #0]
	}
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200000bc 	.word	0x200000bc

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	e7fe      	b.n	8000924 <Error_Handler+0x8>
	...

08000928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_MspInit+0x44>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	4a0e      	ldr	r2, [pc, #56]	; (800096c <HAL_MspInit+0x44>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6193      	str	r3, [r2, #24]
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <HAL_MspInit+0x44>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_MspInit+0x44>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <HAL_MspInit+0x44>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000950:	61d3      	str	r3, [r2, #28]
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_MspInit+0x44>)
 8000954:	69db      	ldr	r3, [r3, #28]
 8000956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000974:	e7fe      	b.n	8000974 <NMI_Handler+0x4>

08000976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097a:	e7fe      	b.n	800097a <HardFault_Handler+0x4>

0800097c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <MemManage_Handler+0x4>

08000982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <UsageFault_Handler+0x4>

0800098e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009bc:	f000 fdb8 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <DMA1_Channel1_IRQHandler+0x10>)
 80009ca:	f001 ffc0 	bl	800294e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000078 	.word	0x20000078

080009d8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 80009dc:	4802      	ldr	r0, [pc, #8]	; (80009e8 <DMA1_Channel4_IRQHandler+0x10>)
 80009de:	f001 ffb6 	bl	800294e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200001f0 	.word	0x200001f0

080009ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80009f0:	4803      	ldr	r0, [pc, #12]	; (8000a00 <TIM4_IRQHandler+0x14>)
 80009f2:	f004 f946 	bl	8004c82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  HAL_TIM_IC_CaptureCallback(&htim4);
 80009f6:	4802      	ldr	r0, [pc, #8]	; (8000a00 <TIM4_IRQHandler+0x14>)
 80009f8:	f7ff ff5c 	bl	80008b4 <HAL_TIM_IC_CaptureCallback>

  /* USER CODE END TIM4_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000158 	.word	0x20000158

08000a04 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8000a08:	4802      	ldr	r0, [pc, #8]	; (8000a14 <TIM8_UP_IRQHandler+0x10>)
 8000a0a:	f004 f93a 	bl	8004c82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200001a4 	.word	0x200001a4

08000a18 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3_up);
 8000a1c:	4802      	ldr	r0, [pc, #8]	; (8000a28 <DMA2_Channel1_IRQHandler+0x10>)
 8000a1e:	f001 ff96 	bl	800294e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000234 	.word	0x20000234

08000a2c <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch4_trig_com);
 8000a30:	4802      	ldr	r0, [pc, #8]	; (8000a3c <DMA2_Channel2_IRQHandler+0x10>)
 8000a32:	f001 ff8c 	bl	800294e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000278 	.word	0x20000278

08000a40 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <SystemInit+0x20>)
 8000a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a4a:	4a05      	ldr	r2, [pc, #20]	; (8000a60 <SystemInit+0x20>)
 8000a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim8_ch3_up;
DMA_HandleTypeDef hdma_tim8_ch4_trig_com;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08e      	sub	sp, #56	; 0x38
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a84:	463b      	mov	r3, r7
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]
 8000a92:	615a      	str	r2, [r3, #20]
 8000a94:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a96:	4b33      	ldr	r3, [pc, #204]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000a98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a9e:	4b31      	ldr	r3, [pc, #196]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa4:	4b2f      	ldr	r3, [pc, #188]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_PERIOD;
 8000aaa:	4b2e      	ldr	r3, [pc, #184]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000aac:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000ab0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab2:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ab8:	4b2a      	ldr	r3, [pc, #168]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000aba:	2280      	movs	r2, #128	; 0x80
 8000abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000abe:	4829      	ldr	r0, [pc, #164]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000ac0:	f003 fece 	bl	8004860 <HAL_TIM_Base_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000aca:	f7ff ff27 	bl	800091c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ace:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4822      	ldr	r0, [pc, #136]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000adc:	f004 fba0 	bl	8005220 <HAL_TIM_ConfigClockSource>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000ae6:	f7ff ff19 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000aea:	481e      	ldr	r0, [pc, #120]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000aec:	f003 ff0f 	bl	800490e <HAL_TIM_PWM_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000af6:	f7ff ff11 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4816      	ldr	r0, [pc, #88]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000b0a:	f005 fa03 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000b14:	f7ff ff02 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b18:	2360      	movs	r3, #96	; 0x60
 8000b1a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b28:	463b      	mov	r3, r7
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	480d      	ldr	r0, [pc, #52]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000b30:	f004 fa62 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000b3a:	f7ff feef 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b3e:	463b      	mov	r3, r7
 8000b40:	2204      	movs	r2, #4
 8000b42:	4619      	mov	r1, r3
 8000b44:	4807      	ldr	r0, [pc, #28]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000b46:	f004 fa57 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8000b50:	f7ff fee4 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b54:	4803      	ldr	r0, [pc, #12]	; (8000b64 <MX_TIM2_Init+0x100>)
 8000b56:	f000 fadf 	bl	8001118 <HAL_TIM_MspPostInit>

}
 8000b5a:	bf00      	nop
 8000b5c:	3738      	adds	r7, #56	; 0x38
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200000c0 	.word	0x200000c0

08000b68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	; 0x28
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b6e:	f107 031c 	add.w	r3, r7, #28
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b7a:	463b      	mov	r3, r7
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
 8000b88:	615a      	str	r2, [r3, #20]
 8000b8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b8c:	4b35      	ldr	r3, [pc, #212]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000b8e:	4a36      	ldr	r2, [pc, #216]	; (8000c68 <MX_TIM3_Init+0x100>)
 8000b90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b92:	4b34      	ldr	r3, [pc, #208]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b98:	4b32      	ldr	r3, [pc, #200]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_PERIOD;
 8000b9e:	4b31      	ldr	r3, [pc, #196]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000ba0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000ba4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba6:	4b2f      	ldr	r3, [pc, #188]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bac:	4b2d      	ldr	r3, [pc, #180]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000bb2:	482c      	ldr	r0, [pc, #176]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000bb4:	f003 feab 	bl	800490e <HAL_TIM_PWM_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000bbe:	f7ff fead 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bca:	f107 031c 	add.w	r3, r7, #28
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4824      	ldr	r0, [pc, #144]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000bd2:	f005 f99f 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000bdc:	f7ff fe9e 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000be0:	2360      	movs	r3, #96	; 0x60
 8000be2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	481b      	ldr	r0, [pc, #108]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000bf8:	f004 f9fe 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000c02:	f7ff fe8b 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000c06:	2302      	movs	r3, #2
 8000c08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2204      	movs	r2, #4
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4814      	ldr	r0, [pc, #80]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000c12:	f004 f9f1 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000c1c:	f7ff fe7e 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c20:	2300      	movs	r3, #0
 8000c22:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c24:	463b      	mov	r3, r7
 8000c26:	2208      	movs	r2, #8
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480e      	ldr	r0, [pc, #56]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000c2c:	f004 f9e4 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000c36:	f7ff fe71 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c3e:	463b      	mov	r3, r7
 8000c40:	220c      	movs	r2, #12
 8000c42:	4619      	mov	r1, r3
 8000c44:	4807      	ldr	r0, [pc, #28]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000c46:	f004 f9d7 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000c50:	f7ff fe64 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c54:	4803      	ldr	r0, [pc, #12]	; (8000c64 <MX_TIM3_Init+0xfc>)
 8000c56:	f000 fa5f 	bl	8001118 <HAL_TIM_MspPostInit>

}
 8000c5a:	bf00      	nop
 8000c5c:	3728      	adds	r7, #40	; 0x28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000010c 	.word	0x2000010c
 8000c68:	40000400 	.word	0x40000400

08000c6c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b088      	sub	sp, #32
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c72:	f107 0314 	add.w	r3, r7, #20
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c8a:	4b2c      	ldr	r3, [pc, #176]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	; (8000d40 <MX_TIM4_Init+0xd4>)
 8000c8e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1023;
 8000c90:	4b2a      	ldr	r3, [pc, #168]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000c92:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000c96:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c98:	4b28      	ldr	r3, [pc, #160]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000c9e:	4b27      	ldr	r3, [pc, #156]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000ca0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ca4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca6:	4b25      	ldr	r3, [pc, #148]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cac:	4b23      	ldr	r3, [pc, #140]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8000cb2:	4822      	ldr	r0, [pc, #136]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000cb4:	f003 ff8e 	bl	8004bd4 <HAL_TIM_IC_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8000cbe:	f7ff fe2d 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	481a      	ldr	r0, [pc, #104]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000cd2:	f005 f91f 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8000cdc:	f7ff fe1e 	bl	800091c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8000cec:	230f      	movs	r3, #15
 8000cee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4811      	ldr	r0, [pc, #68]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000cf8:	f004 f8e2 	bl	8004ec0 <HAL_TIM_IC_ConfigChannel>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000d02:	f7ff fe0b 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2204      	movs	r2, #4
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480b      	ldr	r0, [pc, #44]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000d0e:	f004 f8d7 	bl	8004ec0 <HAL_TIM_IC_ConfigChannel>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000d18:	f7ff fe00 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2208      	movs	r2, #8
 8000d20:	4619      	mov	r1, r3
 8000d22:	4806      	ldr	r0, [pc, #24]	; (8000d3c <MX_TIM4_Init+0xd0>)
 8000d24:	f004 f8cc 	bl	8004ec0 <HAL_TIM_IC_ConfigChannel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 8000d2e:	f7ff fdf5 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	3720      	adds	r7, #32
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000158 	.word	0x20000158
 8000d40:	40000800 	.word	0x40000800

08000d44 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b096      	sub	sp, #88	; 0x58
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d4a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
 8000d64:	611a      	str	r2, [r3, #16]
 8000d66:	615a      	str	r2, [r3, #20]
 8000d68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	222c      	movs	r2, #44	; 0x2c
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f005 fdf7 	bl	8006964 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000d76:	4b38      	ldr	r3, [pc, #224]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d78:	4a38      	ldr	r2, [pc, #224]	; (8000e5c <MX_TIM8_Init+0x118>)
 8000d7a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000d7c:	4b36      	ldr	r3, [pc, #216]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d82:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1023;
 8000d88:	4b33      	ldr	r3, [pc, #204]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d8a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000d8e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d90:	4b31      	ldr	r3, [pc, #196]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 511;
 8000d96:	4b30      	ldr	r3, [pc, #192]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000d98:	f240 12ff 	movw	r2, #511	; 0x1ff
 8000d9c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9e:	4b2e      	ldr	r3, [pc, #184]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000da4:	482c      	ldr	r0, [pc, #176]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000da6:	f003 fdb2 	bl	800490e <HAL_TIM_PWM_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM8_Init+0x70>
  {
    Error_Handler();
 8000db0:	f7ff fdb4 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000db4:	2320      	movs	r3, #32
 8000db6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000db8:	2300      	movs	r3, #0
 8000dba:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000dc0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4824      	ldr	r0, [pc, #144]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000dc8:	f005 f8a4 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8000dd2:	f7ff fda3 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dd6:	2360      	movs	r3, #96	; 0x60
 8000dd8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dde:	2300      	movs	r3, #0
 8000de0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000de2:	2300      	movs	r3, #0
 8000de4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000dea:	2300      	movs	r3, #0
 8000dec:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000dee:	2300      	movs	r3, #0
 8000df0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000df2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000df6:	2200      	movs	r2, #0
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4817      	ldr	r0, [pc, #92]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000dfc:	f004 f8fc 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8000e06:	f7ff fd89 	bl	800091c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e22:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4806      	ldr	r0, [pc, #24]	; (8000e58 <MX_TIM8_Init+0x114>)
 8000e40:	f005 f8f4 	bl	800602c <HAL_TIMEx_ConfigBreakDeadTime>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM8_Init+0x10a>
  {
    Error_Handler();
 8000e4a:	f7ff fd67 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	3758      	adds	r7, #88	; 0x58
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200001a4 	.word	0x200001a4
 8000e5c:	40013400 	.word	0x40013400

08000e60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e70:	d10b      	bne.n	8000e8a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	61d3      	str	r3, [r2, #28]
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000

08000e9c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a48      	ldr	r2, [pc, #288]	; (8000fcc <HAL_TIM_PWM_MspInit+0x130>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d10c      	bne.n	8000ec8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000eae:	4b48      	ldr	r3, [pc, #288]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000eb0:	69db      	ldr	r3, [r3, #28]
 8000eb2:	4a47      	ldr	r2, [pc, #284]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000eb4:	f043 0302 	orr.w	r3, r3, #2
 8000eb8:	61d3      	str	r3, [r2, #28]
 8000eba:	4b45      	ldr	r3, [pc, #276]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8000ec6:	e07c      	b.n	8000fc2 <HAL_TIM_PWM_MspInit+0x126>
  else if(tim_pwmHandle->Instance==TIM8)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a41      	ldr	r2, [pc, #260]	; (8000fd4 <HAL_TIM_PWM_MspInit+0x138>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d177      	bne.n	8000fc2 <HAL_TIM_PWM_MspInit+0x126>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000ed2:	4b3f      	ldr	r3, [pc, #252]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	4a3e      	ldr	r2, [pc, #248]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000ed8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000edc:	6193      	str	r3, [r2, #24]
 8000ede:	4b3c      	ldr	r3, [pc, #240]	; (8000fd0 <HAL_TIM_PWM_MspInit+0x134>)
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 8000eea:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000eec:	4a3b      	ldr	r2, [pc, #236]	; (8000fdc <HAL_TIM_PWM_MspInit+0x140>)
 8000eee:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ef0:	4b39      	ldr	r3, [pc, #228]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ef2:	2210      	movs	r2, #16
 8000ef4:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef6:	4b38      	ldr	r3, [pc, #224]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8000efc:	4b36      	ldr	r3, [pc, #216]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000efe:	2280      	movs	r2, #128	; 0x80
 8000f00:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f02:	4b35      	ldr	r3, [pc, #212]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f08:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f0a:	4b33      	ldr	r3, [pc, #204]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f10:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
 8000f12:	4b31      	ldr	r3, [pc, #196]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f14:	2220      	movs	r2, #32
 8000f16:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000f18:	4b2f      	ldr	r3, [pc, #188]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f1a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000f1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim8_ch3_up) != HAL_OK)
 8000f20:	482d      	ldr	r0, [pc, #180]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f22:	f001 fc6e 	bl	8002802 <HAL_DMA_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_TIM_PWM_MspInit+0x94>
      Error_Handler();
 8000f2c:	f7ff fcf6 	bl	800091c <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3_up);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a29      	ldr	r2, [pc, #164]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f36:	4a28      	ldr	r2, [pc, #160]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_ch3_up);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a26      	ldr	r2, [pc, #152]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f40:	621a      	str	r2, [r3, #32]
 8000f42:	4a25      	ldr	r2, [pc, #148]	; (8000fd8 <HAL_TIM_PWM_MspInit+0x13c>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 8000f48:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f4a:	4a26      	ldr	r2, [pc, #152]	; (8000fe4 <HAL_TIM_PWM_MspInit+0x148>)
 8000f4c:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f4e:	4b24      	ldr	r3, [pc, #144]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f50:	2210      	movs	r2, #16
 8000f52:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f54:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8000f5a:	4b21      	ldr	r3, [pc, #132]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f5c:	2280      	movs	r2, #128	; 0x80
 8000f5e:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f60:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f66:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f68:	4b1d      	ldr	r3, [pc, #116]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f6e:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 8000f70:	4b1b      	ldr	r3, [pc, #108]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f72:	2220      	movs	r2, #32
 8000f74:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8000f76:	4b1a      	ldr	r3, [pc, #104]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 8000f7e:	4818      	ldr	r0, [pc, #96]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f80:	f001 fc3f 	bl	8002802 <HAL_DMA_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <HAL_TIM_PWM_MspInit+0xf2>
      Error_Handler();
 8000f8a:	f7ff fcc7 	bl	800091c <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a13      	ldr	r2, [pc, #76]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f92:	631a      	str	r2, [r3, #48]	; 0x30
 8000f94:	4a12      	ldr	r2, [pc, #72]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000f9e:	639a      	str	r2, [r3, #56]	; 0x38
 8000fa0:	4a0f      	ldr	r2, [pc, #60]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000faa:	635a      	str	r2, [r3, #52]	; 0x34
 8000fac:	4a0c      	ldr	r2, [pc, #48]	; (8000fe0 <HAL_TIM_PWM_MspInit+0x144>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 6, 0);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2106      	movs	r1, #6
 8000fb6:	202c      	movs	r0, #44	; 0x2c
 8000fb8:	f001 fbed 	bl	8002796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8000fbc:	202c      	movs	r0, #44	; 0x2c
 8000fbe:	f001 fc06 	bl	80027ce <HAL_NVIC_EnableIRQ>
}
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40000400 	.word	0x40000400
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40013400 	.word	0x40013400
 8000fd8:	20000234 	.word	0x20000234
 8000fdc:	40020408 	.word	0x40020408
 8000fe0:	20000278 	.word	0x20000278
 8000fe4:	4002041c 	.word	0x4002041c

08000fe8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	; 0x28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM4)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a3f      	ldr	r2, [pc, #252]	; (8001104 <HAL_TIM_IC_MspInit+0x11c>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d177      	bne.n	80010fa <HAL_TIM_IC_MspInit+0x112>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800100a:	4b3f      	ldr	r3, [pc, #252]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	4a3e      	ldr	r2, [pc, #248]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	61d3      	str	r3, [r2, #28]
 8001016:	4b3c      	ldr	r3, [pc, #240]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 0304 	and.w	r3, r3, #4
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b39      	ldr	r3, [pc, #228]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4a38      	ldr	r2, [pc, #224]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800102c:	6153      	str	r3, [r2, #20]
 800102e:	4b36      	ldr	r3, [pc, #216]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	4b33      	ldr	r3, [pc, #204]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	4a32      	ldr	r2, [pc, #200]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001044:	6153      	str	r3, [r2, #20]
 8001046:	4b30      	ldr	r3, [pc, #192]	; (8001108 <HAL_TIM_IC_MspInit+0x120>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = pDIN_BYP_Pin|pDIN_TAP_Pin;
 8001052:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800105c:	2301      	movs	r3, #1
 800105e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001064:	230a      	movs	r3, #10
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f001 fd79 	bl	8002b68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = pDIN_TAP_EXT_Pin;
 8001076:	f44f 7380 	mov.w	r3, #256	; 0x100
 800107a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107c:	2302      	movs	r3, #2
 800107e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001080:	2301      	movs	r3, #1
 8001082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001088:	2302      	movs	r3, #2
 800108a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(pDIN_TAP_EXT_GPIO_Port, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	481e      	ldr	r0, [pc, #120]	; (800110c <HAL_TIM_IC_MspInit+0x124>)
 8001094:	f001 fd68 	bl	8002b68 <HAL_GPIO_Init>

    /* TIM4 DMA Init */
    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Channel4;
 8001098:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 800109a:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <HAL_TIM_IC_MspInit+0x12c>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109e:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80010aa:	4b19      	ldr	r3, [pc, #100]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b17      	ldr	r3, [pc, #92]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010be:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 80010c0:	4b13      	ldr	r3, [pc, #76]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010c2:	2220      	movs	r2, #32
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010c6:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 80010ce:	4810      	ldr	r0, [pc, #64]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010d0:	f001 fb97 	bl	8002802 <HAL_DMA_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_TIM_IC_MspInit+0xf6>
    {
      Error_Handler();
 80010da:	f7ff fc1f 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a0b      	ldr	r2, [pc, #44]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
 80010e4:	4a0a      	ldr	r2, [pc, #40]	; (8001110 <HAL_TIM_IC_MspInit+0x128>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6253      	str	r3, [r2, #36]	; 0x24

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2106      	movs	r1, #6
 80010ee:	201e      	movs	r0, #30
 80010f0:	f001 fb51 	bl	8002796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80010f4:	201e      	movs	r0, #30
 80010f6:	f001 fb6a 	bl	80027ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80010fa:	bf00      	nop
 80010fc:	3728      	adds	r7, #40	; 0x28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40000800 	.word	0x40000800
 8001108:	40021000 	.word	0x40021000
 800110c:	48000400 	.word	0x48000400
 8001110:	200001f0 	.word	0x200001f0
 8001114:	40020044 	.word	0x40020044

08001118 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08c      	sub	sp, #48	; 0x30
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
 800112e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001138:	d139      	bne.n	80011ae <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	4b3e      	ldr	r3, [pc, #248]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	4a3d      	ldr	r2, [pc, #244]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 8001140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001144:	6153      	str	r3, [r2, #20]
 8001146:	4b3b      	ldr	r3, [pc, #236]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114e:	61bb      	str	r3, [r7, #24]
 8001150:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	4b38      	ldr	r3, [pc, #224]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	4a37      	ldr	r2, [pc, #220]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800115c:	6153      	str	r3, [r2, #20]
 800115e:	4b35      	ldr	r3, [pc, #212]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = pPWM_VOL_1_Pin;
 800116a:	2320      	movs	r3, #32
 800116c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800117a:	2301      	movs	r3, #1
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(pPWM_VOL_1_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001188:	f001 fcee 	bl	8002b68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = pPWM_VOL_2_Pin;
 800118c:	2308      	movs	r3, #8
 800118e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800119c:	2301      	movs	r3, #1
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(pPWM_VOL_2_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	4824      	ldr	r0, [pc, #144]	; (8001238 <HAL_TIM_MspPostInit+0x120>)
 80011a8:	f001 fcde 	bl	8002b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011ac:	e03e      	b.n	800122c <HAL_TIM_MspPostInit+0x114>
  else if(timHandle->Instance==TIM3)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a22      	ldr	r2, [pc, #136]	; (800123c <HAL_TIM_MspPostInit+0x124>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d139      	bne.n	800122c <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b8:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a1d      	ldr	r2, [pc, #116]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c2:	6153      	str	r3, [r2, #20]
 80011c4:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a17      	ldr	r2, [pc, #92]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011da:	6153      	str	r3, [r2, #20]
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <HAL_TIM_MspPostInit+0x11c>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = pPWM_2_Pin|pPWM_1_Pin;
 80011e8:	2350      	movs	r3, #80	; 0x50
 80011ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ec:	2302      	movs	r3, #2
 80011ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011f8:	2302      	movs	r3, #2
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	4619      	mov	r1, r3
 8001202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001206:	f001 fcaf 	bl	8002b68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = pPWM_3_Pin|pPWM_4_Pin;
 800120a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800120e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800121c:	2302      	movs	r3, #2
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	4619      	mov	r1, r3
 8001226:	4806      	ldr	r0, [pc, #24]	; (8001240 <HAL_TIM_MspPostInit+0x128>)
 8001228:	f001 fc9e 	bl	8002b68 <HAL_GPIO_Init>
}
 800122c:	bf00      	nop
 800122e:	3730      	adds	r7, #48	; 0x30
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40021000 	.word	0x40021000
 8001238:	48000400 	.word	0x48000400
 800123c:	40000400 	.word	0x40000400
 8001240:	48000800 	.word	0x48000800

08001244 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <MX_USART1_UART_Init+0x58>)
 800124a:	4a15      	ldr	r2, [pc, #84]	; (80012a0 <MX_USART1_UART_Init+0x5c>)
 800124c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800124e:	4b13      	ldr	r3, [pc, #76]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001250:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001254:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001256:	4b11      	ldr	r3, [pc, #68]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <MX_USART1_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <MX_USART1_UART_Init+0x58>)
 800126a:	220c      	movs	r2, #12
 800126c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MX_USART1_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_USART1_UART_Init+0x58>)
 8001288:	f004 ff74 	bl	8006174 <HAL_UART_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001292:	f7ff fb43 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200002bc 	.word	0x200002bc
 80012a0:	40013800 	.word	0x40013800

080012a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a17      	ldr	r2, [pc, #92]	; (8001320 <HAL_UART_MspInit+0x7c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d127      	bne.n	8001316 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	4a16      	ldr	r2, [pc, #88]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d0:	6193      	str	r3, [r2, #24]
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	4a10      	ldr	r2, [pc, #64]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012e8:	6153      	str	r3, [r2, #20]
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_UART_MspInit+0x80>)
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012f6:	2330      	movs	r3, #48	; 0x30
 80012f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fa:	2302      	movs	r3, #2
 80012fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001306:	2307      	movs	r3, #7
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <HAL_UART_MspInit+0x84>)
 8001312:	f001 fc29 	bl	8002b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001316:	bf00      	nop
 8001318:	3728      	adds	r7, #40	; 0x28
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40013800 	.word	0x40013800
 8001324:	40021000 	.word	0x40021000
 8001328:	48000800 	.word	0x48000800

0800132c <sm_bypass_sw>:

#include "lib/sm_bypass.h"
#include "stm32f3xx_hal.h"
#include "main.h"

void sm_bypass_sw(StateBypassSw *state_switch, EventBypassSw event, StateEffect *state_effect){
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	460b      	mov	r3, r1
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	72fb      	strb	r3, [r7, #11]

	static uint32_t debounce_start = 0;
	const uint32_t debounce_time_ms = 100;
 800133a:	2364      	movs	r3, #100	; 0x64
 800133c:	617b      	str	r3, [r7, #20]

	switch (*state_switch) {
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b03      	cmp	r3, #3
 8001344:	d840      	bhi.n	80013c8 <sm_bypass_sw+0x9c>
 8001346:	a201      	add	r2, pc, #4	; (adr r2, 800134c <sm_bypass_sw+0x20>)
 8001348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800134c:	0800135d 	.word	0x0800135d
 8001350:	08001397 	.word	0x08001397
 8001354:	0800137d 	.word	0x0800137d
 8001358:	080013af 	.word	0x080013af
		case STATE_IDLE:
			if (event == EVENT_PRESSED) {
 800135c:	7afb      	ldrb	r3, [r7, #11]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d136      	bne.n	80013d0 <sm_bypass_sw+0xa4>
				*state_switch = STATE_DEBOUNCE_PRESS;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2202      	movs	r2, #2
 8001366:	701a      	strb	r2, [r3, #0]
				sm_effect(state_effect, EVENT_TOGGLE);
 8001368:	2100      	movs	r1, #0
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f83e 	bl	80013ec <sm_effect>
				debounce_start = HAL_GetTick();
 8001370:	f000 f8f2 	bl	8001558 <HAL_GetTick>
 8001374:	4603      	mov	r3, r0
 8001376:	4a1c      	ldr	r2, [pc, #112]	; (80013e8 <sm_bypass_sw+0xbc>)
 8001378:	6013      	str	r3, [r2, #0]
			}
			break;
 800137a:	e029      	b.n	80013d0 <sm_bypass_sw+0xa4>

		case STATE_DEBOUNCE_PRESS:
			if (HAL_GetTick() - debounce_start >= debounce_time_ms) {
 800137c:	f000 f8ec 	bl	8001558 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <sm_bypass_sw+0xbc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	429a      	cmp	r2, r3
 800138c:	d822      	bhi.n	80013d4 <sm_bypass_sw+0xa8>
				*state_switch = STATE_WAIT_RELEASE;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001394:	e01e      	b.n	80013d4 <sm_bypass_sw+0xa8>

		case STATE_WAIT_RELEASE:
			if (event == EVENT_RELEASED) {
 8001396:	7afb      	ldrb	r3, [r7, #11]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d11d      	bne.n	80013d8 <sm_bypass_sw+0xac>
				debounce_start = HAL_GetTick();
 800139c:	f000 f8dc 	bl	8001558 <HAL_GetTick>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a11      	ldr	r2, [pc, #68]	; (80013e8 <sm_bypass_sw+0xbc>)
 80013a4:	6013      	str	r3, [r2, #0]

				*state_switch = STATE_DEBOUNCE_RELEASE;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2203      	movs	r2, #3
 80013aa:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013ac:	e014      	b.n	80013d8 <sm_bypass_sw+0xac>

		case STATE_DEBOUNCE_RELEASE:
			if (HAL_GetTick() - debounce_start >= debounce_time_ms) {
 80013ae:	f000 f8d3 	bl	8001558 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <sm_bypass_sw+0xbc>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d80d      	bhi.n	80013dc <sm_bypass_sw+0xb0>
				*state_switch = STATE_IDLE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2200      	movs	r2, #0
 80013c4:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013c6:	e009      	b.n	80013dc <sm_bypass_sw+0xb0>

		default:
			*state_switch = STATE_IDLE;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
			break;
 80013ce:	e006      	b.n	80013de <sm_bypass_sw+0xb2>
			break;
 80013d0:	bf00      	nop
 80013d2:	e004      	b.n	80013de <sm_bypass_sw+0xb2>
			break;
 80013d4:	bf00      	nop
 80013d6:	e002      	b.n	80013de <sm_bypass_sw+0xb2>
			break;
 80013d8:	bf00      	nop
 80013da:	e000      	b.n	80013de <sm_bypass_sw+0xb2>
			break;
 80013dc:	bf00      	nop
	}
}
 80013de:	bf00      	nop
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000340 	.word	0x20000340

080013ec <sm_effect>:

void sm_effect(StateEffect *state, EventEffect event){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	70fb      	strb	r3, [r7, #3]
	switch (*state) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d00d      	beq.n	800141c <sm_effect+0x30>
 8001400:	2b01      	cmp	r3, #1
 8001402:	d117      	bne.n	8001434 <sm_effect+0x48>
		case STATE_BYPASS:
			if (event == EVENT_TOGGLE){
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d118      	bne.n	800143c <sm_effect+0x50>
				*state = STATE_EFFECT;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(pDOUT_BYP_GPIO_Port, pDOUT_BYP_Pin,
 8001410:	2200      	movs	r2, #0
 8001412:	2120      	movs	r1, #32
 8001414:	480d      	ldr	r0, [pc, #52]	; (800144c <sm_effect+0x60>)
 8001416:	f001 fd49 	bl	8002eac <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
			}
			break;
 800141a:	e00f      	b.n	800143c <sm_effect+0x50>

		case STATE_EFFECT:
			if (event == EVENT_TOGGLE){
 800141c:	78fb      	ldrb	r3, [r7, #3]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d10e      	bne.n	8001440 <sm_effect+0x54>
				*state = STATE_BYPASS;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(pDOUT_BYP_GPIO_Port, pDOUT_BYP_Pin,
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	4807      	ldr	r0, [pc, #28]	; (800144c <sm_effect+0x60>)
 800142e:	f001 fd3d 	bl	8002eac <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
			}
			break;
 8001432:	e005      	b.n	8001440 <sm_effect+0x54>

		default:
			*state = STATE_BYPASS;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	701a      	strb	r2, [r3, #0]
			break;
 800143a:	e002      	b.n	8001442 <sm_effect+0x56>
			break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <sm_effect+0x56>
			break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	48000400 	.word	0x48000400

08001450 <Reset_Handler>:
 8001450:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001488 <LoopForever+0x2>
 8001454:	480d      	ldr	r0, [pc, #52]	; (800148c <LoopForever+0x6>)
 8001456:	490e      	ldr	r1, [pc, #56]	; (8001490 <LoopForever+0xa>)
 8001458:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <LoopForever+0xe>)
 800145a:	2300      	movs	r3, #0
 800145c:	e002      	b.n	8001464 <LoopCopyDataInit>

0800145e <CopyDataInit>:
 800145e:	58d4      	ldr	r4, [r2, r3]
 8001460:	50c4      	str	r4, [r0, r3]
 8001462:	3304      	adds	r3, #4

08001464 <LoopCopyDataInit>:
 8001464:	18c4      	adds	r4, r0, r3
 8001466:	428c      	cmp	r4, r1
 8001468:	d3f9      	bcc.n	800145e <CopyDataInit>
 800146a:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <LoopForever+0x12>)
 800146c:	4c0b      	ldr	r4, [pc, #44]	; (800149c <LoopForever+0x16>)
 800146e:	2300      	movs	r3, #0
 8001470:	e001      	b.n	8001476 <LoopFillZerobss>

08001472 <FillZerobss>:
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	3204      	adds	r2, #4

08001476 <LoopFillZerobss>:
 8001476:	42a2      	cmp	r2, r4
 8001478:	d3fb      	bcc.n	8001472 <FillZerobss>
 800147a:	f7ff fae1 	bl	8000a40 <SystemInit>
 800147e:	f005 fa4d 	bl	800691c <__libc_init_array>
 8001482:	f7ff f947 	bl	8000714 <main>

08001486 <LoopForever>:
 8001486:	e7fe      	b.n	8001486 <LoopForever>
 8001488:	20010000 	.word	0x20010000
 800148c:	20000000 	.word	0x20000000
 8001490:	2000000c 	.word	0x2000000c
 8001494:	080069cc 	.word	0x080069cc
 8001498:	2000000c 	.word	0x2000000c
 800149c:	20000348 	.word	0x20000348

080014a0 <ADC1_2_IRQHandler>:
 80014a0:	e7fe      	b.n	80014a0 <ADC1_2_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a8:	4b08      	ldr	r3, [pc, #32]	; (80014cc <HAL_Init+0x28>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <HAL_Init+0x28>)
 80014ae:	f043 0310 	orr.w	r3, r3, #16
 80014b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b4:	2003      	movs	r0, #3
 80014b6:	f001 f963 	bl	8002780 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ba:	200f      	movs	r0, #15
 80014bc:	f000 f808 	bl	80014d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c0:	f7ff fa32 	bl	8000928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <HAL_InitTick+0x54>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <HAL_InitTick+0x58>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 f97b 	bl	80027ea <HAL_SYSTICK_Config>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e00e      	b.n	800151c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d80a      	bhi.n	800151a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001504:	2200      	movs	r2, #0
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	f04f 30ff 	mov.w	r0, #4294967295
 800150c:	f001 f943 	bl	8002796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001510:	4a06      	ldr	r2, [pc, #24]	; (800152c <HAL_InitTick+0x5c>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e000      	b.n	800151c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000000 	.word	0x20000000
 8001528:	20000008 	.word	0x20000008
 800152c:	20000004 	.word	0x20000004

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <HAL_IncTick+0x20>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_IncTick+0x24>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4413      	add	r3, r2
 8001540:	4a04      	ldr	r2, [pc, #16]	; (8001554 <HAL_IncTick+0x24>)
 8001542:	6013      	str	r3, [r2, #0]
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000008 	.word	0x20000008
 8001554:	20000344 	.word	0x20000344

08001558 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return uwTick;  
 800155c:	4b03      	ldr	r3, [pc, #12]	; (800156c <HAL_GetTick+0x14>)
 800155e:	681b      	ldr	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	20000344 	.word	0x20000344

08001570 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b09a      	sub	sp, #104	; 0x68
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d101      	bne.n	80015b8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e1e3      	b.n	8001980 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	691b      	ldr	r3, [r3, #16]
 80015bc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f003 0310 	and.w	r3, r3, #16
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d176      	bne.n	80016b8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d152      	bne.n	8001678 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7fe fed1 	bl	8000394 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d13b      	bne.n	8001678 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 ff87 	bl	8002514 <ADC_Disable>
 8001606:	4603      	mov	r3, r0
 8001608:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	f003 0310 	and.w	r3, r3, #16
 8001614:	2b00      	cmp	r3, #0
 8001616:	d12f      	bne.n	8001678 <HAL_ADC_Init+0xe0>
 8001618:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800161c:	2b00      	cmp	r3, #0
 800161e:	d12b      	bne.n	8001678 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001628:	f023 0302 	bic.w	r3, r3, #2
 800162c:	f043 0202 	orr.w	r2, r3, #2
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001642:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001652:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001654:	4b92      	ldr	r3, [pc, #584]	; (80018a0 <HAL_ADC_Init+0x308>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a92      	ldr	r2, [pc, #584]	; (80018a4 <HAL_ADC_Init+0x30c>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	0c9a      	lsrs	r2, r3, #18
 8001660:	4613      	mov	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4413      	add	r3, r2
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800166a:	e002      	b.n	8001672 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	3b01      	subs	r3, #1
 8001670:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f9      	bne.n	800166c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d007      	beq.n	8001696 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001694:	d110      	bne.n	80016b8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f023 0312 	bic.w	r3, r3, #18
 800169e:	f043 0210 	orr.w	r2, r3, #16
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016aa:	f043 0201 	orr.w	r2, r3, #1
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	f003 0310 	and.w	r3, r3, #16
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f040 8150 	bne.w	8001966 <HAL_ADC_Init+0x3ce>
 80016c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f040 814b 	bne.w	8001966 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f040 8143 	bne.w	8001966 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016e8:	f043 0202 	orr.w	r2, r3, #2
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016f8:	d004      	beq.n	8001704 <HAL_ADC_Init+0x16c>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a6a      	ldr	r2, [pc, #424]	; (80018a8 <HAL_ADC_Init+0x310>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d101      	bne.n	8001708 <HAL_ADC_Init+0x170>
 8001704:	4b69      	ldr	r3, [pc, #420]	; (80018ac <HAL_ADC_Init+0x314>)
 8001706:	e000      	b.n	800170a <HAL_ADC_Init+0x172>
 8001708:	4b69      	ldr	r3, [pc, #420]	; (80018b0 <HAL_ADC_Init+0x318>)
 800170a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001714:	d102      	bne.n	800171c <HAL_ADC_Init+0x184>
 8001716:	4b64      	ldr	r3, [pc, #400]	; (80018a8 <HAL_ADC_Init+0x310>)
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	e01a      	b.n	8001752 <HAL_ADC_Init+0x1ba>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a61      	ldr	r2, [pc, #388]	; (80018a8 <HAL_ADC_Init+0x310>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d103      	bne.n	800172e <HAL_ADC_Init+0x196>
 8001726:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e011      	b.n	8001752 <HAL_ADC_Init+0x1ba>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a60      	ldr	r2, [pc, #384]	; (80018b4 <HAL_ADC_Init+0x31c>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d102      	bne.n	800173e <HAL_ADC_Init+0x1a6>
 8001738:	4b5f      	ldr	r3, [pc, #380]	; (80018b8 <HAL_ADC_Init+0x320>)
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	e009      	b.n	8001752 <HAL_ADC_Init+0x1ba>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a5d      	ldr	r2, [pc, #372]	; (80018b8 <HAL_ADC_Init+0x320>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d102      	bne.n	800174e <HAL_ADC_Init+0x1b6>
 8001748:	4b5a      	ldr	r3, [pc, #360]	; (80018b4 <HAL_ADC_Init+0x31c>)
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	e001      	b.n	8001752 <HAL_ADC_Init+0x1ba>
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b01      	cmp	r3, #1
 800175e:	d108      	bne.n	8001772 <HAL_ADC_Init+0x1da>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b01      	cmp	r3, #1
 800176c:	d101      	bne.n	8001772 <HAL_ADC_Init+0x1da>
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <HAL_ADC_Init+0x1dc>
 8001772:	2300      	movs	r3, #0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d11c      	bne.n	80017b2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001778:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800177a:	2b00      	cmp	r3, #0
 800177c:	d010      	beq.n	80017a0 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	2b01      	cmp	r3, #1
 8001788:	d107      	bne.n	800179a <HAL_ADC_Init+0x202>
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b01      	cmp	r3, #1
 8001794:	d101      	bne.n	800179a <HAL_ADC_Init+0x202>
 8001796:	2301      	movs	r3, #1
 8001798:	e000      	b.n	800179c <HAL_ADC_Init+0x204>
 800179a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800179c:	2b00      	cmp	r3, #0
 800179e:	d108      	bne.n	80017b2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80017a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	431a      	orrs	r2, r3
 80017ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017b0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7e5b      	ldrb	r3, [r3, #25]
 80017b6:	035b      	lsls	r3, r3, #13
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80017bc:	2a01      	cmp	r2, #1
 80017be:	d002      	beq.n	80017c6 <HAL_ADC_Init+0x22e>
 80017c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017c4:	e000      	b.n	80017c8 <HAL_ADC_Init+0x230>
 80017c6:	2200      	movs	r2, #0
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017d8:	4313      	orrs	r3, r2
 80017da:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d11b      	bne.n	800181e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	7e5b      	ldrb	r3, [r3, #25]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d109      	bne.n	8001802 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	3b01      	subs	r3, #1
 80017f4:	045a      	lsls	r2, r3, #17
 80017f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017f8:	4313      	orrs	r3, r2
 80017fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017fe:	663b      	str	r3, [r7, #96]	; 0x60
 8001800:	e00d      	b.n	800181e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800180a:	f043 0220 	orr.w	r2, r3, #32
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001816:	f043 0201 	orr.w	r2, r3, #1
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001822:	2b01      	cmp	r3, #1
 8001824:	d054      	beq.n	80018d0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a22      	ldr	r2, [pc, #136]	; (80018b4 <HAL_ADC_Init+0x31c>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d004      	beq.n	800183a <HAL_ADC_Init+0x2a2>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a20      	ldr	r2, [pc, #128]	; (80018b8 <HAL_ADC_Init+0x320>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d140      	bne.n	80018bc <HAL_ADC_Init+0x324>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001842:	d02a      	beq.n	800189a <HAL_ADC_Init+0x302>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001848:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800184c:	d022      	beq.n	8001894 <HAL_ADC_Init+0x2fc>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001852:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001856:	d01a      	beq.n	800188e <HAL_ADC_Init+0x2f6>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001860:	d012      	beq.n	8001888 <HAL_ADC_Init+0x2f0>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001866:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800186a:	d00a      	beq.n	8001882 <HAL_ADC_Init+0x2ea>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001874:	d002      	beq.n	800187c <HAL_ADC_Init+0x2e4>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187a:	e023      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 800187c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001880:	e020      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 8001882:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001886:	e01d      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 8001888:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800188c:	e01a      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 800188e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001892:	e017      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 8001894:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001898:	e014      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 800189a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800189e:	e011      	b.n	80018c4 <HAL_ADC_Init+0x32c>
 80018a0:	20000000 	.word	0x20000000
 80018a4:	431bde83 	.word	0x431bde83
 80018a8:	50000100 	.word	0x50000100
 80018ac:	50000300 	.word	0x50000300
 80018b0:	50000700 	.word	0x50000700
 80018b4:	50000400 	.word	0x50000400
 80018b8:	50000500 	.word	0x50000500
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80018c8:	4313      	orrs	r3, r2
 80018ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018cc:	4313      	orrs	r3, r2
 80018ce:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d114      	bne.n	8001908 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	6812      	ldr	r2, [r2, #0]
 80018e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80018ec:	f023 0302 	bic.w	r3, r3, #2
 80018f0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	7e1b      	ldrb	r3, [r3, #24]
 80018f6:	039a      	lsls	r2, r3, #14
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4313      	orrs	r3, r2
 8001902:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001904:	4313      	orrs	r3, r2
 8001906:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68da      	ldr	r2, [r3, #12]
 800190e:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <HAL_ADC_Init+0x3f0>)
 8001910:	4013      	ands	r3, r2
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001918:	430b      	orrs	r3, r1
 800191a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d10c      	bne.n	800193e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f023 010f 	bic.w	r1, r3, #15
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	1e5a      	subs	r2, r3, #1
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	631a      	str	r2, [r3, #48]	; 0x30
 800193c:	e007      	b.n	800194e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 020f 	bic.w	r2, r2, #15
 800194c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001958:	f023 0303 	bic.w	r3, r3, #3
 800195c:	f043 0201 	orr.w	r2, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	641a      	str	r2, [r3, #64]	; 0x40
 8001964:	e00a      	b.n	800197c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	f023 0312 	bic.w	r3, r3, #18
 800196e:	f043 0210 	orr.w	r2, r3, #16
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001976:	2301      	movs	r3, #1
 8001978:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800197c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001980:	4618      	mov	r0, r3
 8001982:	3768      	adds	r7, #104	; 0x68
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	fff0c007 	.word	0xfff0c007

0800198c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001998:	2300      	movs	r3, #0
 800199a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f040 80f7 	bne.w	8001b9a <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d101      	bne.n	80019ba <HAL_ADC_Start_DMA+0x2e>
 80019b6:	2302      	movs	r3, #2
 80019b8:	e0f2      	b.n	8001ba0 <HAL_ADC_Start_DMA+0x214>
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019ca:	d004      	beq.n	80019d6 <HAL_ADC_Start_DMA+0x4a>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a75      	ldr	r2, [pc, #468]	; (8001ba8 <HAL_ADC_Start_DMA+0x21c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d109      	bne.n	80019ea <HAL_ADC_Start_DMA+0x5e>
 80019d6:	4b75      	ldr	r3, [pc, #468]	; (8001bac <HAL_ADC_Start_DMA+0x220>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 031f 	and.w	r3, r3, #31
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bf0c      	ite	eq
 80019e2:	2301      	moveq	r3, #1
 80019e4:	2300      	movne	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	e008      	b.n	80019fc <HAL_ADC_Start_DMA+0x70>
 80019ea:	4b71      	ldr	r3, [pc, #452]	; (8001bb0 <HAL_ADC_Start_DMA+0x224>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	bf0c      	ite	eq
 80019f6:	2301      	moveq	r3, #1
 80019f8:	2300      	movne	r3, #0
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f000 80c5 	beq.w	8001b8c <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f000 fd22 	bl	800244c <ADC_Enable>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001a0c:	7dfb      	ldrb	r3, [r7, #23]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f040 80b7 	bne.w	8001b82 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a1c:	f023 0301 	bic.w	r3, r3, #1
 8001a20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a30:	d004      	beq.n	8001a3c <HAL_ADC_Start_DMA+0xb0>
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a5c      	ldr	r2, [pc, #368]	; (8001ba8 <HAL_ADC_Start_DMA+0x21c>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d106      	bne.n	8001a4a <HAL_ADC_Start_DMA+0xbe>
 8001a3c:	4b5b      	ldr	r3, [pc, #364]	; (8001bac <HAL_ADC_Start_DMA+0x220>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 031f 	and.w	r3, r3, #31
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d010      	beq.n	8001a6a <HAL_ADC_Start_DMA+0xde>
 8001a48:	e005      	b.n	8001a56 <HAL_ADC_Start_DMA+0xca>
 8001a4a:	4b59      	ldr	r3, [pc, #356]	; (8001bb0 <HAL_ADC_Start_DMA+0x224>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 031f 	and.w	r3, r3, #31
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d009      	beq.n	8001a6a <HAL_ADC_Start_DMA+0xde>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a5e:	d004      	beq.n	8001a6a <HAL_ADC_Start_DMA+0xde>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a53      	ldr	r2, [pc, #332]	; (8001bb4 <HAL_ADC_Start_DMA+0x228>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d115      	bne.n	8001a96 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d036      	beq.n	8001af2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001a94:	e02d      	b.n	8001af2 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001aaa:	d004      	beq.n	8001ab6 <HAL_ADC_Start_DMA+0x12a>
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a3d      	ldr	r2, [pc, #244]	; (8001ba8 <HAL_ADC_Start_DMA+0x21c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d10a      	bne.n	8001acc <HAL_ADC_Start_DMA+0x140>
 8001ab6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf14      	ite	ne
 8001ac4:	2301      	movne	r3, #1
 8001ac6:	2300      	moveq	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	e008      	b.n	8001ade <HAL_ADC_Start_DMA+0x152>
 8001acc:	4b39      	ldr	r3, [pc, #228]	; (8001bb4 <HAL_ADC_Start_DMA+0x228>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	bf14      	ite	ne
 8001ad8:	2301      	movne	r3, #1
 8001ada:	2300      	moveq	r3, #0
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d007      	beq.n	8001af2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001aea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001afe:	d106      	bne.n	8001b0e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b04:	f023 0206 	bic.w	r2, r3, #6
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	645a      	str	r2, [r3, #68]	; 0x44
 8001b0c:	e002      	b.n	8001b14 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b20:	4a25      	ldr	r2, [pc, #148]	; (8001bb8 <HAL_ADC_Start_DMA+0x22c>)
 8001b22:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b28:	4a24      	ldr	r2, [pc, #144]	; (8001bbc <HAL_ADC_Start_DMA+0x230>)
 8001b2a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b30:	4a23      	ldr	r2, [pc, #140]	; (8001bc0 <HAL_ADC_Start_DMA+0x234>)
 8001b32:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	221c      	movs	r2, #28
 8001b3a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0210 	orr.w	r2, r2, #16
 8001b4a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	3340      	adds	r3, #64	; 0x40
 8001b66:	4619      	mov	r1, r3
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f000 fe90 	bl	8002890 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0204 	orr.w	r2, r2, #4
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	e00d      	b.n	8001b9e <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001b8a:	e008      	b.n	8001b9e <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001b98:	e001      	b.n	8001b9e <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	50000100 	.word	0x50000100
 8001bac:	50000300 	.word	0x50000300
 8001bb0:	50000700 	.word	0x50000700
 8001bb4:	50000400 	.word	0x50000400
 8001bb8:	08002381 	.word	0x08002381
 8001bbc:	080023fb 	.word	0x080023fb
 8001bc0:	08002417 	.word	0x08002417

08001bc4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b09b      	sub	sp, #108	; 0x6c
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_ADC_ConfigChannel+0x22>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e2ca      	b.n	800217c <HAL_ADC_ConfigChannel+0x5b8>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f040 82ae 	bne.w	800215a <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d81c      	bhi.n	8001c40 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4413      	add	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	461a      	mov	r2, r3
 8001c1a:	231f      	movs	r3, #31
 8001c1c:	4093      	lsls	r3, r2
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	4019      	ands	r1, r3
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	6818      	ldr	r0, [r3, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	fa00 f203 	lsl.w	r2, r0, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c3e:	e063      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b09      	cmp	r3, #9
 8001c46:	d81e      	bhi.n	8001c86 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685a      	ldr	r2, [r3, #4]
 8001c52:	4613      	mov	r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4413      	add	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	3b1e      	subs	r3, #30
 8001c5c:	221f      	movs	r2, #31
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	4019      	ands	r1, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	6818      	ldr	r0, [r3, #0]
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	4413      	add	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	3b1e      	subs	r3, #30
 8001c78:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	635a      	str	r2, [r3, #52]	; 0x34
 8001c84:	e040      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b0e      	cmp	r3, #14
 8001c8c:	d81e      	bhi.n	8001ccc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	3b3c      	subs	r3, #60	; 0x3c
 8001ca2:	221f      	movs	r2, #31
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	4019      	ands	r1, r3
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	3b3c      	subs	r3, #60	; 0x3c
 8001cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	639a      	str	r2, [r3, #56]	; 0x38
 8001cca:	e01d      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	3b5a      	subs	r3, #90	; 0x5a
 8001ce0:	221f      	movs	r2, #31
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	4019      	ands	r1, r3
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	6818      	ldr	r0, [r3, #0]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	3b5a      	subs	r3, #90	; 0x5a
 8001cfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 030c 	and.w	r3, r3, #12
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f040 80e5 	bne.w	8001ee2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b09      	cmp	r3, #9
 8001d1e:	d91c      	bls.n	8001d5a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6999      	ldr	r1, [r3, #24]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	3b1e      	subs	r3, #30
 8001d32:	2207      	movs	r2, #7
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4019      	ands	r1, r3
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	6898      	ldr	r0, [r3, #8]
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	3b1e      	subs	r3, #30
 8001d4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	619a      	str	r2, [r3, #24]
 8001d58:	e019      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6959      	ldr	r1, [r3, #20]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4613      	mov	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4413      	add	r3, r2
 8001d6a:	2207      	movs	r2, #7
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	4019      	ands	r1, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	6898      	ldr	r0, [r3, #8]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	fa00 f203 	lsl.w	r2, r0, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	695a      	ldr	r2, [r3, #20]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	08db      	lsrs	r3, r3, #3
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d84f      	bhi.n	8001e50 <HAL_ADC_ConfigChannel+0x28c>
 8001db0:	a201      	add	r2, pc, #4	; (adr r2, 8001db8 <HAL_ADC_ConfigChannel+0x1f4>)
 8001db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db6:	bf00      	nop
 8001db8:	08001dc9 	.word	0x08001dc9
 8001dbc:	08001deb 	.word	0x08001deb
 8001dc0:	08001e0d 	.word	0x08001e0d
 8001dc4:	08001e2f 	.word	0x08001e2f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001dce:	4b9a      	ldr	r3, [pc, #616]	; (8002038 <HAL_ADC_ConfigChannel+0x474>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	0691      	lsls	r1, r2, #26
 8001dd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001de6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001de8:	e07e      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001df0:	4b91      	ldr	r3, [pc, #580]	; (8002038 <HAL_ADC_ConfigChannel+0x474>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	0691      	lsls	r1, r2, #26
 8001dfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e08:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e0a:	e06d      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001e12:	4b89      	ldr	r3, [pc, #548]	; (8002038 <HAL_ADC_ConfigChannel+0x474>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	0691      	lsls	r1, r2, #26
 8001e1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e2a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e2c:	e05c      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e34:	4b80      	ldr	r3, [pc, #512]	; (8002038 <HAL_ADC_ConfigChannel+0x474>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	0691      	lsls	r1, r2, #26
 8001e3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e40:	430a      	orrs	r2, r1
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e4c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e4e:	e04b      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	069b      	lsls	r3, r3, #26
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d107      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e72:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	069b      	lsls	r3, r3, #26
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d107      	bne.n	8001e98 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e96:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	069b      	lsls	r3, r3, #26
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d107      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001eba:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ec2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	069b      	lsls	r3, r3, #26
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d10a      	bne.n	8001ee6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ede:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001ee0:	e001      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001ee2:	bf00      	nop
 8001ee4:	e000      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x324>
      break;
 8001ee6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d108      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x344>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x344>
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x346>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f040 8130 	bne.w	8002170 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d00f      	beq.n	8001f38 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2201      	movs	r2, #1
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	400a      	ands	r2, r1
 8001f32:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001f36:	e049      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2201      	movs	r2, #1
 8001f46:	409a      	lsls	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2b09      	cmp	r3, #9
 8001f58:	d91c      	bls.n	8001f94 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6999      	ldr	r1, [r3, #24]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4613      	mov	r3, r2
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	4413      	add	r3, r2
 8001f6a:	3b1b      	subs	r3, #27
 8001f6c:	2207      	movs	r2, #7
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43db      	mvns	r3, r3
 8001f74:	4019      	ands	r1, r3
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	6898      	ldr	r0, [r3, #8]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	3b1b      	subs	r3, #27
 8001f86:	fa00 f203 	lsl.w	r2, r0, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	619a      	str	r2, [r3, #24]
 8001f92:	e01b      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6959      	ldr	r1, [r3, #20]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	4413      	add	r3, r2
 8001fa6:	2207      	movs	r2, #7
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	4019      	ands	r1, r3
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	6898      	ldr	r0, [r3, #8]
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fd4:	d004      	beq.n	8001fe0 <HAL_ADC_ConfigChannel+0x41c>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a18      	ldr	r2, [pc, #96]	; (800203c <HAL_ADC_ConfigChannel+0x478>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x420>
 8001fe0:	4b17      	ldr	r3, [pc, #92]	; (8002040 <HAL_ADC_ConfigChannel+0x47c>)
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x422>
 8001fe4:	4b17      	ldr	r3, [pc, #92]	; (8002044 <HAL_ADC_ConfigChannel+0x480>)
 8001fe6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b10      	cmp	r3, #16
 8001fee:	d105      	bne.n	8001ffc <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d015      	beq.n	8002028 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002000:	2b11      	cmp	r3, #17
 8002002:	d105      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002004:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00b      	beq.n	8002028 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002014:	2b12      	cmp	r3, #18
 8002016:	f040 80ab 	bne.w	8002170 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800201a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 80a4 	bne.w	8002170 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002030:	d10a      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x484>
 8002032:	4b02      	ldr	r3, [pc, #8]	; (800203c <HAL_ADC_ConfigChannel+0x478>)
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	e022      	b.n	800207e <HAL_ADC_ConfigChannel+0x4ba>
 8002038:	83fff000 	.word	0x83fff000
 800203c:	50000100 	.word	0x50000100
 8002040:	50000300 	.word	0x50000300
 8002044:	50000700 	.word	0x50000700
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a4e      	ldr	r2, [pc, #312]	; (8002188 <HAL_ADC_ConfigChannel+0x5c4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d103      	bne.n	800205a <HAL_ADC_ConfigChannel+0x496>
 8002052:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	e011      	b.n	800207e <HAL_ADC_ConfigChannel+0x4ba>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a4b      	ldr	r2, [pc, #300]	; (800218c <HAL_ADC_ConfigChannel+0x5c8>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d102      	bne.n	800206a <HAL_ADC_ConfigChannel+0x4a6>
 8002064:	4b4a      	ldr	r3, [pc, #296]	; (8002190 <HAL_ADC_ConfigChannel+0x5cc>)
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	e009      	b.n	800207e <HAL_ADC_ConfigChannel+0x4ba>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a48      	ldr	r2, [pc, #288]	; (8002190 <HAL_ADC_ConfigChannel+0x5cc>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d102      	bne.n	800207a <HAL_ADC_ConfigChannel+0x4b6>
 8002074:	4b45      	ldr	r3, [pc, #276]	; (800218c <HAL_ADC_ConfigChannel+0x5c8>)
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	e001      	b.n	800207e <HAL_ADC_ConfigChannel+0x4ba>
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 0303 	and.w	r3, r3, #3
 8002088:	2b01      	cmp	r3, #1
 800208a:	d108      	bne.n	800209e <HAL_ADC_ConfigChannel+0x4da>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b01      	cmp	r3, #1
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x4da>
 800209a:	2301      	movs	r3, #1
 800209c:	e000      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x4dc>
 800209e:	2300      	movs	r3, #0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d150      	bne.n	8002146 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020a4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d010      	beq.n	80020cc <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x502>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x502>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x504>
 80020c6:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d13c      	bne.n	8002146 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d11d      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x54c>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020dc:	d118      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80020de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020e8:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020ea:	4b2a      	ldr	r3, [pc, #168]	; (8002194 <HAL_ADC_ConfigChannel+0x5d0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a2a      	ldr	r2, [pc, #168]	; (8002198 <HAL_ADC_ConfigChannel+0x5d4>)
 80020f0:	fba2 2303 	umull	r2, r3, r2, r3
 80020f4:	0c9a      	lsrs	r2, r3, #18
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002100:	e002      	b.n	8002108 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	3b01      	subs	r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f9      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800210e:	e02e      	b.n	800216e <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b11      	cmp	r3, #17
 8002116:	d10b      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x56c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002120:	d106      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002122:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800212a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800212c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800212e:	e01e      	b.n	800216e <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b12      	cmp	r3, #18
 8002136:	d11a      	bne.n	800216e <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002138:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002140:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002142:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002144:	e013      	b.n	800216e <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f043 0220 	orr.w	r2, r3, #32
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002158:	e00a      	b.n	8002170 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	f043 0220 	orr.w	r2, r3, #32
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800216c:	e000      	b.n	8002170 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800216e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002178:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800217c:	4618      	mov	r0, r3
 800217e:	376c      	adds	r7, #108	; 0x6c
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	50000100 	.word	0x50000100
 800218c:	50000400 	.word	0x50000400
 8002190:	50000500 	.word	0x50000500
 8002194:	20000000 	.word	0x20000000
 8002198:	431bde83 	.word	0x431bde83

0800219c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800219c:	b480      	push	{r7}
 800219e:	b099      	sub	sp, #100	; 0x64
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021a6:	2300      	movs	r3, #0
 80021a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021b4:	d102      	bne.n	80021bc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80021b6:	4b6d      	ldr	r3, [pc, #436]	; (800236c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	e01a      	b.n	80021f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a6a      	ldr	r2, [pc, #424]	; (800236c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d103      	bne.n	80021ce <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80021c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	e011      	b.n	80021f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a67      	ldr	r2, [pc, #412]	; (8002370 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d102      	bne.n	80021de <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80021d8:	4b66      	ldr	r3, [pc, #408]	; (8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	e009      	b.n	80021f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a64      	ldr	r2, [pc, #400]	; (8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d102      	bne.n	80021ee <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80021e8:	4b61      	ldr	r3, [pc, #388]	; (8002370 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	e001      	b.n	80021f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e0b0      	b.n	800235e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002202:	2b01      	cmp	r3, #1
 8002204:	d101      	bne.n	800220a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002206:	2302      	movs	r3, #2
 8002208:	e0a9      	b.n	800235e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	f040 808d 	bne.w	800233c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	2b00      	cmp	r3, #0
 800222c:	f040 8086 	bne.w	800233c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002238:	d004      	beq.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a4b      	ldr	r2, [pc, #300]	; (800236c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d101      	bne.n	8002248 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002244:	4b4c      	ldr	r3, [pc, #304]	; (8002378 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002246:	e000      	b.n	800224a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002248:	4b4c      	ldr	r3, [pc, #304]	; (800237c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800224a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d040      	beq.n	80022d6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002254:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	6859      	ldr	r1, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002266:	035b      	lsls	r3, r3, #13
 8002268:	430b      	orrs	r3, r1
 800226a:	431a      	orrs	r2, r3
 800226c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800226e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	2b01      	cmp	r3, #1
 800227c:	d108      	bne.n	8002290 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002290:	2300      	movs	r3, #0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d15c      	bne.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d107      	bne.n	80022b2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80022b2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d14b      	bne.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80022b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80022c0:	f023 030f 	bic.w	r3, r3, #15
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	6811      	ldr	r1, [r2, #0]
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	6892      	ldr	r2, [r2, #8]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	431a      	orrs	r2, r3
 80022d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022d2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022d4:	e03c      	b.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80022d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022e0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d108      	bne.n	8002302 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d101      	bne.n	8002302 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002302:	2300      	movs	r3, #0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d123      	bne.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0303 	and.w	r3, r3, #3
 8002310:	2b01      	cmp	r3, #1
 8002312:	d107      	bne.n	8002324 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b01      	cmp	r3, #1
 800231e:	d101      	bne.n	8002324 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002324:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002326:	2b00      	cmp	r3, #0
 8002328:	d112      	bne.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800232a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002332:	f023 030f 	bic.w	r3, r3, #15
 8002336:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002338:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800233a:	e009      	b.n	8002350 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	f043 0220 	orr.w	r2, r3, #32
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800234e:	e000      	b.n	8002352 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002350:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800235a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800235e:	4618      	mov	r0, r3
 8002360:	3764      	adds	r7, #100	; 0x64
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	50000100 	.word	0x50000100
 8002370:	50000400 	.word	0x50000400
 8002374:	50000500 	.word	0x50000500
 8002378:	50000300 	.word	0x50000300
 800237c:	50000700 	.word	0x50000700

08002380 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002396:	2b00      	cmp	r3, #0
 8002398:	d126      	bne.n	80023e8 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d115      	bne.n	80023e0 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d111      	bne.n	80023e0 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d105      	bne.n	80023e0 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	f043 0201 	orr.w	r2, r3, #1
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f7fe fa71 	bl	80008c8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80023e6:	e004      	b.n	80023f2 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
}
 80023f2:	bf00      	nop
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f7ff f8b1 	bl	8001570 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b084      	sub	sp, #16
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	f043 0204 	orr.w	r2, r3, #4
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f7ff f8a1 	bl	8001584 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	2b01      	cmp	r3, #1
 8002464:	d108      	bne.n	8002478 <ADC_Enable+0x2c>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <ADC_Enable+0x2c>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <ADC_Enable+0x2e>
 8002478:	2300      	movs	r3, #0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d143      	bne.n	8002506 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	4b22      	ldr	r3, [pc, #136]	; (8002510 <ADC_Enable+0xc4>)
 8002486:	4013      	ands	r3, r2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00d      	beq.n	80024a8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	f043 0210 	orr.w	r2, r3, #16
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249c:	f043 0201 	orr.w	r2, r3, #1
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e02f      	b.n	8002508 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0201 	orr.w	r2, r2, #1
 80024b6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80024b8:	f7ff f84e 	bl	8001558 <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80024be:	e01b      	b.n	80024f8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024c0:	f7ff f84a 	bl	8001558 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d914      	bls.n	80024f8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d00d      	beq.n	80024f8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	f043 0210 	orr.w	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ec:	f043 0201 	orr.w	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e007      	b.n	8002508 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b01      	cmp	r3, #1
 8002504:	d1dc      	bne.n	80024c0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	8000003f 	.word	0x8000003f

08002514 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800251c:	2300      	movs	r3, #0
 800251e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d108      	bne.n	8002540 <ADC_Disable+0x2c>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <ADC_Disable+0x2c>
 800253c:	2301      	movs	r3, #1
 800253e:	e000      	b.n	8002542 <ADC_Disable+0x2e>
 8002540:	2300      	movs	r3, #0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d047      	beq.n	80025d6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f003 030d 	and.w	r3, r3, #13
 8002550:	2b01      	cmp	r3, #1
 8002552:	d10f      	bne.n	8002574 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0202 	orr.w	r2, r2, #2
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2203      	movs	r2, #3
 800256a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800256c:	f7fe fff4 	bl	8001558 <HAL_GetTick>
 8002570:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002572:	e029      	b.n	80025c8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f043 0210 	orr.w	r2, r3, #16
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002584:	f043 0201 	orr.w	r2, r3, #1
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e023      	b.n	80025d8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002590:	f7fe ffe2 	bl	8001558 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d914      	bls.n	80025c8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d10d      	bne.n	80025c8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	f043 0210 	orr.w	r2, r3, #16
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025bc:	f043 0201 	orr.w	r2, r3, #1
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e007      	b.n	80025d8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d0dc      	beq.n	8002590 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025fc:	4013      	ands	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800260c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002612:	4a04      	ldr	r2, [pc, #16]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60d3      	str	r3, [r2, #12]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <__NVIC_GetPriorityGrouping+0x18>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 0307 	and.w	r3, r3, #7
}
 8002636:	4618      	mov	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db0b      	blt.n	800266e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	f003 021f 	and.w	r2, r3, #31
 800265c:	4907      	ldr	r1, [pc, #28]	; (800267c <__NVIC_EnableIRQ+0x38>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2001      	movs	r0, #1
 8002666:	fa00 f202 	lsl.w	r2, r0, r2
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	e000e100 	.word	0xe000e100

08002680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	2b00      	cmp	r3, #0
 8002692:	db0a      	blt.n	80026aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	b2da      	uxtb	r2, r3
 8002698:	490c      	ldr	r1, [pc, #48]	; (80026cc <__NVIC_SetPriority+0x4c>)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	0112      	lsls	r2, r2, #4
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	440b      	add	r3, r1
 80026a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a8:	e00a      	b.n	80026c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	4908      	ldr	r1, [pc, #32]	; (80026d0 <__NVIC_SetPriority+0x50>)
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	3b04      	subs	r3, #4
 80026b8:	0112      	lsls	r2, r2, #4
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	440b      	add	r3, r1
 80026be:	761a      	strb	r2, [r3, #24]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000e100 	.word	0xe000e100
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b089      	sub	sp, #36	; 0x24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f1c3 0307 	rsb	r3, r3, #7
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	bf28      	it	cs
 80026f2:	2304      	movcs	r3, #4
 80026f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3304      	adds	r3, #4
 80026fa:	2b06      	cmp	r3, #6
 80026fc:	d902      	bls.n	8002704 <NVIC_EncodePriority+0x30>
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	3b03      	subs	r3, #3
 8002702:	e000      	b.n	8002706 <NVIC_EncodePriority+0x32>
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002708:	f04f 32ff 	mov.w	r2, #4294967295
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43da      	mvns	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	401a      	ands	r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800271c:	f04f 31ff 	mov.w	r1, #4294967295
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	fa01 f303 	lsl.w	r3, r1, r3
 8002726:	43d9      	mvns	r1, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800272c:	4313      	orrs	r3, r2
         );
}
 800272e:	4618      	mov	r0, r3
 8002730:	3724      	adds	r7, #36	; 0x24
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3b01      	subs	r3, #1
 8002748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800274c:	d301      	bcc.n	8002752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800274e:	2301      	movs	r3, #1
 8002750:	e00f      	b.n	8002772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002752:	4a0a      	ldr	r2, [pc, #40]	; (800277c <SysTick_Config+0x40>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3b01      	subs	r3, #1
 8002758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800275a:	210f      	movs	r1, #15
 800275c:	f04f 30ff 	mov.w	r0, #4294967295
 8002760:	f7ff ff8e 	bl	8002680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <SysTick_Config+0x40>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800276a:	4b04      	ldr	r3, [pc, #16]	; (800277c <SysTick_Config+0x40>)
 800276c:	2207      	movs	r2, #7
 800276e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	e000e010 	.word	0xe000e010

08002780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff ff29 	bl	80025e0 <__NVIC_SetPriorityGrouping>
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b086      	sub	sp, #24
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a8:	f7ff ff3e 	bl	8002628 <__NVIC_GetPriorityGrouping>
 80027ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	68b9      	ldr	r1, [r7, #8]
 80027b2:	6978      	ldr	r0, [r7, #20]
 80027b4:	f7ff ff8e 	bl	80026d4 <NVIC_EncodePriority>
 80027b8:	4602      	mov	r2, r0
 80027ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027be:	4611      	mov	r1, r2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ff5d 	bl	8002680 <__NVIC_SetPriority>
}
 80027c6:	bf00      	nop
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4603      	mov	r3, r0
 80027d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff31 	bl	8002644 <__NVIC_EnableIRQ>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f7ff ffa2 	bl	800273c <SysTick_Config>
 80027f8:	4603      	mov	r3, r0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e037      	b.n	8002888 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800282e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002832:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800283c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002848:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002854:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f940 	bl	8002af0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}  
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_DMA_Start_IT+0x20>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e04a      	b.n	8002946 <HAL_DMA_Start_IT+0xb6>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d13a      	bne.n	8002938 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2202      	movs	r2, #2
 80028c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0201 	bic.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 f8d4 	bl	8002a94 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 020e 	orr.w	r2, r2, #14
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	e00f      	b.n	8002926 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 020a 	orr.w	r2, r2, #10
 8002914:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0204 	bic.w	r2, r2, #4
 8002924:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0201 	orr.w	r2, r2, #1
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e005      	b.n	8002944 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002940:	2302      	movs	r3, #2
 8002942:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002944:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002946:	4618      	mov	r0, r3
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	2204      	movs	r2, #4
 800296c:	409a      	lsls	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4013      	ands	r3, r2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d024      	beq.n	80029c0 <HAL_DMA_IRQHandler+0x72>
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d01f      	beq.n	80029c0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b00      	cmp	r3, #0
 800298c:	d107      	bne.n	800299e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0204 	bic.w	r2, r2, #4
 800299c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a6:	2104      	movs	r1, #4
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d06a      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80029be:	e065      	b.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	2202      	movs	r2, #2
 80029c6:	409a      	lsls	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d02c      	beq.n	8002a2a <HAL_DMA_IRQHandler+0xdc>
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d027      	beq.n	8002a2a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0320 	and.w	r3, r3, #32
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 020a 	bic.w	r2, r2, #10
 80029f6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a08:	2102      	movs	r1, #2
 8002a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d035      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002a28:	e030      	b.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	2208      	movs	r2, #8
 8002a30:	409a      	lsls	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d028      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f003 0308 	and.w	r3, r3, #8
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d023      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 020e 	bic.w	r2, r2, #14
 8002a52:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a62:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d004      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
    }
  }
}  
 8002a8a:	e7ff      	b.n	8002a8c <HAL_DMA_IRQHandler+0x13e>
 8002a8c:	bf00      	nop
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aaa:	2101      	movs	r1, #1
 8002aac:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	d108      	bne.n	8002ad4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ad2:	e007      	b.n	8002ae4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	60da      	str	r2, [r3, #12]
}
 8002ae4:	bf00      	nop
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <DMA_CalcBaseAndBitshift+0x60>)
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d80f      	bhi.n	8002b24 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <DMA_CalcBaseAndBitshift+0x64>)
 8002b0c:	4413      	add	r3, r2
 8002b0e:	4a12      	ldr	r2, [pc, #72]	; (8002b58 <DMA_CalcBaseAndBitshift+0x68>)
 8002b10:	fba2 2303 	umull	r2, r3, r2, r3
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	009a      	lsls	r2, r3, #2
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a0f      	ldr	r2, [pc, #60]	; (8002b5c <DMA_CalcBaseAndBitshift+0x6c>)
 8002b20:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002b22:	e00e      	b.n	8002b42 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <DMA_CalcBaseAndBitshift+0x70>)
 8002b2c:	4413      	add	r3, r2
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	; (8002b58 <DMA_CalcBaseAndBitshift+0x68>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	009a      	lsls	r2, r3, #2
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a09      	ldr	r2, [pc, #36]	; (8002b64 <DMA_CalcBaseAndBitshift+0x74>)
 8002b40:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40020407 	.word	0x40020407
 8002b54:	bffdfff8 	.word	0xbffdfff8
 8002b58:	cccccccd 	.word	0xcccccccd
 8002b5c:	40020000 	.word	0x40020000
 8002b60:	bffdfbf8 	.word	0xbffdfbf8
 8002b64:	40020400 	.word	0x40020400

08002b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b76:	e160      	b.n	8002e3a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	fa01 f303 	lsl.w	r3, r1, r3
 8002b84:	4013      	ands	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 8152 	beq.w	8002e34 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d005      	beq.n	8002ba8 <HAL_GPIO_Init+0x40>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d130      	bne.n	8002c0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bde:	2201      	movs	r2, #1
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4013      	ands	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	091b      	lsrs	r3, r3, #4
 8002bf4:	f003 0201 	and.w	r2, r3, #1
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d017      	beq.n	8002c46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	2203      	movs	r2, #3
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d123      	bne.n	8002c9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	08da      	lsrs	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3208      	adds	r2, #8
 8002c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	220f      	movs	r2, #15
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	691a      	ldr	r2, [r3, #16]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	08da      	lsrs	r2, r3, #3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3208      	adds	r2, #8
 8002c94:	6939      	ldr	r1, [r7, #16]
 8002c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 0203 	and.w	r2, r3, #3
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80ac 	beq.w	8002e34 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cdc:	4b5e      	ldr	r3, [pc, #376]	; (8002e58 <HAL_GPIO_Init+0x2f0>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	4a5d      	ldr	r2, [pc, #372]	; (8002e58 <HAL_GPIO_Init+0x2f0>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6193      	str	r3, [r2, #24]
 8002ce8:	4b5b      	ldr	r3, [pc, #364]	; (8002e58 <HAL_GPIO_Init+0x2f0>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cf4:	4a59      	ldr	r2, [pc, #356]	; (8002e5c <HAL_GPIO_Init+0x2f4>)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	089b      	lsrs	r3, r3, #2
 8002cfa:	3302      	adds	r3, #2
 8002cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	220f      	movs	r2, #15
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4013      	ands	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d1e:	d025      	beq.n	8002d6c <HAL_GPIO_Init+0x204>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a4f      	ldr	r2, [pc, #316]	; (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d01f      	beq.n	8002d68 <HAL_GPIO_Init+0x200>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a4e      	ldr	r2, [pc, #312]	; (8002e64 <HAL_GPIO_Init+0x2fc>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d019      	beq.n	8002d64 <HAL_GPIO_Init+0x1fc>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a4d      	ldr	r2, [pc, #308]	; (8002e68 <HAL_GPIO_Init+0x300>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d013      	beq.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a4c      	ldr	r2, [pc, #304]	; (8002e6c <HAL_GPIO_Init+0x304>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d00d      	beq.n	8002d5c <HAL_GPIO_Init+0x1f4>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a4b      	ldr	r2, [pc, #300]	; (8002e70 <HAL_GPIO_Init+0x308>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d007      	beq.n	8002d58 <HAL_GPIO_Init+0x1f0>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a4a      	ldr	r2, [pc, #296]	; (8002e74 <HAL_GPIO_Init+0x30c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d101      	bne.n	8002d54 <HAL_GPIO_Init+0x1ec>
 8002d50:	2306      	movs	r3, #6
 8002d52:	e00c      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d54:	2307      	movs	r3, #7
 8002d56:	e00a      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d58:	2305      	movs	r3, #5
 8002d5a:	e008      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d5c:	2304      	movs	r3, #4
 8002d5e:	e006      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d60:	2303      	movs	r3, #3
 8002d62:	e004      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e002      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e000      	b.n	8002d6e <HAL_GPIO_Init+0x206>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	f002 0203 	and.w	r2, r2, #3
 8002d74:	0092      	lsls	r2, r2, #2
 8002d76:	4093      	lsls	r3, r2
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d7e:	4937      	ldr	r1, [pc, #220]	; (8002e5c <HAL_GPIO_Init+0x2f4>)
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	089b      	lsrs	r3, r3, #2
 8002d84:	3302      	adds	r3, #2
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d8c:	4b3a      	ldr	r3, [pc, #232]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002db0:	4a31      	ldr	r2, [pc, #196]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002dda:	4a27      	ldr	r2, [pc, #156]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002de0:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002e04:	4a1c      	ldr	r2, [pc, #112]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4013      	ands	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002e2e:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <HAL_GPIO_Init+0x310>)
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	3301      	adds	r3, #1
 8002e38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f47f ae97 	bne.w	8002b78 <HAL_GPIO_Init+0x10>
  }
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	371c      	adds	r7, #28
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40010000 	.word	0x40010000
 8002e60:	48000400 	.word	0x48000400
 8002e64:	48000800 	.word	0x48000800
 8002e68:	48000c00 	.word	0x48000c00
 8002e6c:	48001000 	.word	0x48001000
 8002e70:	48001400 	.word	0x48001400
 8002e74:	48001800 	.word	0x48001800
 8002e78:	40010400 	.word	0x40010400

08002e7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	887b      	ldrh	r3, [r7, #2]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d002      	beq.n	8002e9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e94:	2301      	movs	r3, #1
 8002e96:	73fb      	strb	r3, [r7, #15]
 8002e98:	e001      	b.n	8002e9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	807b      	strh	r3, [r7, #2]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ebc:	787b      	ldrb	r3, [r7, #1]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ec2:	887a      	ldrh	r2, [r7, #2]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ec8:	e002      	b.n	8002ed0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eca:	887a      	ldrh	r2, [r7, #2]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002eee:	887a      	ldrh	r2, [r7, #2]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	041a      	lsls	r2, r3, #16
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	43d9      	mvns	r1, r3
 8002efa:	887b      	ldrh	r3, [r7, #2]
 8002efc:	400b      	ands	r3, r1
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	619a      	str	r2, [r3, #24]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f1c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002f20:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f26:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d102      	bne.n	8002f36 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	f001 b83a 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f3a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 816f 	beq.w	800322a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f4c:	4bb5      	ldr	r3, [pc, #724]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 030c 	and.w	r3, r3, #12
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d00c      	beq.n	8002f72 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f58:	4bb2      	ldr	r3, [pc, #712]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 030c 	and.w	r3, r3, #12
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d15c      	bne.n	800301e <HAL_RCC_OscConfig+0x10e>
 8002f64:	4baf      	ldr	r3, [pc, #700]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f70:	d155      	bne.n	800301e <HAL_RCC_OscConfig+0x10e>
 8002f72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f76:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f7e:	fa93 f3a3 	rbit	r3, r3
 8002f82:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f86:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	095b      	lsrs	r3, r3, #5
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d102      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x94>
 8002f9e:	4ba1      	ldr	r3, [pc, #644]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	e015      	b.n	8002fd0 <HAL_RCC_OscConfig+0xc0>
 8002fa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fa8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002fb0:	fa93 f3a3 	rbit	r3, r3
 8002fb4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fbc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002fc0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002fc4:	fa93 f3a3 	rbit	r3, r3
 8002fc8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002fcc:	4b95      	ldr	r3, [pc, #596]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fd4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002fd8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002fdc:	fa92 f2a2 	rbit	r2, r2
 8002fe0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002fe4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002fe8:	fab2 f282 	clz	r2, r2
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	f042 0220 	orr.w	r2, r2, #32
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	f002 021f 	and.w	r2, r2, #31
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 8111 	beq.w	8003228 <HAL_RCC_OscConfig+0x318>
 8003006:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800300a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	f040 8108 	bne.w	8003228 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	f000 bfc6 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800301e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003022:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800302e:	d106      	bne.n	800303e <HAL_RCC_OscConfig+0x12e>
 8003030:	4b7c      	ldr	r3, [pc, #496]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a7b      	ldr	r2, [pc, #492]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	e036      	b.n	80030ac <HAL_RCC_OscConfig+0x19c>
 800303e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003042:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10c      	bne.n	8003068 <HAL_RCC_OscConfig+0x158>
 800304e:	4b75      	ldr	r3, [pc, #468]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a74      	ldr	r2, [pc, #464]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	4b72      	ldr	r3, [pc, #456]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a71      	ldr	r2, [pc, #452]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	e021      	b.n	80030ac <HAL_RCC_OscConfig+0x19c>
 8003068:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800306c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003078:	d10c      	bne.n	8003094 <HAL_RCC_OscConfig+0x184>
 800307a:	4b6a      	ldr	r3, [pc, #424]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a69      	ldr	r2, [pc, #420]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	4b67      	ldr	r3, [pc, #412]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a66      	ldr	r2, [pc, #408]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 800308c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	e00b      	b.n	80030ac <HAL_RCC_OscConfig+0x19c>
 8003094:	4b63      	ldr	r3, [pc, #396]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a62      	ldr	r2, [pc, #392]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 800309a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800309e:	6013      	str	r3, [r2, #0]
 80030a0:	4b60      	ldr	r3, [pc, #384]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a5f      	ldr	r2, [pc, #380]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 80030a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030aa:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d059      	beq.n	8003170 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7fe fa4c 	bl	8001558 <HAL_GetTick>
 80030c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c4:	e00a      	b.n	80030dc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c6:	f7fe fa47 	bl	8001558 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b64      	cmp	r3, #100	; 0x64
 80030d4:	d902      	bls.n	80030dc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	f000 bf67 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 80030dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030e0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80030e8:	fa93 f3a3 	rbit	r3, r3
 80030ec:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80030f0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b01      	cmp	r3, #1
 8003106:	d102      	bne.n	800310e <HAL_RCC_OscConfig+0x1fe>
 8003108:	4b46      	ldr	r3, [pc, #280]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	e015      	b.n	800313a <HAL_RCC_OscConfig+0x22a>
 800310e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003112:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003122:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003126:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800312a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003136:	4b3b      	ldr	r3, [pc, #236]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800313e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003142:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003146:	fa92 f2a2 	rbit	r2, r2
 800314a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800314e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003152:	fab2 f282 	clz	r2, r2
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	f042 0220 	orr.w	r2, r2, #32
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	f002 021f 	and.w	r2, r2, #31
 8003162:	2101      	movs	r1, #1
 8003164:	fa01 f202 	lsl.w	r2, r1, r2
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0ab      	beq.n	80030c6 <HAL_RCC_OscConfig+0x1b6>
 800316e:	e05c      	b.n	800322a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003170:	f7fe f9f2 	bl	8001558 <HAL_GetTick>
 8003174:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003178:	e00a      	b.n	8003190 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800317a:	f7fe f9ed 	bl	8001558 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b64      	cmp	r3, #100	; 0x64
 8003188:	d902      	bls.n	8003190 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	f000 bf0d 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 8003190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003194:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003198:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800319c:	fa93 f3a3 	rbit	r3, r3
 80031a0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80031a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d102      	bne.n	80031c2 <HAL_RCC_OscConfig+0x2b2>
 80031bc:	4b19      	ldr	r3, [pc, #100]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	e015      	b.n	80031ee <HAL_RCC_OscConfig+0x2de>
 80031c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031c6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80031ce:	fa93 f3a3 	rbit	r3, r3
 80031d2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80031d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031da:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80031de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80031ea:	4b0e      	ldr	r3, [pc, #56]	; (8003224 <HAL_RCC_OscConfig+0x314>)
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031f2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80031f6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80031fa:	fa92 f2a2 	rbit	r2, r2
 80031fe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003202:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003206:	fab2 f282 	clz	r2, r2
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	f042 0220 	orr.w	r2, r2, #32
 8003210:	b2d2      	uxtb	r2, r2
 8003212:	f002 021f 	and.w	r2, r2, #31
 8003216:	2101      	movs	r1, #1
 8003218:	fa01 f202 	lsl.w	r2, r1, r2
 800321c:	4013      	ands	r3, r2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1ab      	bne.n	800317a <HAL_RCC_OscConfig+0x26a>
 8003222:	e002      	b.n	800322a <HAL_RCC_OscConfig+0x31a>
 8003224:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800322e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	f000 817f 	beq.w	800353e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003240:	4ba7      	ldr	r3, [pc, #668]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f003 030c 	and.w	r3, r3, #12
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00c      	beq.n	8003266 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800324c:	4ba4      	ldr	r3, [pc, #656]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f003 030c 	and.w	r3, r3, #12
 8003254:	2b08      	cmp	r3, #8
 8003256:	d173      	bne.n	8003340 <HAL_RCC_OscConfig+0x430>
 8003258:	4ba1      	ldr	r3, [pc, #644]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003260:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003264:	d16c      	bne.n	8003340 <HAL_RCC_OscConfig+0x430>
 8003266:	2302      	movs	r3, #2
 8003268:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003270:	fa93 f3a3 	rbit	r3, r3
 8003274:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003278:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	d102      	bne.n	8003296 <HAL_RCC_OscConfig+0x386>
 8003290:	4b93      	ldr	r3, [pc, #588]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	e013      	b.n	80032be <HAL_RCC_OscConfig+0x3ae>
 8003296:	2302      	movs	r3, #2
 8003298:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80032a8:	2302      	movs	r3, #2
 80032aa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80032ae:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80032b2:	fa93 f3a3 	rbit	r3, r3
 80032b6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80032ba:	4b89      	ldr	r3, [pc, #548]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	2202      	movs	r2, #2
 80032c0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80032c4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80032c8:	fa92 f2a2 	rbit	r2, r2
 80032cc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80032d0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80032d4:	fab2 f282 	clz	r2, r2
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	f042 0220 	orr.w	r2, r2, #32
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f002 021f 	and.w	r2, r2, #31
 80032e4:	2101      	movs	r1, #1
 80032e6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ea:	4013      	ands	r3, r2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00a      	beq.n	8003306 <HAL_RCC_OscConfig+0x3f6>
 80032f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d002      	beq.n	8003306 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	f000 be52 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003306:	4b76      	ldr	r3, [pc, #472]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800330e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003312:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	21f8      	movs	r1, #248	; 0xf8
 800331c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003320:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003324:	fa91 f1a1 	rbit	r1, r1
 8003328:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800332c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003330:	fab1 f181 	clz	r1, r1
 8003334:	b2c9      	uxtb	r1, r1
 8003336:	408b      	lsls	r3, r1
 8003338:	4969      	ldr	r1, [pc, #420]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800333e:	e0fe      	b.n	800353e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003340:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003344:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 8088 	beq.w	8003462 <HAL_RCC_OscConfig+0x552>
 8003352:	2301      	movs	r3, #1
 8003354:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800335c:	fa93 f3a3 	rbit	r3, r3
 8003360:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003364:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003368:	fab3 f383 	clz	r3, r3
 800336c:	b2db      	uxtb	r3, r3
 800336e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003372:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	461a      	mov	r2, r3
 800337a:	2301      	movs	r3, #1
 800337c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337e:	f7fe f8eb 	bl	8001558 <HAL_GetTick>
 8003382:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003386:	e00a      	b.n	800339e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003388:	f7fe f8e6 	bl	8001558 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d902      	bls.n	800339e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	f000 be06 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 800339e:	2302      	movs	r3, #2
 80033a0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80033a8:	fa93 f3a3 	rbit	r3, r3
 80033ac:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80033b0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	095b      	lsrs	r3, r3, #5
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	f043 0301 	orr.w	r3, r3, #1
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d102      	bne.n	80033ce <HAL_RCC_OscConfig+0x4be>
 80033c8:	4b45      	ldr	r3, [pc, #276]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	e013      	b.n	80033f6 <HAL_RCC_OscConfig+0x4e6>
 80033ce:	2302      	movs	r3, #2
 80033d0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80033d8:	fa93 f3a3 	rbit	r3, r3
 80033dc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80033e0:	2302      	movs	r3, #2
 80033e2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80033e6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80033ea:	fa93 f3a3 	rbit	r3, r3
 80033ee:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80033f2:	4b3b      	ldr	r3, [pc, #236]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	2202      	movs	r2, #2
 80033f8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80033fc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003400:	fa92 f2a2 	rbit	r2, r2
 8003404:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003408:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800340c:	fab2 f282 	clz	r2, r2
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	f042 0220 	orr.w	r2, r2, #32
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	f002 021f 	and.w	r2, r2, #31
 800341c:	2101      	movs	r1, #1
 800341e:	fa01 f202 	lsl.w	r2, r1, r2
 8003422:	4013      	ands	r3, r2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0af      	beq.n	8003388 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003428:	4b2d      	ldr	r3, [pc, #180]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003430:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003434:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	21f8      	movs	r1, #248	; 0xf8
 800343e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003446:	fa91 f1a1 	rbit	r1, r1
 800344a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800344e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003452:	fab1 f181 	clz	r1, r1
 8003456:	b2c9      	uxtb	r1, r1
 8003458:	408b      	lsls	r3, r1
 800345a:	4921      	ldr	r1, [pc, #132]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	600b      	str	r3, [r1, #0]
 8003460:	e06d      	b.n	800353e <HAL_RCC_OscConfig+0x62e>
 8003462:	2301      	movs	r3, #1
 8003464:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003468:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003474:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003478:	fab3 f383 	clz	r3, r3
 800347c:	b2db      	uxtb	r3, r3
 800347e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003482:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	461a      	mov	r2, r3
 800348a:	2300      	movs	r3, #0
 800348c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348e:	f7fe f863 	bl	8001558 <HAL_GetTick>
 8003492:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003498:	f7fe f85e 	bl	8001558 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d902      	bls.n	80034ae <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	f000 bd7e 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 80034ae:	2302      	movs	r3, #2
 80034b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80034c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c4:	fab3 f383 	clz	r3, r3
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d105      	bne.n	80034e4 <HAL_RCC_OscConfig+0x5d4>
 80034d8:	4b01      	ldr	r3, [pc, #4]	; (80034e0 <HAL_RCC_OscConfig+0x5d0>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	e016      	b.n	800350c <HAL_RCC_OscConfig+0x5fc>
 80034de:	bf00      	nop
 80034e0:	40021000 	.word	0x40021000
 80034e4:	2302      	movs	r3, #2
 80034e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034ee:	fa93 f3a3 	rbit	r3, r3
 80034f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80034f6:	2302      	movs	r3, #2
 80034f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80034fc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003508:	4bbf      	ldr	r3, [pc, #764]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	2202      	movs	r2, #2
 800350e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003512:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003516:	fa92 f2a2 	rbit	r2, r2
 800351a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800351e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003522:	fab2 f282 	clz	r2, r2
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	f042 0220 	orr.w	r2, r2, #32
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	f002 021f 	and.w	r2, r2, #31
 8003532:	2101      	movs	r1, #1
 8003534:	fa01 f202 	lsl.w	r2, r1, r2
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1ac      	bne.n	8003498 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800353e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003542:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	f000 8113 	beq.w	800377a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003554:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003558:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d07c      	beq.n	800365e <HAL_RCC_OscConfig+0x74e>
 8003564:	2301      	movs	r3, #1
 8003566:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800356e:	fa93 f3a3 	rbit	r3, r3
 8003572:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003576:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	4ba2      	ldr	r3, [pc, #648]	; (800380c <HAL_RCC_OscConfig+0x8fc>)
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	461a      	mov	r2, r3
 800358a:	2301      	movs	r3, #1
 800358c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358e:	f7fd ffe3 	bl	8001558 <HAL_GetTick>
 8003592:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003596:	e00a      	b.n	80035ae <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003598:	f7fd ffde 	bl	8001558 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d902      	bls.n	80035ae <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	f000 bcfe 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 80035ae:	2302      	movs	r3, #2
 80035b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035b8:	fa93 f2a3 	rbit	r2, r3
 80035bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035ce:	2202      	movs	r2, #2
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	fa93 f2a3 	rbit	r2, r3
 80035e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035f2:	2202      	movs	r2, #2
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	fa93 f2a3 	rbit	r2, r3
 8003604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003608:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800360c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800360e:	4b7e      	ldr	r3, [pc, #504]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 8003610:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003616:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800361a:	2102      	movs	r1, #2
 800361c:	6019      	str	r1, [r3, #0]
 800361e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003622:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	fa93 f1a3 	rbit	r1, r3
 800362c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003630:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003634:	6019      	str	r1, [r3, #0]
  return result;
 8003636:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800363a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	fab3 f383 	clz	r3, r3
 8003644:	b2db      	uxtb	r3, r3
 8003646:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800364a:	b2db      	uxtb	r3, r3
 800364c:	f003 031f 	and.w	r3, r3, #31
 8003650:	2101      	movs	r1, #1
 8003652:	fa01 f303 	lsl.w	r3, r1, r3
 8003656:	4013      	ands	r3, r2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d09d      	beq.n	8003598 <HAL_RCC_OscConfig+0x688>
 800365c:	e08d      	b.n	800377a <HAL_RCC_OscConfig+0x86a>
 800365e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003662:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003666:	2201      	movs	r2, #1
 8003668:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800366e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	fa93 f2a3 	rbit	r2, r3
 8003678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800367c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003680:	601a      	str	r2, [r3, #0]
  return result;
 8003682:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003686:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800368a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
 8003694:	4b5d      	ldr	r3, [pc, #372]	; (800380c <HAL_RCC_OscConfig+0x8fc>)
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	461a      	mov	r2, r3
 800369c:	2300      	movs	r3, #0
 800369e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a0:	f7fd ff5a 	bl	8001558 <HAL_GetTick>
 80036a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	e00a      	b.n	80036c0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036aa:	f7fd ff55 	bl	8001558 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d902      	bls.n	80036c0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	f000 bc75 	b.w	8003faa <HAL_RCC_OscConfig+0x109a>
 80036c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036c4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80036c8:	2202      	movs	r2, #2
 80036ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036d0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	fa93 f2a3 	rbit	r2, r3
 80036da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036de:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80036ec:	2202      	movs	r2, #2
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	fa93 f2a3 	rbit	r2, r3
 80036fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003702:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800370c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003710:	2202      	movs	r2, #2
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003718:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	fa93 f2a3 	rbit	r2, r3
 8003722:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003726:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800372a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372c:	4b36      	ldr	r3, [pc, #216]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 800372e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003730:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003734:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003738:	2102      	movs	r1, #2
 800373a:	6019      	str	r1, [r3, #0]
 800373c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003740:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	fa93 f1a3 	rbit	r1, r3
 800374a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800374e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003752:	6019      	str	r1, [r3, #0]
  return result;
 8003754:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003758:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	fab3 f383 	clz	r3, r3
 8003762:	b2db      	uxtb	r3, r3
 8003764:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003768:	b2db      	uxtb	r3, r3
 800376a:	f003 031f 	and.w	r3, r3, #31
 800376e:	2101      	movs	r1, #1
 8003770:	fa01 f303 	lsl.w	r3, r1, r3
 8003774:	4013      	ands	r3, r2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d197      	bne.n	80036aa <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800377e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0304 	and.w	r3, r3, #4
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 81a5 	beq.w	8003ada <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003790:	2300      	movs	r3, #0
 8003792:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003796:	4b1c      	ldr	r3, [pc, #112]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d116      	bne.n	80037d0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a2:	4b19      	ldr	r3, [pc, #100]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	4a18      	ldr	r2, [pc, #96]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 80037a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ac:	61d3      	str	r3, [r2, #28]
 80037ae:	4b16      	ldr	r3, [pc, #88]	; (8003808 <HAL_RCC_OscConfig+0x8f8>)
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80037b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037c8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80037ca:	2301      	movs	r3, #1
 80037cc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d0:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <HAL_RCC_OscConfig+0x900>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d121      	bne.n	8003820 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037dc:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <HAL_RCC_OscConfig+0x900>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a0b      	ldr	r2, [pc, #44]	; (8003810 <HAL_RCC_OscConfig+0x900>)
 80037e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e8:	f7fd feb6 	bl	8001558 <HAL_GetTick>
 80037ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f0:	e010      	b.n	8003814 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f2:	f7fd feb1 	bl	8001558 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b64      	cmp	r3, #100	; 0x64
 8003800:	d908      	bls.n	8003814 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e3d1      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 8003806:	bf00      	nop
 8003808:	40021000 	.word	0x40021000
 800380c:	10908120 	.word	0x10908120
 8003810:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003814:	4b8d      	ldr	r3, [pc, #564]	; (8003a4c <HAL_RCC_OscConfig+0xb3c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0e8      	beq.n	80037f2 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003820:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003824:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x92e>
 8003830:	4b87      	ldr	r3, [pc, #540]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4a86      	ldr	r2, [pc, #536]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6213      	str	r3, [r2, #32]
 800383c:	e035      	b.n	80038aa <HAL_RCC_OscConfig+0x99a>
 800383e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003842:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10c      	bne.n	8003868 <HAL_RCC_OscConfig+0x958>
 800384e:	4b80      	ldr	r3, [pc, #512]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	4a7f      	ldr	r2, [pc, #508]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	6213      	str	r3, [r2, #32]
 800385a:	4b7d      	ldr	r3, [pc, #500]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	4a7c      	ldr	r2, [pc, #496]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003860:	f023 0304 	bic.w	r3, r3, #4
 8003864:	6213      	str	r3, [r2, #32]
 8003866:	e020      	b.n	80038aa <HAL_RCC_OscConfig+0x99a>
 8003868:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800386c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2b05      	cmp	r3, #5
 8003876:	d10c      	bne.n	8003892 <HAL_RCC_OscConfig+0x982>
 8003878:	4b75      	ldr	r3, [pc, #468]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	4a74      	ldr	r2, [pc, #464]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 800387e:	f043 0304 	orr.w	r3, r3, #4
 8003882:	6213      	str	r3, [r2, #32]
 8003884:	4b72      	ldr	r3, [pc, #456]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	4a71      	ldr	r2, [pc, #452]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 800388a:	f043 0301 	orr.w	r3, r3, #1
 800388e:	6213      	str	r3, [r2, #32]
 8003890:	e00b      	b.n	80038aa <HAL_RCC_OscConfig+0x99a>
 8003892:	4b6f      	ldr	r3, [pc, #444]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	4a6e      	ldr	r2, [pc, #440]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003898:	f023 0301 	bic.w	r3, r3, #1
 800389c:	6213      	str	r3, [r2, #32]
 800389e:	4b6c      	ldr	r3, [pc, #432]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	4a6b      	ldr	r2, [pc, #428]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 80038a4:	f023 0304 	bic.w	r3, r3, #4
 80038a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 8081 	beq.w	80039be <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038bc:	f7fd fe4c 	bl	8001558 <HAL_GetTick>
 80038c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c4:	e00b      	b.n	80038de <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038c6:	f7fd fe47 	bl	8001558 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e365      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 80038de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038e2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80038e6:	2202      	movs	r2, #2
 80038e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038ee:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	fa93 f2a3 	rbit	r2, r3
 80038f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038fc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003906:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800390a:	2202      	movs	r2, #2
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003912:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	fa93 f2a3 	rbit	r2, r3
 800391c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003920:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003924:	601a      	str	r2, [r3, #0]
  return result;
 8003926:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800392a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800392e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003930:	fab3 f383 	clz	r3, r3
 8003934:	b2db      	uxtb	r3, r3
 8003936:	095b      	lsrs	r3, r3, #5
 8003938:	b2db      	uxtb	r3, r3
 800393a:	f043 0302 	orr.w	r3, r3, #2
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d102      	bne.n	800394a <HAL_RCC_OscConfig+0xa3a>
 8003944:	4b42      	ldr	r3, [pc, #264]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	e013      	b.n	8003972 <HAL_RCC_OscConfig+0xa62>
 800394a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800394e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003952:	2202      	movs	r2, #2
 8003954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800395a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	fa93 f2a3 	rbit	r2, r3
 8003964:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003968:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	4b38      	ldr	r3, [pc, #224]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003976:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800397a:	2102      	movs	r1, #2
 800397c:	6011      	str	r1, [r2, #0]
 800397e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003982:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	fa92 f1a2 	rbit	r1, r2
 800398c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003990:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003994:	6011      	str	r1, [r2, #0]
  return result;
 8003996:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800399a:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	fab2 f282 	clz	r2, r2
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	f002 021f 	and.w	r2, r2, #31
 80039b0:	2101      	movs	r1, #1
 80039b2:	fa01 f202 	lsl.w	r2, r1, r2
 80039b6:	4013      	ands	r3, r2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d084      	beq.n	80038c6 <HAL_RCC_OscConfig+0x9b6>
 80039bc:	e083      	b.n	8003ac6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039be:	f7fd fdcb 	bl	8001558 <HAL_GetTick>
 80039c2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039c6:	e00b      	b.n	80039e0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039c8:	f7fd fdc6 	bl	8001558 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d8:	4293      	cmp	r3, r2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e2e4      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 80039e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039e4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80039e8:	2202      	movs	r2, #2
 80039ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039f0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	fa93 f2a3 	rbit	r2, r3
 80039fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039fe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a08:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a14:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	fa93 f2a3 	rbit	r2, r3
 8003a1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a22:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003a26:	601a      	str	r2, [r3, #0]
  return result;
 8003a28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a2c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003a30:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a32:	fab3 f383 	clz	r3, r3
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	095b      	lsrs	r3, r3, #5
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	f043 0302 	orr.w	r3, r3, #2
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d106      	bne.n	8003a54 <HAL_RCC_OscConfig+0xb44>
 8003a46:	4b02      	ldr	r3, [pc, #8]	; (8003a50 <HAL_RCC_OscConfig+0xb40>)
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	e017      	b.n	8003a7c <HAL_RCC_OscConfig+0xb6c>
 8003a4c:	40007000 	.word	0x40007000
 8003a50:	40021000 	.word	0x40021000
 8003a54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a58:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a64:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	fa93 f2a3 	rbit	r2, r3
 8003a6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a72:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	4bb3      	ldr	r3, [pc, #716]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a80:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a84:	2102      	movs	r1, #2
 8003a86:	6011      	str	r1, [r2, #0]
 8003a88:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a8c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	fa92 f1a2 	rbit	r1, r2
 8003a96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a9a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003a9e:	6011      	str	r1, [r2, #0]
  return result;
 8003aa0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003aa4:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	fab2 f282 	clz	r2, r2
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	f002 021f 	and.w	r2, r2, #31
 8003aba:	2101      	movs	r1, #1
 8003abc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d180      	bne.n	80039c8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ac6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d105      	bne.n	8003ada <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ace:	4b9e      	ldr	r3, [pc, #632]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	4a9d      	ldr	r2, [pc, #628]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ada:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ade:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 825e 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aec:	4b96      	ldr	r3, [pc, #600]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f003 030c 	and.w	r3, r3, #12
 8003af4:	2b08      	cmp	r3, #8
 8003af6:	f000 821f 	beq.w	8003f38 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003afe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	f040 8170 	bne.w	8003dec <HAL_RCC_OscConfig+0xedc>
 8003b0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b10:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003b14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b1e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	fa93 f2a3 	rbit	r2, r3
 8003b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b2c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b30:	601a      	str	r2, [r3, #0]
  return result;
 8003b32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b36:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b3a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003b46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	2300      	movs	r3, #0
 8003b50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b52:	f7fd fd01 	bl	8001558 <HAL_GetTick>
 8003b56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5a:	e009      	b.n	8003b70 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fd fcfc 	bl	8001558 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e21c      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 8003b70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b74:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b82:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	fa93 f2a3 	rbit	r2, r3
 8003b8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b90:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b94:	601a      	str	r2, [r3, #0]
  return result;
 8003b96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b9a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b9e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d102      	bne.n	8003bba <HAL_RCC_OscConfig+0xcaa>
 8003bb4:	4b64      	ldr	r3, [pc, #400]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	e027      	b.n	8003c0a <HAL_RCC_OscConfig+0xcfa>
 8003bba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bbe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003bc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bcc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	fa93 f2a3 	rbit	r2, r3
 8003bd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bda:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003be4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003be8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bf2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	fa93 f2a3 	rbit	r2, r3
 8003bfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c00:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	4b50      	ldr	r3, [pc, #320]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c0e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003c12:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c16:	6011      	str	r1, [r2, #0]
 8003c18:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c1c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003c20:	6812      	ldr	r2, [r2, #0]
 8003c22:	fa92 f1a2 	rbit	r1, r2
 8003c26:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c2a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003c2e:	6011      	str	r1, [r2, #0]
  return result;
 8003c30:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c34:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003c38:	6812      	ldr	r2, [r2, #0]
 8003c3a:	fab2 f282 	clz	r2, r2
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	f042 0220 	orr.w	r2, r2, #32
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	f002 021f 	and.w	r2, r2, #31
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c50:	4013      	ands	r3, r2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d182      	bne.n	8003b5c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c56:	4b3c      	ldr	r3, [pc, #240]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	f023 020f 	bic.w	r2, r3, #15
 8003c5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c62:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	4937      	ldr	r1, [pc, #220]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003c70:	4b35      	ldr	r3, [pc, #212]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003c78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6a19      	ldr	r1, [r3, #32]
 8003c84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c88:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	430b      	orrs	r3, r1
 8003c92:	492d      	ldr	r1, [pc, #180]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]
 8003c98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c9c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003ca0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003ca4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003caa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	fa93 f2a3 	rbit	r2, r3
 8003cb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cb8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003cbc:	601a      	str	r2, [r3, #0]
  return result;
 8003cbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cc2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003cc6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2301      	movs	r3, #1
 8003cdc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7fd fc3b 	bl	8001558 <HAL_GetTick>
 8003ce2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ce6:	e009      	b.n	8003cfc <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce8:	f7fd fc36 	bl	8001558 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e156      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 8003cfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d00:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003d04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d0e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	fa93 f2a3 	rbit	r2, r3
 8003d18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003d20:	601a      	str	r2, [r3, #0]
  return result;
 8003d22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d26:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003d2a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d2c:	fab3 f383 	clz	r3, r3
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d105      	bne.n	8003d4c <HAL_RCC_OscConfig+0xe3c>
 8003d40:	4b01      	ldr	r3, [pc, #4]	; (8003d48 <HAL_RCC_OscConfig+0xe38>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	e02a      	b.n	8003d9c <HAL_RCC_OscConfig+0xe8c>
 8003d46:	bf00      	nop
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d50:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003d54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d5e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	fa93 f2a3 	rbit	r2, r3
 8003d68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d6c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d76:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d84:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	fa93 f2a3 	rbit	r2, r3
 8003d8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d92:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	4b86      	ldr	r3, [pc, #536]	; (8003fb4 <HAL_RCC_OscConfig+0x10a4>)
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003da0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003da4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003da8:	6011      	str	r1, [r2, #0]
 8003daa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003dae:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	fa92 f1a2 	rbit	r1, r2
 8003db8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003dbc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003dc0:	6011      	str	r1, [r2, #0]
  return result;
 8003dc2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003dc6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	fab2 f282 	clz	r2, r2
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	f042 0220 	orr.w	r2, r2, #32
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	f002 021f 	and.w	r2, r2, #31
 8003ddc:	2101      	movs	r1, #1
 8003dde:	fa01 f202 	lsl.w	r2, r1, r2
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f43f af7f 	beq.w	8003ce8 <HAL_RCC_OscConfig+0xdd8>
 8003dea:	e0dd      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1098>
 8003dec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003df0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003df4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003df8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dfe:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	fa93 f2a3 	rbit	r2, r3
 8003e08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e0c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003e10:	601a      	str	r2, [r3, #0]
  return result;
 8003e12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e16:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003e1a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e1c:	fab3 f383 	clz	r3, r3
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	2300      	movs	r3, #0
 8003e30:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fd fb91 	bl	8001558 <HAL_GetTick>
 8003e36:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e3a:	e009      	b.n	8003e50 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fd fb8c 	bl	8001558 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e0ac      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
 8003e50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e54:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e62:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	fa93 f2a3 	rbit	r2, r3
 8003e6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e70:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e74:	601a      	str	r2, [r3, #0]
  return result;
 8003e76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e7a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e7e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e80:	fab3 f383 	clz	r3, r3
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d102      	bne.n	8003e9a <HAL_RCC_OscConfig+0xf8a>
 8003e94:	4b47      	ldr	r3, [pc, #284]	; (8003fb4 <HAL_RCC_OscConfig+0x10a4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	e027      	b.n	8003eea <HAL_RCC_OscConfig+0xfda>
 8003e9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e9e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003ea2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ea6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eac:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	fa93 f2a3 	rbit	r2, r3
 8003eb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eba:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ec4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ec8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ed2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	fa93 f2a3 	rbit	r2, r3
 8003edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ee0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	4b33      	ldr	r3, [pc, #204]	; (8003fb4 <HAL_RCC_OscConfig+0x10a4>)
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003eee:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003ef2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ef6:	6011      	str	r1, [r2, #0]
 8003ef8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003efc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003f00:	6812      	ldr	r2, [r2, #0]
 8003f02:	fa92 f1a2 	rbit	r1, r2
 8003f06:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f0a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003f0e:	6011      	str	r1, [r2, #0]
  return result;
 8003f10:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f14:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003f18:	6812      	ldr	r2, [r2, #0]
 8003f1a:	fab2 f282 	clz	r2, r2
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	f042 0220 	orr.w	r2, r2, #32
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	f002 021f 	and.w	r2, r2, #31
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f30:	4013      	ands	r3, r2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d182      	bne.n	8003e3c <HAL_RCC_OscConfig+0xf2c>
 8003f36:	e037      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e02e      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f4c:	4b19      	ldr	r3, [pc, #100]	; (8003fb4 <HAL_RCC_OscConfig+0x10a4>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003f54:	4b17      	ldr	r3, [pc, #92]	; (8003fb4 <HAL_RCC_OscConfig+0x10a4>)
 8003f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f58:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003f60:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003f64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f68:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d117      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003f74:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003f78:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d10b      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003f8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f90:	f003 020f 	and.w	r2, r3, #15
 8003f94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40021000 	.word	0x40021000

08003fb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b09e      	sub	sp, #120	; 0x78
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e162      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd0:	4b90      	ldr	r3, [pc, #576]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d910      	bls.n	8004000 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fde:	4b8d      	ldr	r3, [pc, #564]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f023 0207 	bic.w	r2, r3, #7
 8003fe6:	498b      	ldr	r1, [pc, #556]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fee:	4b89      	ldr	r3, [pc, #548]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d001      	beq.n	8004000 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e14a      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800400c:	4b82      	ldr	r3, [pc, #520]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	497f      	ldr	r1, [pc, #508]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 800401a:	4313      	orrs	r3, r2
 800401c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80dc 	beq.w	80041e4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d13c      	bne.n	80040ae <HAL_RCC_ClockConfig+0xf6>
 8004034:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004038:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800403c:	fa93 f3a3 	rbit	r3, r3
 8004040:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004044:	fab3 f383 	clz	r3, r3
 8004048:	b2db      	uxtb	r3, r3
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	b2db      	uxtb	r3, r3
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b01      	cmp	r3, #1
 8004056:	d102      	bne.n	800405e <HAL_RCC_ClockConfig+0xa6>
 8004058:	4b6f      	ldr	r3, [pc, #444]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	e00f      	b.n	800407e <HAL_RCC_ClockConfig+0xc6>
 800405e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004062:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	667b      	str	r3, [r7, #100]	; 0x64
 800406c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004070:	663b      	str	r3, [r7, #96]	; 0x60
 8004072:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004074:	fa93 f3a3 	rbit	r3, r3
 8004078:	65fb      	str	r3, [r7, #92]	; 0x5c
 800407a:	4b67      	ldr	r3, [pc, #412]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004082:	65ba      	str	r2, [r7, #88]	; 0x58
 8004084:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004086:	fa92 f2a2 	rbit	r2, r2
 800408a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800408c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800408e:	fab2 f282 	clz	r2, r2
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	f042 0220 	orr.w	r2, r2, #32
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	f002 021f 	and.w	r2, r2, #31
 800409e:	2101      	movs	r1, #1
 80040a0:	fa01 f202 	lsl.w	r2, r1, r2
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d17b      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e0f3      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d13c      	bne.n	8004130 <HAL_RCC_ClockConfig+0x178>
 80040b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040be:	fa93 f3a3 	rbit	r3, r3
 80040c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80040c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c6:	fab3 f383 	clz	r3, r3
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d102      	bne.n	80040e0 <HAL_RCC_ClockConfig+0x128>
 80040da:	4b4f      	ldr	r3, [pc, #316]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	e00f      	b.n	8004100 <HAL_RCC_ClockConfig+0x148>
 80040e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040e8:	fa93 f3a3 	rbit	r3, r3
 80040ec:	647b      	str	r3, [r7, #68]	; 0x44
 80040ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040f2:	643b      	str	r3, [r7, #64]	; 0x40
 80040f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040f6:	fa93 f3a3 	rbit	r3, r3
 80040fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040fc:	4b46      	ldr	r3, [pc, #280]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004104:	63ba      	str	r2, [r7, #56]	; 0x38
 8004106:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004108:	fa92 f2a2 	rbit	r2, r2
 800410c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800410e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004110:	fab2 f282 	clz	r2, r2
 8004114:	b2d2      	uxtb	r2, r2
 8004116:	f042 0220 	orr.w	r2, r2, #32
 800411a:	b2d2      	uxtb	r2, r2
 800411c:	f002 021f 	and.w	r2, r2, #31
 8004120:	2101      	movs	r1, #1
 8004122:	fa01 f202 	lsl.w	r2, r1, r2
 8004126:	4013      	ands	r3, r2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d13a      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0b2      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
 8004130:	2302      	movs	r3, #2
 8004132:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004136:	fa93 f3a3 	rbit	r3, r3
 800413a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800413c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800413e:	fab3 f383 	clz	r3, r3
 8004142:	b2db      	uxtb	r3, r3
 8004144:	095b      	lsrs	r3, r3, #5
 8004146:	b2db      	uxtb	r3, r3
 8004148:	f043 0301 	orr.w	r3, r3, #1
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b01      	cmp	r3, #1
 8004150:	d102      	bne.n	8004158 <HAL_RCC_ClockConfig+0x1a0>
 8004152:	4b31      	ldr	r3, [pc, #196]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	e00d      	b.n	8004174 <HAL_RCC_ClockConfig+0x1bc>
 8004158:	2302      	movs	r3, #2
 800415a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800415e:	fa93 f3a3 	rbit	r3, r3
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
 8004164:	2302      	movs	r3, #2
 8004166:	623b      	str	r3, [r7, #32]
 8004168:	6a3b      	ldr	r3, [r7, #32]
 800416a:	fa93 f3a3 	rbit	r3, r3
 800416e:	61fb      	str	r3, [r7, #28]
 8004170:	4b29      	ldr	r3, [pc, #164]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	2202      	movs	r2, #2
 8004176:	61ba      	str	r2, [r7, #24]
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	fa92 f2a2 	rbit	r2, r2
 800417e:	617a      	str	r2, [r7, #20]
  return result;
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	fab2 f282 	clz	r2, r2
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	f042 0220 	orr.w	r2, r2, #32
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	f002 021f 	and.w	r2, r2, #31
 8004192:	2101      	movs	r1, #1
 8004194:	fa01 f202 	lsl.w	r2, r1, r2
 8004198:	4013      	ands	r3, r2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e079      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041a2:	4b1d      	ldr	r3, [pc, #116]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f023 0203 	bic.w	r2, r3, #3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	491a      	ldr	r1, [pc, #104]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041b4:	f7fd f9d0 	bl	8001558 <HAL_GetTick>
 80041b8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041bc:	f7fd f9cc 	bl	8001558 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e061      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d2:	4b11      	ldr	r3, [pc, #68]	; (8004218 <HAL_RCC_ClockConfig+0x260>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 020c 	and.w	r2, r3, #12
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d1eb      	bne.n	80041bc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041e4:	4b0b      	ldr	r3, [pc, #44]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d214      	bcs.n	800421c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f2:	4b08      	ldr	r3, [pc, #32]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f023 0207 	bic.w	r2, r3, #7
 80041fa:	4906      	ldr	r1, [pc, #24]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	4313      	orrs	r3, r2
 8004200:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004202:	4b04      	ldr	r3, [pc, #16]	; (8004214 <HAL_RCC_ClockConfig+0x25c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0307 	and.w	r3, r3, #7
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	429a      	cmp	r2, r3
 800420e:	d005      	beq.n	800421c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e040      	b.n	8004296 <HAL_RCC_ClockConfig+0x2de>
 8004214:	40022000 	.word	0x40022000
 8004218:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004228:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <HAL_RCC_ClockConfig+0x2e8>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	491a      	ldr	r1, [pc, #104]	; (80042a0 <HAL_RCC_ClockConfig+0x2e8>)
 8004236:	4313      	orrs	r3, r2
 8004238:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d009      	beq.n	800425a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004246:	4b16      	ldr	r3, [pc, #88]	; (80042a0 <HAL_RCC_ClockConfig+0x2e8>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	4912      	ldr	r1, [pc, #72]	; (80042a0 <HAL_RCC_ClockConfig+0x2e8>)
 8004256:	4313      	orrs	r3, r2
 8004258:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800425a:	f000 f829 	bl	80042b0 <HAL_RCC_GetSysClockFreq>
 800425e:	4601      	mov	r1, r0
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_RCC_ClockConfig+0x2e8>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004268:	22f0      	movs	r2, #240	; 0xf0
 800426a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	fa92 f2a2 	rbit	r2, r2
 8004272:	60fa      	str	r2, [r7, #12]
  return result;
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	fab2 f282 	clz	r2, r2
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	40d3      	lsrs	r3, r2
 800427e:	4a09      	ldr	r2, [pc, #36]	; (80042a4 <HAL_RCC_ClockConfig+0x2ec>)
 8004280:	5cd3      	ldrb	r3, [r2, r3]
 8004282:	fa21 f303 	lsr.w	r3, r1, r3
 8004286:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <HAL_RCC_ClockConfig+0x2f0>)
 8004288:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800428a:	4b08      	ldr	r3, [pc, #32]	; (80042ac <HAL_RCC_ClockConfig+0x2f4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f7fd f91e 	bl	80014d0 <HAL_InitTick>
  
  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3778      	adds	r7, #120	; 0x78
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40021000 	.word	0x40021000
 80042a4:	0800698c 	.word	0x0800698c
 80042a8:	20000000 	.word	0x20000000
 80042ac:	20000004 	.word	0x20000004

080042b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b08b      	sub	sp, #44	; 0x2c
 80042b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
 80042ba:	2300      	movs	r3, #0
 80042bc:	61bb      	str	r3, [r7, #24]
 80042be:	2300      	movs	r3, #0
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
 80042c2:	2300      	movs	r3, #0
 80042c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80042ca:	4b2a      	ldr	r3, [pc, #168]	; (8004374 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d002      	beq.n	80042e0 <HAL_RCC_GetSysClockFreq+0x30>
 80042da:	2b08      	cmp	r3, #8
 80042dc:	d003      	beq.n	80042e6 <HAL_RCC_GetSysClockFreq+0x36>
 80042de:	e03f      	b.n	8004360 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042e0:	4b25      	ldr	r3, [pc, #148]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc8>)
 80042e2:	623b      	str	r3, [r7, #32]
      break;
 80042e4:	e03f      	b.n	8004366 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80042ec:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80042f0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	fa92 f2a2 	rbit	r2, r2
 80042f8:	607a      	str	r2, [r7, #4]
  return result;
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	fab2 f282 	clz	r2, r2
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	40d3      	lsrs	r3, r2
 8004304:	4a1d      	ldr	r2, [pc, #116]	; (800437c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004306:	5cd3      	ldrb	r3, [r2, r3]
 8004308:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800430a:	4b1a      	ldr	r3, [pc, #104]	; (8004374 <HAL_RCC_GetSysClockFreq+0xc4>)
 800430c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	220f      	movs	r2, #15
 8004314:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	fa92 f2a2 	rbit	r2, r2
 800431c:	60fa      	str	r2, [r7, #12]
  return result;
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	fab2 f282 	clz	r2, r2
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	40d3      	lsrs	r3, r2
 8004328:	4a15      	ldr	r2, [pc, #84]	; (8004380 <HAL_RCC_GetSysClockFreq+0xd0>)
 800432a:	5cd3      	ldrb	r3, [r2, r3]
 800432c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d008      	beq.n	800434a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004338:	4a0f      	ldr	r2, [pc, #60]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc8>)
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	fb02 f303 	mul.w	r3, r2, r3
 8004346:	627b      	str	r3, [r7, #36]	; 0x24
 8004348:	e007      	b.n	800435a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800434a:	4a0b      	ldr	r2, [pc, #44]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc8>)
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	fb02 f303 	mul.w	r3, r2, r3
 8004358:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800435a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435c:	623b      	str	r3, [r7, #32]
      break;
 800435e:	e002      	b.n	8004366 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004360:	4b05      	ldr	r3, [pc, #20]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004362:	623b      	str	r3, [r7, #32]
      break;
 8004364:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004366:	6a3b      	ldr	r3, [r7, #32]
}
 8004368:	4618      	mov	r0, r3
 800436a:	372c      	adds	r7, #44	; 0x2c
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	40021000 	.word	0x40021000
 8004378:	007a1200 	.word	0x007a1200
 800437c:	080069a4 	.word	0x080069a4
 8004380:	080069b4 	.word	0x080069b4

08004384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004384:	b480      	push	{r7}
 8004386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004388:	4b03      	ldr	r3, [pc, #12]	; (8004398 <HAL_RCC_GetHCLKFreq+0x14>)
 800438a:	681b      	ldr	r3, [r3, #0]
}
 800438c:	4618      	mov	r0, r3
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	20000000 	.word	0x20000000

0800439c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80043a2:	f7ff ffef 	bl	8004384 <HAL_RCC_GetHCLKFreq>
 80043a6:	4601      	mov	r1, r0
 80043a8:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043b0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80043b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	fa92 f2a2 	rbit	r2, r2
 80043bc:	603a      	str	r2, [r7, #0]
  return result;
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	fab2 f282 	clz	r2, r2
 80043c4:	b2d2      	uxtb	r2, r2
 80043c6:	40d3      	lsrs	r3, r2
 80043c8:	4a04      	ldr	r2, [pc, #16]	; (80043dc <HAL_RCC_GetPCLK1Freq+0x40>)
 80043ca:	5cd3      	ldrb	r3, [r2, r3]
 80043cc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40021000 	.word	0x40021000
 80043dc:	0800699c 	.word	0x0800699c

080043e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80043e6:	f7ff ffcd 	bl	8004384 <HAL_RCC_GetHCLKFreq>
 80043ea:	4601      	mov	r1, r0
 80043ec:	4b0b      	ldr	r3, [pc, #44]	; (800441c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80043f4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80043f8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	fa92 f2a2 	rbit	r2, r2
 8004400:	603a      	str	r2, [r7, #0]
  return result;
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	fab2 f282 	clz	r2, r2
 8004408:	b2d2      	uxtb	r2, r2
 800440a:	40d3      	lsrs	r3, r2
 800440c:	4a04      	ldr	r2, [pc, #16]	; (8004420 <HAL_RCC_GetPCLK2Freq+0x40>)
 800440e:	5cd3      	ldrb	r3, [r2, r3]
 8004410:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004414:	4618      	mov	r0, r3
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40021000 	.word	0x40021000
 8004420:	0800699c 	.word	0x0800699c

08004424 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b092      	sub	sp, #72	; 0x48
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004430:	2300      	movs	r3, #0
 8004432:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004434:	2300      	movs	r3, #0
 8004436:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 80d4 	beq.w	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004448:	4b4e      	ldr	r3, [pc, #312]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10e      	bne.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004454:	4b4b      	ldr	r3, [pc, #300]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	4a4a      	ldr	r2, [pc, #296]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800445e:	61d3      	str	r3, [r2, #28]
 8004460:	4b48      	ldr	r3, [pc, #288]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004468:	60bb      	str	r3, [r7, #8]
 800446a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800446c:	2301      	movs	r3, #1
 800446e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004472:	4b45      	ldr	r3, [pc, #276]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d118      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800447e:	4b42      	ldr	r3, [pc, #264]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a41      	ldr	r2, [pc, #260]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004488:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800448a:	f7fd f865 	bl	8001558 <HAL_GetTick>
 800448e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004490:	e008      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004492:	f7fd f861 	bl	8001558 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b64      	cmp	r3, #100	; 0x64
 800449e:	d901      	bls.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e1d6      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044a4:	4b38      	ldr	r3, [pc, #224]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0f0      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044b0:	4b34      	ldr	r3, [pc, #208]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f000 8084 	beq.w	80045ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d07c      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044d0:	4b2c      	ldr	r3, [pc, #176]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e2:	fa93 f3a3 	rbit	r3, r3
 80044e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80044e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044ea:	fab3 f383 	clz	r3, r3
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b26      	ldr	r3, [pc, #152]	; (800458c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80044f4:	4413      	add	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	461a      	mov	r2, r3
 80044fa:	2301      	movs	r3, #1
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004502:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004506:	fa93 f3a3 	rbit	r3, r3
 800450a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800450c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800450e:	fab3 f383 	clz	r3, r3
 8004512:	b2db      	uxtb	r3, r3
 8004514:	461a      	mov	r2, r3
 8004516:	4b1d      	ldr	r3, [pc, #116]	; (800458c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004518:	4413      	add	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	461a      	mov	r2, r3
 800451e:	2300      	movs	r3, #0
 8004520:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004522:	4a18      	ldr	r2, [pc, #96]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004526:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d04b      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004532:	f7fd f811 	bl	8001558 <HAL_GetTick>
 8004536:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004538:	e00a      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453a:	f7fd f80d 	bl	8001558 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f241 3288 	movw	r2, #5000	; 0x1388
 8004548:	4293      	cmp	r3, r2
 800454a:	d901      	bls.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e180      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004550:	2302      	movs	r3, #2
 8004552:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004556:	fa93 f3a3 	rbit	r3, r3
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
 800455c:	2302      	movs	r3, #2
 800455e:	623b      	str	r3, [r7, #32]
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	fa93 f3a3 	rbit	r3, r3
 8004566:	61fb      	str	r3, [r7, #28]
  return result;
 8004568:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	095b      	lsrs	r3, r3, #5
 8004572:	b2db      	uxtb	r3, r3
 8004574:	f043 0302 	orr.w	r3, r3, #2
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d108      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800457e:	4b01      	ldr	r3, [pc, #4]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	e00d      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004584:	40021000 	.word	0x40021000
 8004588:	40007000 	.word	0x40007000
 800458c:	10908100 	.word	0x10908100
 8004590:	2302      	movs	r3, #2
 8004592:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	4b9a      	ldr	r3, [pc, #616]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	2202      	movs	r2, #2
 80045a2:	613a      	str	r2, [r7, #16]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	fa92 f2a2 	rbit	r2, r2
 80045aa:	60fa      	str	r2, [r7, #12]
  return result;
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	fab2 f282 	clz	r2, r2
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	f002 021f 	and.w	r2, r2, #31
 80045be:	2101      	movs	r1, #1
 80045c0:	fa01 f202 	lsl.w	r2, r1, r2
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0b7      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80045ca:	4b8f      	ldr	r3, [pc, #572]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	498c      	ldr	r1, [pc, #560]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d105      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e4:	4b88      	ldr	r3, [pc, #544]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	4a87      	ldr	r2, [pc, #540]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d008      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045fc:	4b82      	ldr	r3, [pc, #520]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004600:	f023 0203 	bic.w	r2, r3, #3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	497f      	ldr	r1, [pc, #508]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800460a:	4313      	orrs	r3, r2
 800460c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d008      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800461a:	4b7b      	ldr	r3, [pc, #492]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	4978      	ldr	r1, [pc, #480]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004628:	4313      	orrs	r3, r2
 800462a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004638:	4b73      	ldr	r3, [pc, #460]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	4970      	ldr	r1, [pc, #448]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004646:	4313      	orrs	r3, r2
 8004648:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d008      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004656:	4b6c      	ldr	r3, [pc, #432]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	f023 0210 	bic.w	r2, r3, #16
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	4969      	ldr	r1, [pc, #420]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004664:	4313      	orrs	r3, r2
 8004666:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004674:	4b64      	ldr	r3, [pc, #400]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004680:	4961      	ldr	r1, [pc, #388]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004682:	4313      	orrs	r3, r2
 8004684:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468e:	2b00      	cmp	r3, #0
 8004690:	d008      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004692:	4b5d      	ldr	r3, [pc, #372]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	f023 0220 	bic.w	r2, r3, #32
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	495a      	ldr	r1, [pc, #360]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d008      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046b0:	4b55      	ldr	r3, [pc, #340]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046bc:	4952      	ldr	r1, [pc, #328]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d008      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046ce:	4b4e      	ldr	r3, [pc, #312]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	494b      	ldr	r1, [pc, #300]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0310 	and.w	r3, r3, #16
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d008      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046ec:	4b46      	ldr	r3, [pc, #280]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	4943      	ldr	r1, [pc, #268]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004706:	2b00      	cmp	r3, #0
 8004708:	d008      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800470a:	4b3f      	ldr	r3, [pc, #252]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004716:	493c      	ldr	r1, [pc, #240]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004718:	4313      	orrs	r3, r2
 800471a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004724:	2b00      	cmp	r3, #0
 8004726:	d008      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004728:	4b37      	ldr	r3, [pc, #220]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004734:	4934      	ldr	r1, [pc, #208]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004736:	4313      	orrs	r3, r2
 8004738:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d008      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004746:	4b30      	ldr	r3, [pc, #192]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004752:	492d      	ldr	r1, [pc, #180]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004754:	4313      	orrs	r3, r2
 8004756:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004764:	4b28      	ldr	r3, [pc, #160]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004768:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004770:	4925      	ldr	r1, [pc, #148]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004772:	4313      	orrs	r3, r2
 8004774:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004782:	4b21      	ldr	r3, [pc, #132]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	491e      	ldr	r1, [pc, #120]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004790:	4313      	orrs	r3, r2
 8004792:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d008      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80047a0:	4b19      	ldr	r3, [pc, #100]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ac:	4916      	ldr	r1, [pc, #88]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d008      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80047be:	4b12      	ldr	r3, [pc, #72]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ca:	490f      	ldr	r1, [pc, #60]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80047dc:	4b0a      	ldr	r3, [pc, #40]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e8:	4907      	ldr	r1, [pc, #28]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00c      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80047fa:	4b03      	ldr	r3, [pc, #12]	; (8004808 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	e002      	b.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004806:	bf00      	nop
 8004808:	40021000 	.word	0x40021000
 800480c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800480e:	4913      	ldr	r1, [pc, #76]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004810:	4313      	orrs	r3, r2
 8004812:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d008      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004820:	4b0e      	ldr	r3, [pc, #56]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004824:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800482c:	490b      	ldr	r1, [pc, #44]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800482e:	4313      	orrs	r3, r2
 8004830:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d008      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800483e:	4b07      	ldr	r3, [pc, #28]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800484a:	4904      	ldr	r1, [pc, #16]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800484c:	4313      	orrs	r3, r2
 800484e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3748      	adds	r7, #72	; 0x48
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000

08004860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e049      	b.n	8004906 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fc faea 	bl	8000e60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3304      	adds	r3, #4
 800489c:	4619      	mov	r1, r3
 800489e:	4610      	mov	r0, r2
 80048a0:	f000 fdb0 	bl	8005404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b082      	sub	sp, #8
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e049      	b.n	80049b4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d106      	bne.n	800493a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f7fc fab1 	bl	8000e9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2202      	movs	r2, #2
 800493e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	3304      	adds	r3, #4
 800494a:	4619      	mov	r1, r3
 800494c:	4610      	mov	r0, r2
 800494e:	f000 fd59 	bl	8005404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3708      	adds	r7, #8
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <HAL_TIM_PWM_Start+0x24>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	bf14      	ite	ne
 80049d8:	2301      	movne	r3, #1
 80049da:	2300      	moveq	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	e03c      	b.n	8004a5a <HAL_TIM_PWM_Start+0x9e>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d109      	bne.n	80049fa <HAL_TIM_PWM_Start+0x3e>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	bf14      	ite	ne
 80049f2:	2301      	movne	r3, #1
 80049f4:	2300      	moveq	r3, #0
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	e02f      	b.n	8004a5a <HAL_TIM_PWM_Start+0x9e>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d109      	bne.n	8004a14 <HAL_TIM_PWM_Start+0x58>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	bf14      	ite	ne
 8004a0c:	2301      	movne	r3, #1
 8004a0e:	2300      	moveq	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	e022      	b.n	8004a5a <HAL_TIM_PWM_Start+0x9e>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	2b0c      	cmp	r3, #12
 8004a18:	d109      	bne.n	8004a2e <HAL_TIM_PWM_Start+0x72>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	bf14      	ite	ne
 8004a26:	2301      	movne	r3, #1
 8004a28:	2300      	moveq	r3, #0
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	e015      	b.n	8004a5a <HAL_TIM_PWM_Start+0x9e>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b10      	cmp	r3, #16
 8004a32:	d109      	bne.n	8004a48 <HAL_TIM_PWM_Start+0x8c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	bf14      	ite	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	2300      	moveq	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e008      	b.n	8004a5a <HAL_TIM_PWM_Start+0x9e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	bf14      	ite	ne
 8004a54:	2301      	movne	r3, #1
 8004a56:	2300      	moveq	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e0a1      	b.n	8004ba6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_PWM_Start+0xb6>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a70:	e023      	b.n	8004aba <HAL_TIM_PWM_Start+0xfe>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_PWM_Start+0xc6>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a80:	e01b      	b.n	8004aba <HAL_TIM_PWM_Start+0xfe>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d104      	bne.n	8004a92 <HAL_TIM_PWM_Start+0xd6>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a90:	e013      	b.n	8004aba <HAL_TIM_PWM_Start+0xfe>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b0c      	cmp	r3, #12
 8004a96:	d104      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0xe6>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004aa0:	e00b      	b.n	8004aba <HAL_TIM_PWM_Start+0xfe>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b10      	cmp	r3, #16
 8004aa6:	d104      	bne.n	8004ab2 <HAL_TIM_PWM_Start+0xf6>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ab0:	e003      	b.n	8004aba <HAL_TIM_PWM_Start+0xfe>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	6839      	ldr	r1, [r7, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f001 fa00 	bl	8005ec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a38      	ldr	r2, [pc, #224]	; (8004bb0 <HAL_TIM_PWM_Start+0x1f4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d018      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x148>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a37      	ldr	r2, [pc, #220]	; (8004bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d013      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x148>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a35      	ldr	r2, [pc, #212]	; (8004bb8 <HAL_TIM_PWM_Start+0x1fc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00e      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x148>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a34      	ldr	r2, [pc, #208]	; (8004bbc <HAL_TIM_PWM_Start+0x200>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d009      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x148>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a32      	ldr	r2, [pc, #200]	; (8004bc0 <HAL_TIM_PWM_Start+0x204>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d004      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x148>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a31      	ldr	r2, [pc, #196]	; (8004bc4 <HAL_TIM_PWM_Start+0x208>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d101      	bne.n	8004b08 <HAL_TIM_PWM_Start+0x14c>
 8004b04:	2301      	movs	r3, #1
 8004b06:	e000      	b.n	8004b0a <HAL_TIM_PWM_Start+0x14e>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a23      	ldr	r2, [pc, #140]	; (8004bb0 <HAL_TIM_PWM_Start+0x1f4>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d01d      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b30:	d018      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a24      	ldr	r2, [pc, #144]	; (8004bc8 <HAL_TIM_PWM_Start+0x20c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d013      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a22      	ldr	r2, [pc, #136]	; (8004bcc <HAL_TIM_PWM_Start+0x210>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a1a      	ldr	r2, [pc, #104]	; (8004bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a18      	ldr	r2, [pc, #96]	; (8004bb8 <HAL_TIM_PWM_Start+0x1fc>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIM_PWM_Start+0x1a8>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a19      	ldr	r2, [pc, #100]	; (8004bc4 <HAL_TIM_PWM_Start+0x208>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d115      	bne.n	8004b90 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689a      	ldr	r2, [r3, #8]
 8004b6a:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <HAL_TIM_PWM_Start+0x214>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d015      	beq.n	8004ba2 <HAL_TIM_PWM_Start+0x1e6>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b7c:	d011      	beq.n	8004ba2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0201 	orr.w	r2, r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b8e:	e008      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0201 	orr.w	r2, r2, #1
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	e000      	b.n	8004ba4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	40012c00 	.word	0x40012c00
 8004bb4:	40013400 	.word	0x40013400
 8004bb8:	40014000 	.word	0x40014000
 8004bbc:	40014400 	.word	0x40014400
 8004bc0:	40014800 	.word	0x40014800
 8004bc4:	40015000 	.word	0x40015000
 8004bc8:	40000400 	.word	0x40000400
 8004bcc:	40000800 	.word	0x40000800
 8004bd0:	00010007 	.word	0x00010007

08004bd4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e049      	b.n	8004c7a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fc f9f4 	bl	8000fe8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3304      	adds	r3, #4
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f000 fbf6 	bl	8005404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b082      	sub	sp, #8
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d122      	bne.n	8004cde <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d11b      	bne.n	8004cde <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f06f 0202 	mvn.w	r2, #2
 8004cae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	699b      	ldr	r3, [r3, #24]
 8004cbc:	f003 0303 	and.w	r3, r3, #3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f7fb fdf5 	bl	80008b4 <HAL_TIM_IC_CaptureCallback>
 8004cca:	e005      	b.n	8004cd8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 fb7a 	bl	80053c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fb81 	bl	80053da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d122      	bne.n	8004d32 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d11b      	bne.n	8004d32 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f06f 0204 	mvn.w	r2, #4
 8004d02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2202      	movs	r2, #2
 8004d08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7fb fdcb 	bl	80008b4 <HAL_TIM_IC_CaptureCallback>
 8004d1e:	e005      	b.n	8004d2c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 fb50 	bl	80053c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fb57 	bl	80053da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d122      	bne.n	8004d86 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b08      	cmp	r3, #8
 8004d4c:	d11b      	bne.n	8004d86 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f06f 0208 	mvn.w	r2, #8
 8004d56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2204      	movs	r2, #4
 8004d5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	f003 0303 	and.w	r3, r3, #3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7fb fda1 	bl	80008b4 <HAL_TIM_IC_CaptureCallback>
 8004d72:	e005      	b.n	8004d80 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fb26 	bl	80053c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fb2d 	bl	80053da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	f003 0310 	and.w	r3, r3, #16
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d122      	bne.n	8004dda <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f003 0310 	and.w	r3, r3, #16
 8004d9e:	2b10      	cmp	r3, #16
 8004da0:	d11b      	bne.n	8004dda <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f06f 0210 	mvn.w	r2, #16
 8004daa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2208      	movs	r2, #8
 8004db0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69db      	ldr	r3, [r3, #28]
 8004db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d003      	beq.n	8004dc8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f7fb fd77 	bl	80008b4 <HAL_TIM_IC_CaptureCallback>
 8004dc6:	e005      	b.n	8004dd4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 fafc 	bl	80053c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fb03 	bl	80053da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d10e      	bne.n	8004e06 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d107      	bne.n	8004e06 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f06f 0201 	mvn.w	r2, #1
 8004dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fad6 	bl	80053b2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e10:	2b80      	cmp	r3, #128	; 0x80
 8004e12:	d10e      	bne.n	8004e32 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1e:	2b80      	cmp	r3, #128	; 0x80
 8004e20:	d107      	bne.n	8004e32 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f001 f98d 	bl	800614c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e40:	d10e      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e4c:	2b80      	cmp	r3, #128	; 0x80
 8004e4e:	d107      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f001 f980 	bl	8006160 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e6a:	2b40      	cmp	r3, #64	; 0x40
 8004e6c:	d10e      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e78:	2b40      	cmp	r3, #64	; 0x40
 8004e7a:	d107      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fab1 	bl	80053ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f003 0320 	and.w	r3, r3, #32
 8004e96:	2b20      	cmp	r3, #32
 8004e98:	d10e      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	d107      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0220 	mvn.w	r2, #32
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f001 f940 	bl	8006138 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eb8:	bf00      	nop
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d101      	bne.n	8004ede <HAL_TIM_IC_ConfigChannel+0x1e>
 8004eda:	2302      	movs	r3, #2
 8004edc:	e088      	b.n	8004ff0 <HAL_TIM_IC_ConfigChannel+0x130>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d11b      	bne.n	8004f24 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6818      	ldr	r0, [r3, #0]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	6819      	ldr	r1, [r3, #0]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f000 fe26 	bl	8005b4c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 020c 	bic.w	r2, r2, #12
 8004f0e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6999      	ldr	r1, [r3, #24]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	619a      	str	r2, [r3, #24]
 8004f22:	e060      	b.n	8004fe6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d11c      	bne.n	8004f64 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6818      	ldr	r0, [r3, #0]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	6819      	ldr	r1, [r3, #0]
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	f000 fea4 	bl	8005c86 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	699a      	ldr	r2, [r3, #24]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004f4c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	6999      	ldr	r1, [r3, #24]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	021a      	lsls	r2, r3, #8
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	619a      	str	r2, [r3, #24]
 8004f62:	e040      	b.n	8004fe6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d11b      	bne.n	8004fa2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6818      	ldr	r0, [r3, #0]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	6819      	ldr	r1, [r3, #0]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f000 fef1 	bl	8005d60 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	69da      	ldr	r2, [r3, #28]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 020c 	bic.w	r2, r2, #12
 8004f8c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69d9      	ldr	r1, [r3, #28]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	61da      	str	r2, [r3, #28]
 8004fa0:	e021      	b.n	8004fe6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b0c      	cmp	r3, #12
 8004fa6:	d11c      	bne.n	8004fe2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6819      	ldr	r1, [r3, #0]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	f000 ff0e 	bl	8005dd8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	69da      	ldr	r2, [r3, #28]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004fca:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	69d9      	ldr	r1, [r3, #28]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	021a      	lsls	r2, r3, #8
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	61da      	str	r2, [r3, #28]
 8004fe0:	e001      	b.n	8004fe6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005004:	2300      	movs	r3, #0
 8005006:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005012:	2302      	movs	r3, #2
 8005014:	e0ff      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b14      	cmp	r3, #20
 8005022:	f200 80f0 	bhi.w	8005206 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005026:	a201      	add	r2, pc, #4	; (adr r2, 800502c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502c:	08005081 	.word	0x08005081
 8005030:	08005207 	.word	0x08005207
 8005034:	08005207 	.word	0x08005207
 8005038:	08005207 	.word	0x08005207
 800503c:	080050c1 	.word	0x080050c1
 8005040:	08005207 	.word	0x08005207
 8005044:	08005207 	.word	0x08005207
 8005048:	08005207 	.word	0x08005207
 800504c:	08005103 	.word	0x08005103
 8005050:	08005207 	.word	0x08005207
 8005054:	08005207 	.word	0x08005207
 8005058:	08005207 	.word	0x08005207
 800505c:	08005143 	.word	0x08005143
 8005060:	08005207 	.word	0x08005207
 8005064:	08005207 	.word	0x08005207
 8005068:	08005207 	.word	0x08005207
 800506c:	08005185 	.word	0x08005185
 8005070:	08005207 	.word	0x08005207
 8005074:	08005207 	.word	0x08005207
 8005078:	08005207 	.word	0x08005207
 800507c:	080051c5 	.word	0x080051c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fa5a 	bl	8005540 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699a      	ldr	r2, [r3, #24]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f042 0208 	orr.w	r2, r2, #8
 800509a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0204 	bic.w	r2, r2, #4
 80050aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6999      	ldr	r1, [r3, #24]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	691a      	ldr	r2, [r3, #16]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	619a      	str	r2, [r3, #24]
      break;
 80050be:	e0a5      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 fad4 	bl	8005674 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6999      	ldr	r1, [r3, #24]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	021a      	lsls	r2, r3, #8
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	619a      	str	r2, [r3, #24]
      break;
 8005100:	e084      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68b9      	ldr	r1, [r7, #8]
 8005108:	4618      	mov	r0, r3
 800510a:	f000 fb47 	bl	800579c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69da      	ldr	r2, [r3, #28]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f042 0208 	orr.w	r2, r2, #8
 800511c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0204 	bic.w	r2, r2, #4
 800512c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	69d9      	ldr	r1, [r3, #28]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	61da      	str	r2, [r3, #28]
      break;
 8005140:	e064      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68b9      	ldr	r1, [r7, #8]
 8005148:	4618      	mov	r0, r3
 800514a:	f000 fbb9 	bl	80058c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69da      	ldr	r2, [r3, #28]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800515c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69da      	ldr	r2, [r3, #28]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800516c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	69d9      	ldr	r1, [r3, #28]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	021a      	lsls	r2, r3, #8
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	61da      	str	r2, [r3, #28]
      break;
 8005182:	e043      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fc08 	bl	80059a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0208 	orr.w	r2, r2, #8
 800519e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0204 	bic.w	r2, r2, #4
 80051ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	691a      	ldr	r2, [r3, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80051c2:	e023      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fc52 	bl	8005a74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	021a      	lsls	r2, r3, #8
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	430a      	orrs	r2, r1
 8005202:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005204:	e002      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	75fb      	strb	r3, [r7, #23]
      break;
 800520a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005214:	7dfb      	ldrb	r3, [r7, #23]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop

08005220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800522a:	2300      	movs	r3, #0
 800522c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_TIM_ConfigClockSource+0x1c>
 8005238:	2302      	movs	r3, #2
 800523a:	e0b6      	b.n	80053aa <HAL_TIM_ConfigClockSource+0x18a>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800525e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005266:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005278:	d03e      	beq.n	80052f8 <HAL_TIM_ConfigClockSource+0xd8>
 800527a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800527e:	f200 8087 	bhi.w	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005286:	f000 8086 	beq.w	8005396 <HAL_TIM_ConfigClockSource+0x176>
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528e:	d87f      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005290:	2b70      	cmp	r3, #112	; 0x70
 8005292:	d01a      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0xaa>
 8005294:	2b70      	cmp	r3, #112	; 0x70
 8005296:	d87b      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005298:	2b60      	cmp	r3, #96	; 0x60
 800529a:	d050      	beq.n	800533e <HAL_TIM_ConfigClockSource+0x11e>
 800529c:	2b60      	cmp	r3, #96	; 0x60
 800529e:	d877      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052a0:	2b50      	cmp	r3, #80	; 0x50
 80052a2:	d03c      	beq.n	800531e <HAL_TIM_ConfigClockSource+0xfe>
 80052a4:	2b50      	cmp	r3, #80	; 0x50
 80052a6:	d873      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052a8:	2b40      	cmp	r3, #64	; 0x40
 80052aa:	d058      	beq.n	800535e <HAL_TIM_ConfigClockSource+0x13e>
 80052ac:	2b40      	cmp	r3, #64	; 0x40
 80052ae:	d86f      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052b0:	2b30      	cmp	r3, #48	; 0x30
 80052b2:	d064      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052b4:	2b30      	cmp	r3, #48	; 0x30
 80052b6:	d86b      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052b8:	2b20      	cmp	r3, #32
 80052ba:	d060      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052bc:	2b20      	cmp	r3, #32
 80052be:	d867      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d05c      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052c4:	2b10      	cmp	r3, #16
 80052c6:	d05a      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052c8:	e062      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6818      	ldr	r0, [r3, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	6899      	ldr	r1, [r3, #8]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f000 fdd5 	bl	8005e88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80052ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68ba      	ldr	r2, [r7, #8]
 80052f4:	609a      	str	r2, [r3, #8]
      break;
 80052f6:	e04f      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6899      	ldr	r1, [r3, #8]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f000 fdbe 	bl	8005e88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800531a:	609a      	str	r2, [r3, #8]
      break;
 800531c:	e03c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	6859      	ldr	r1, [r3, #4]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	461a      	mov	r2, r3
 800532c:	f000 fc7c 	bl	8005c28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2150      	movs	r1, #80	; 0x50
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fd8b 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800533c:	e02c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	6859      	ldr	r1, [r3, #4]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	461a      	mov	r2, r3
 800534c:	f000 fcd8 	bl	8005d00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2160      	movs	r1, #96	; 0x60
 8005356:	4618      	mov	r0, r3
 8005358:	f000 fd7b 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800535c:	e01c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	6859      	ldr	r1, [r3, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	461a      	mov	r2, r3
 800536c:	f000 fc5c 	bl	8005c28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2140      	movs	r1, #64	; 0x40
 8005376:	4618      	mov	r0, r3
 8005378:	f000 fd6b 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800537c:	e00c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4619      	mov	r1, r3
 8005388:	4610      	mov	r0, r2
 800538a:	f000 fd62 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800538e:	e003      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
      break;
 8005394:	e000      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053e2:	bf00      	nop
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b083      	sub	sp, #12
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a42      	ldr	r2, [pc, #264]	; (8005520 <TIM_Base_SetConfig+0x11c>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d013      	beq.n	8005444 <TIM_Base_SetConfig+0x40>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005422:	d00f      	beq.n	8005444 <TIM_Base_SetConfig+0x40>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a3f      	ldr	r2, [pc, #252]	; (8005524 <TIM_Base_SetConfig+0x120>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d00b      	beq.n	8005444 <TIM_Base_SetConfig+0x40>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a3e      	ldr	r2, [pc, #248]	; (8005528 <TIM_Base_SetConfig+0x124>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d007      	beq.n	8005444 <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a3d      	ldr	r2, [pc, #244]	; (800552c <TIM_Base_SetConfig+0x128>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d003      	beq.n	8005444 <TIM_Base_SetConfig+0x40>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a3c      	ldr	r2, [pc, #240]	; (8005530 <TIM_Base_SetConfig+0x12c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d108      	bne.n	8005456 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800544a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a31      	ldr	r2, [pc, #196]	; (8005520 <TIM_Base_SetConfig+0x11c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01f      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005464:	d01b      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a2e      	ldr	r2, [pc, #184]	; (8005524 <TIM_Base_SetConfig+0x120>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d017      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2d      	ldr	r2, [pc, #180]	; (8005528 <TIM_Base_SetConfig+0x124>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d013      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2c      	ldr	r2, [pc, #176]	; (800552c <TIM_Base_SetConfig+0x128>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00f      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2c      	ldr	r2, [pc, #176]	; (8005534 <TIM_Base_SetConfig+0x130>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d00b      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	; (8005538 <TIM_Base_SetConfig+0x134>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d007      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2a      	ldr	r2, [pc, #168]	; (800553c <TIM_Base_SetConfig+0x138>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d003      	beq.n	800549e <TIM_Base_SetConfig+0x9a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a25      	ldr	r2, [pc, #148]	; (8005530 <TIM_Base_SetConfig+0x12c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d108      	bne.n	80054b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a12      	ldr	r2, [pc, #72]	; (8005520 <TIM_Base_SetConfig+0x11c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d013      	beq.n	8005504 <TIM_Base_SetConfig+0x100>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a13      	ldr	r2, [pc, #76]	; (800552c <TIM_Base_SetConfig+0x128>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00f      	beq.n	8005504 <TIM_Base_SetConfig+0x100>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a13      	ldr	r2, [pc, #76]	; (8005534 <TIM_Base_SetConfig+0x130>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00b      	beq.n	8005504 <TIM_Base_SetConfig+0x100>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a12      	ldr	r2, [pc, #72]	; (8005538 <TIM_Base_SetConfig+0x134>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d007      	beq.n	8005504 <TIM_Base_SetConfig+0x100>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a11      	ldr	r2, [pc, #68]	; (800553c <TIM_Base_SetConfig+0x138>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d003      	beq.n	8005504 <TIM_Base_SetConfig+0x100>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <TIM_Base_SetConfig+0x12c>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d103      	bne.n	800550c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	615a      	str	r2, [r3, #20]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40012c00 	.word	0x40012c00
 8005524:	40000400 	.word	0x40000400
 8005528:	40000800 	.word	0x40000800
 800552c:	40013400 	.word	0x40013400
 8005530:	40015000 	.word	0x40015000
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800

08005540 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	f023 0201 	bic.w	r2, r3, #1
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800556e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f023 0302 	bic.w	r3, r3, #2
 800558c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a30      	ldr	r2, [pc, #192]	; (800565c <TIM_OC1_SetConfig+0x11c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d013      	beq.n	80055c8 <TIM_OC1_SetConfig+0x88>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a2f      	ldr	r2, [pc, #188]	; (8005660 <TIM_OC1_SetConfig+0x120>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00f      	beq.n	80055c8 <TIM_OC1_SetConfig+0x88>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a2e      	ldr	r2, [pc, #184]	; (8005664 <TIM_OC1_SetConfig+0x124>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d00b      	beq.n	80055c8 <TIM_OC1_SetConfig+0x88>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a2d      	ldr	r2, [pc, #180]	; (8005668 <TIM_OC1_SetConfig+0x128>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d007      	beq.n	80055c8 <TIM_OC1_SetConfig+0x88>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a2c      	ldr	r2, [pc, #176]	; (800566c <TIM_OC1_SetConfig+0x12c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d003      	beq.n	80055c8 <TIM_OC1_SetConfig+0x88>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a2b      	ldr	r2, [pc, #172]	; (8005670 <TIM_OC1_SetConfig+0x130>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d10c      	bne.n	80055e2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f023 0308 	bic.w	r3, r3, #8
 80055ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f023 0304 	bic.w	r3, r3, #4
 80055e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a1d      	ldr	r2, [pc, #116]	; (800565c <TIM_OC1_SetConfig+0x11c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d013      	beq.n	8005612 <TIM_OC1_SetConfig+0xd2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a1c      	ldr	r2, [pc, #112]	; (8005660 <TIM_OC1_SetConfig+0x120>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d00f      	beq.n	8005612 <TIM_OC1_SetConfig+0xd2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a1b      	ldr	r2, [pc, #108]	; (8005664 <TIM_OC1_SetConfig+0x124>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d00b      	beq.n	8005612 <TIM_OC1_SetConfig+0xd2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a1a      	ldr	r2, [pc, #104]	; (8005668 <TIM_OC1_SetConfig+0x128>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d007      	beq.n	8005612 <TIM_OC1_SetConfig+0xd2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a19      	ldr	r2, [pc, #100]	; (800566c <TIM_OC1_SetConfig+0x12c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d003      	beq.n	8005612 <TIM_OC1_SetConfig+0xd2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a18      	ldr	r2, [pc, #96]	; (8005670 <TIM_OC1_SetConfig+0x130>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d111      	bne.n	8005636 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	4313      	orrs	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	621a      	str	r2, [r3, #32]
}
 8005650:	bf00      	nop
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40013400 	.word	0x40013400
 8005664:	40014000 	.word	0x40014000
 8005668:	40014400 	.word	0x40014400
 800566c:	40014800 	.word	0x40014800
 8005670:	40015000 	.word	0x40015000

08005674 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	f023 0210 	bic.w	r2, r3, #16
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	021b      	lsls	r3, r3, #8
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f023 0320 	bic.w	r3, r3, #32
 80056c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	011b      	lsls	r3, r3, #4
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a2c      	ldr	r2, [pc, #176]	; (8005784 <TIM_OC2_SetConfig+0x110>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d007      	beq.n	80056e8 <TIM_OC2_SetConfig+0x74>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a2b      	ldr	r2, [pc, #172]	; (8005788 <TIM_OC2_SetConfig+0x114>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d003      	beq.n	80056e8 <TIM_OC2_SetConfig+0x74>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a2a      	ldr	r2, [pc, #168]	; (800578c <TIM_OC2_SetConfig+0x118>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d10d      	bne.n	8005704 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005702:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a1f      	ldr	r2, [pc, #124]	; (8005784 <TIM_OC2_SetConfig+0x110>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d013      	beq.n	8005734 <TIM_OC2_SetConfig+0xc0>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a1e      	ldr	r2, [pc, #120]	; (8005788 <TIM_OC2_SetConfig+0x114>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00f      	beq.n	8005734 <TIM_OC2_SetConfig+0xc0>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a1e      	ldr	r2, [pc, #120]	; (8005790 <TIM_OC2_SetConfig+0x11c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00b      	beq.n	8005734 <TIM_OC2_SetConfig+0xc0>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a1d      	ldr	r2, [pc, #116]	; (8005794 <TIM_OC2_SetConfig+0x120>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d007      	beq.n	8005734 <TIM_OC2_SetConfig+0xc0>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <TIM_OC2_SetConfig+0x124>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d003      	beq.n	8005734 <TIM_OC2_SetConfig+0xc0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a17      	ldr	r2, [pc, #92]	; (800578c <TIM_OC2_SetConfig+0x118>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d113      	bne.n	800575c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800573a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005742:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	621a      	str	r2, [r3, #32]
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40013400 	.word	0x40013400
 800578c:	40015000 	.word	0x40015000
 8005790:	40014000 	.word	0x40014000
 8005794:	40014400 	.word	0x40014400
 8005798:	40014800 	.word	0x40014800

0800579c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0303 	bic.w	r3, r3, #3
 80057d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	021b      	lsls	r3, r3, #8
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a2b      	ldr	r2, [pc, #172]	; (80058a8 <TIM_OC3_SetConfig+0x10c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d007      	beq.n	800580e <TIM_OC3_SetConfig+0x72>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a2a      	ldr	r2, [pc, #168]	; (80058ac <TIM_OC3_SetConfig+0x110>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d003      	beq.n	800580e <TIM_OC3_SetConfig+0x72>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a29      	ldr	r2, [pc, #164]	; (80058b0 <TIM_OC3_SetConfig+0x114>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d10d      	bne.n	800582a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	021b      	lsls	r3, r3, #8
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	4313      	orrs	r3, r2
 8005820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005828:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a1e      	ldr	r2, [pc, #120]	; (80058a8 <TIM_OC3_SetConfig+0x10c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <TIM_OC3_SetConfig+0xbe>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a1d      	ldr	r2, [pc, #116]	; (80058ac <TIM_OC3_SetConfig+0x110>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00f      	beq.n	800585a <TIM_OC3_SetConfig+0xbe>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a1d      	ldr	r2, [pc, #116]	; (80058b4 <TIM_OC3_SetConfig+0x118>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d00b      	beq.n	800585a <TIM_OC3_SetConfig+0xbe>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a1c      	ldr	r2, [pc, #112]	; (80058b8 <TIM_OC3_SetConfig+0x11c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d007      	beq.n	800585a <TIM_OC3_SetConfig+0xbe>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a1b      	ldr	r2, [pc, #108]	; (80058bc <TIM_OC3_SetConfig+0x120>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d003      	beq.n	800585a <TIM_OC3_SetConfig+0xbe>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a16      	ldr	r2, [pc, #88]	; (80058b0 <TIM_OC3_SetConfig+0x114>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d113      	bne.n	8005882 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	011b      	lsls	r3, r3, #4
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	011b      	lsls	r3, r3, #4
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	4313      	orrs	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	621a      	str	r2, [r3, #32]
}
 800589c:	bf00      	nop
 800589e:	371c      	adds	r7, #28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40013400 	.word	0x40013400
 80058b0:	40015000 	.word	0x40015000
 80058b4:	40014000 	.word	0x40014000
 80058b8:	40014400 	.word	0x40014400
 80058bc:	40014800 	.word	0x40014800

080058c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	021b      	lsls	r3, r3, #8
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	4313      	orrs	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	031b      	lsls	r3, r3, #12
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a1a      	ldr	r2, [pc, #104]	; (8005988 <TIM_OC4_SetConfig+0xc8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d013      	beq.n	800594c <TIM_OC4_SetConfig+0x8c>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a19      	ldr	r2, [pc, #100]	; (800598c <TIM_OC4_SetConfig+0xcc>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00f      	beq.n	800594c <TIM_OC4_SetConfig+0x8c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a18      	ldr	r2, [pc, #96]	; (8005990 <TIM_OC4_SetConfig+0xd0>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d00b      	beq.n	800594c <TIM_OC4_SetConfig+0x8c>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a17      	ldr	r2, [pc, #92]	; (8005994 <TIM_OC4_SetConfig+0xd4>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d007      	beq.n	800594c <TIM_OC4_SetConfig+0x8c>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a16      	ldr	r2, [pc, #88]	; (8005998 <TIM_OC4_SetConfig+0xd8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d003      	beq.n	800594c <TIM_OC4_SetConfig+0x8c>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a15      	ldr	r2, [pc, #84]	; (800599c <TIM_OC4_SetConfig+0xdc>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d109      	bne.n	8005960 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005952:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	019b      	lsls	r3, r3, #6
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	621a      	str	r2, [r3, #32]
}
 800597a:	bf00      	nop
 800597c:	371c      	adds	r7, #28
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	40012c00 	.word	0x40012c00
 800598c:	40013400 	.word	0x40013400
 8005990:	40014000 	.word	0x40014000
 8005994:	40014400 	.word	0x40014400
 8005998:	40014800 	.word	0x40014800
 800599c:	40015000 	.word	0x40015000

080059a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b087      	sub	sp, #28
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	4313      	orrs	r3, r2
 80059dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	041b      	lsls	r3, r3, #16
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a19      	ldr	r2, [pc, #100]	; (8005a5c <TIM_OC5_SetConfig+0xbc>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d013      	beq.n	8005a22 <TIM_OC5_SetConfig+0x82>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a18      	ldr	r2, [pc, #96]	; (8005a60 <TIM_OC5_SetConfig+0xc0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d00f      	beq.n	8005a22 <TIM_OC5_SetConfig+0x82>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a17      	ldr	r2, [pc, #92]	; (8005a64 <TIM_OC5_SetConfig+0xc4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d00b      	beq.n	8005a22 <TIM_OC5_SetConfig+0x82>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a16      	ldr	r2, [pc, #88]	; (8005a68 <TIM_OC5_SetConfig+0xc8>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d007      	beq.n	8005a22 <TIM_OC5_SetConfig+0x82>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a15      	ldr	r2, [pc, #84]	; (8005a6c <TIM_OC5_SetConfig+0xcc>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_OC5_SetConfig+0x82>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a14      	ldr	r2, [pc, #80]	; (8005a70 <TIM_OC5_SetConfig+0xd0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d109      	bne.n	8005a36 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	621a      	str	r2, [r3, #32]
}
 8005a50:	bf00      	nop
 8005a52:	371c      	adds	r7, #28
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	40012c00 	.word	0x40012c00
 8005a60:	40013400 	.word	0x40013400
 8005a64:	40014000 	.word	0x40014000
 8005a68:	40014400 	.word	0x40014400
 8005a6c:	40014800 	.word	0x40014800
 8005a70:	40015000 	.word	0x40015000

08005a74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b087      	sub	sp, #28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	021b      	lsls	r3, r3, #8
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	051b      	lsls	r3, r3, #20
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a1a      	ldr	r2, [pc, #104]	; (8005b34 <TIM_OC6_SetConfig+0xc0>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d013      	beq.n	8005af8 <TIM_OC6_SetConfig+0x84>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a19      	ldr	r2, [pc, #100]	; (8005b38 <TIM_OC6_SetConfig+0xc4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d00f      	beq.n	8005af8 <TIM_OC6_SetConfig+0x84>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a18      	ldr	r2, [pc, #96]	; (8005b3c <TIM_OC6_SetConfig+0xc8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d00b      	beq.n	8005af8 <TIM_OC6_SetConfig+0x84>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a17      	ldr	r2, [pc, #92]	; (8005b40 <TIM_OC6_SetConfig+0xcc>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d007      	beq.n	8005af8 <TIM_OC6_SetConfig+0x84>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a16      	ldr	r2, [pc, #88]	; (8005b44 <TIM_OC6_SetConfig+0xd0>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d003      	beq.n	8005af8 <TIM_OC6_SetConfig+0x84>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a15      	ldr	r2, [pc, #84]	; (8005b48 <TIM_OC6_SetConfig+0xd4>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d109      	bne.n	8005b0c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005afe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	029b      	lsls	r3, r3, #10
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	621a      	str	r2, [r3, #32]
}
 8005b26:	bf00      	nop
 8005b28:	371c      	adds	r7, #28
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40012c00 	.word	0x40012c00
 8005b38:	40013400 	.word	0x40013400
 8005b3c:	40014000 	.word	0x40014000
 8005b40:	40014400 	.word	0x40014400
 8005b44:	40014800 	.word	0x40014800
 8005b48:	40015000 	.word	0x40015000

08005b4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	f023 0201 	bic.w	r2, r3, #1
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4a26      	ldr	r2, [pc, #152]	; (8005c10 <TIM_TI1_SetConfig+0xc4>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d017      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b80:	d013      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	4a23      	ldr	r2, [pc, #140]	; (8005c14 <TIM_TI1_SetConfig+0xc8>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00f      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4a22      	ldr	r2, [pc, #136]	; (8005c18 <TIM_TI1_SetConfig+0xcc>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d00b      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4a21      	ldr	r2, [pc, #132]	; (8005c1c <TIM_TI1_SetConfig+0xd0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d007      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	4a20      	ldr	r2, [pc, #128]	; (8005c20 <TIM_TI1_SetConfig+0xd4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d003      	beq.n	8005baa <TIM_TI1_SetConfig+0x5e>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4a1f      	ldr	r2, [pc, #124]	; (8005c24 <TIM_TI1_SetConfig+0xd8>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d101      	bne.n	8005bae <TIM_TI1_SetConfig+0x62>
 8005baa:	2301      	movs	r3, #1
 8005bac:	e000      	b.n	8005bb0 <TIM_TI1_SetConfig+0x64>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d008      	beq.n	8005bc6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f023 0303 	bic.w	r3, r3, #3
 8005bba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	e003      	b.n	8005bce <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f043 0301 	orr.w	r3, r3, #1
 8005bcc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f023 030a 	bic.w	r3, r3, #10
 8005be8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	f003 030a 	and.w	r3, r3, #10
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	621a      	str	r2, [r3, #32]
}
 8005c02:	bf00      	nop
 8005c04:	371c      	adds	r7, #28
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	40012c00 	.word	0x40012c00
 8005c14:	40000400 	.word	0x40000400
 8005c18:	40000800 	.word	0x40000800
 8005c1c:	40013400 	.word	0x40013400
 8005c20:	40014000 	.word	0x40014000
 8005c24:	40015000 	.word	0x40015000

08005c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	f023 0201 	bic.w	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	011b      	lsls	r3, r3, #4
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f023 030a 	bic.w	r3, r3, #10
 8005c64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	621a      	str	r2, [r3, #32]
}
 8005c7a:	bf00      	nop
 8005c7c:	371c      	adds	r7, #28
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b087      	sub	sp, #28
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	60f8      	str	r0, [r7, #12]
 8005c8e:	60b9      	str	r1, [r7, #8]
 8005c90:	607a      	str	r2, [r7, #4]
 8005c92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	f023 0210 	bic.w	r2, r3, #16
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	021b      	lsls	r3, r3, #8
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	031b      	lsls	r3, r3, #12
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cd8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	011b      	lsls	r3, r3, #4
 8005cde:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	621a      	str	r2, [r3, #32]
}
 8005cf4:	bf00      	nop
 8005cf6:	371c      	adds	r7, #28
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	f023 0210 	bic.w	r2, r3, #16
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	031b      	lsls	r3, r3, #12
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
 8005d6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f023 0303 	bic.w	r3, r3, #3
 8005d8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d9c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005db0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	021b      	lsls	r3, r3, #8
 8005db6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	621a      	str	r2, [r3, #32]
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	021b      	lsls	r3, r3, #8
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	031b      	lsls	r3, r3, #12
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005e2a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	031b      	lsls	r3, r3, #12
 8005e30:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	621a      	str	r2, [r3, #32]
}
 8005e46:	bf00      	nop
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f043 0307 	orr.w	r3, r3, #7
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	609a      	str	r2, [r3, #8]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
 8005e94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	021a      	lsls	r2, r3, #8
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	609a      	str	r2, [r3, #8]
}
 8005ebc:	bf00      	nop
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f003 031f 	and.w	r3, r3, #31
 8005eda:	2201      	movs	r2, #1
 8005edc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a1a      	ldr	r2, [r3, #32]
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	43db      	mvns	r3, r3
 8005eea:	401a      	ands	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a1a      	ldr	r2, [r3, #32]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 031f 	and.w	r3, r3, #31
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	fa01 f303 	lsl.w	r3, r1, r3
 8005f00:	431a      	orrs	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	621a      	str	r2, [r3, #32]
}
 8005f06:	bf00      	nop
 8005f08:	371c      	adds	r7, #28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d101      	bne.n	8005f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f28:	2302      	movs	r3, #2
 8005f2a:	e06d      	b.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a30      	ldr	r2, [pc, #192]	; (8006014 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a2f      	ldr	r2, [pc, #188]	; (8006018 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a2d      	ldr	r2, [pc, #180]	; (800601c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d108      	bne.n	8005f7c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a1e      	ldr	r2, [pc, #120]	; (8006014 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d01d      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa8:	d018      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a1c      	ldr	r2, [pc, #112]	; (8006020 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d013      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a1a      	ldr	r2, [pc, #104]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00e      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a15      	ldr	r2, [pc, #84]	; (8006018 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d009      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a16      	ldr	r2, [pc, #88]	; (8006028 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d004      	beq.n	8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a11      	ldr	r2, [pc, #68]	; (800601c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d10c      	bne.n	8005ff6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	40012c00 	.word	0x40012c00
 8006018:	40013400 	.word	0x40013400
 800601c:	40015000 	.word	0x40015000
 8006020:	40000400 	.word	0x40000400
 8006024:	40000800 	.word	0x40000800
 8006028:	40014000 	.word	0x40014000

0800602c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006036:	2300      	movs	r3, #0
 8006038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006040:	2b01      	cmp	r3, #1
 8006042:	d101      	bne.n	8006048 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006044:	2302      	movs	r3, #2
 8006046:	e06a      	b.n	800611e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	4313      	orrs	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4313      	orrs	r3, r2
 8006086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ae:	4313      	orrs	r3, r2
 80060b0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	041b      	lsls	r3, r3, #16
 80060be:	4313      	orrs	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a19      	ldr	r2, [pc, #100]	; (800612c <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d009      	beq.n	80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a17      	ldr	r2, [pc, #92]	; (8006130 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d004      	beq.n	80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a16      	ldr	r2, [pc, #88]	; (8006134 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d115      	bne.n	800610c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ea:	051b      	lsls	r3, r3, #20
 80060ec:	4313      	orrs	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	4313      	orrs	r3, r2
 800610a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40012c00 	.word	0x40012c00
 8006130:	40013400 	.word	0x40013400
 8006134:	40015000 	.word	0x40015000

08006138 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e040      	b.n	8006208 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fb f884 	bl	80012a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2224      	movs	r2, #36	; 0x24
 80061a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0201 	bic.w	r2, r2, #1
 80061b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f82c 	bl	8006210 <UART_SetConfig>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d101      	bne.n	80061c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e022      	b.n	8006208 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d002      	beq.n	80061d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f9f6 	bl	80065bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0201 	orr.w	r2, r2, #1
 80061fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 fa7d 	bl	8006700 <UART_CheckIdleState>
 8006206:	4603      	mov	r3, r0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3708      	adds	r7, #8
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	4313      	orrs	r3, r2
 8006232:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b92      	ldr	r3, [pc, #584]	; (8006484 <UART_SetConfig+0x274>)
 800623c:	4013      	ands	r3, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	6812      	ldr	r2, [r2, #0]
 8006242:	6979      	ldr	r1, [r7, #20]
 8006244:	430b      	orrs	r3, r1
 8006246:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a1b      	ldr	r3, [r3, #32]
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	4313      	orrs	r3, r2
 800626c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	430a      	orrs	r2, r1
 8006280:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a80      	ldr	r2, [pc, #512]	; (8006488 <UART_SetConfig+0x278>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d120      	bne.n	80062ce <UART_SetConfig+0xbe>
 800628c:	4b7f      	ldr	r3, [pc, #508]	; (800648c <UART_SetConfig+0x27c>)
 800628e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006290:	f003 0303 	and.w	r3, r3, #3
 8006294:	2b03      	cmp	r3, #3
 8006296:	d817      	bhi.n	80062c8 <UART_SetConfig+0xb8>
 8006298:	a201      	add	r2, pc, #4	; (adr r2, 80062a0 <UART_SetConfig+0x90>)
 800629a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800629e:	bf00      	nop
 80062a0:	080062b1 	.word	0x080062b1
 80062a4:	080062bd 	.word	0x080062bd
 80062a8:	080062c3 	.word	0x080062c3
 80062ac:	080062b7 	.word	0x080062b7
 80062b0:	2301      	movs	r3, #1
 80062b2:	77fb      	strb	r3, [r7, #31]
 80062b4:	e0b5      	b.n	8006422 <UART_SetConfig+0x212>
 80062b6:	2302      	movs	r3, #2
 80062b8:	77fb      	strb	r3, [r7, #31]
 80062ba:	e0b2      	b.n	8006422 <UART_SetConfig+0x212>
 80062bc:	2304      	movs	r3, #4
 80062be:	77fb      	strb	r3, [r7, #31]
 80062c0:	e0af      	b.n	8006422 <UART_SetConfig+0x212>
 80062c2:	2308      	movs	r3, #8
 80062c4:	77fb      	strb	r3, [r7, #31]
 80062c6:	e0ac      	b.n	8006422 <UART_SetConfig+0x212>
 80062c8:	2310      	movs	r3, #16
 80062ca:	77fb      	strb	r3, [r7, #31]
 80062cc:	e0a9      	b.n	8006422 <UART_SetConfig+0x212>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a6f      	ldr	r2, [pc, #444]	; (8006490 <UART_SetConfig+0x280>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d124      	bne.n	8006322 <UART_SetConfig+0x112>
 80062d8:	4b6c      	ldr	r3, [pc, #432]	; (800648c <UART_SetConfig+0x27c>)
 80062da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062e0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80062e4:	d011      	beq.n	800630a <UART_SetConfig+0xfa>
 80062e6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80062ea:	d817      	bhi.n	800631c <UART_SetConfig+0x10c>
 80062ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062f0:	d011      	beq.n	8006316 <UART_SetConfig+0x106>
 80062f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062f6:	d811      	bhi.n	800631c <UART_SetConfig+0x10c>
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <UART_SetConfig+0xf4>
 80062fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006300:	d006      	beq.n	8006310 <UART_SetConfig+0x100>
 8006302:	e00b      	b.n	800631c <UART_SetConfig+0x10c>
 8006304:	2300      	movs	r3, #0
 8006306:	77fb      	strb	r3, [r7, #31]
 8006308:	e08b      	b.n	8006422 <UART_SetConfig+0x212>
 800630a:	2302      	movs	r3, #2
 800630c:	77fb      	strb	r3, [r7, #31]
 800630e:	e088      	b.n	8006422 <UART_SetConfig+0x212>
 8006310:	2304      	movs	r3, #4
 8006312:	77fb      	strb	r3, [r7, #31]
 8006314:	e085      	b.n	8006422 <UART_SetConfig+0x212>
 8006316:	2308      	movs	r3, #8
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e082      	b.n	8006422 <UART_SetConfig+0x212>
 800631c:	2310      	movs	r3, #16
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e07f      	b.n	8006422 <UART_SetConfig+0x212>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a5b      	ldr	r2, [pc, #364]	; (8006494 <UART_SetConfig+0x284>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d124      	bne.n	8006376 <UART_SetConfig+0x166>
 800632c:	4b57      	ldr	r3, [pc, #348]	; (800648c <UART_SetConfig+0x27c>)
 800632e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006330:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006334:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006338:	d011      	beq.n	800635e <UART_SetConfig+0x14e>
 800633a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800633e:	d817      	bhi.n	8006370 <UART_SetConfig+0x160>
 8006340:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006344:	d011      	beq.n	800636a <UART_SetConfig+0x15a>
 8006346:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800634a:	d811      	bhi.n	8006370 <UART_SetConfig+0x160>
 800634c:	2b00      	cmp	r3, #0
 800634e:	d003      	beq.n	8006358 <UART_SetConfig+0x148>
 8006350:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006354:	d006      	beq.n	8006364 <UART_SetConfig+0x154>
 8006356:	e00b      	b.n	8006370 <UART_SetConfig+0x160>
 8006358:	2300      	movs	r3, #0
 800635a:	77fb      	strb	r3, [r7, #31]
 800635c:	e061      	b.n	8006422 <UART_SetConfig+0x212>
 800635e:	2302      	movs	r3, #2
 8006360:	77fb      	strb	r3, [r7, #31]
 8006362:	e05e      	b.n	8006422 <UART_SetConfig+0x212>
 8006364:	2304      	movs	r3, #4
 8006366:	77fb      	strb	r3, [r7, #31]
 8006368:	e05b      	b.n	8006422 <UART_SetConfig+0x212>
 800636a:	2308      	movs	r3, #8
 800636c:	77fb      	strb	r3, [r7, #31]
 800636e:	e058      	b.n	8006422 <UART_SetConfig+0x212>
 8006370:	2310      	movs	r3, #16
 8006372:	77fb      	strb	r3, [r7, #31]
 8006374:	e055      	b.n	8006422 <UART_SetConfig+0x212>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a47      	ldr	r2, [pc, #284]	; (8006498 <UART_SetConfig+0x288>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d124      	bne.n	80063ca <UART_SetConfig+0x1ba>
 8006380:	4b42      	ldr	r3, [pc, #264]	; (800648c <UART_SetConfig+0x27c>)
 8006382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006384:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006388:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800638c:	d011      	beq.n	80063b2 <UART_SetConfig+0x1a2>
 800638e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006392:	d817      	bhi.n	80063c4 <UART_SetConfig+0x1b4>
 8006394:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006398:	d011      	beq.n	80063be <UART_SetConfig+0x1ae>
 800639a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800639e:	d811      	bhi.n	80063c4 <UART_SetConfig+0x1b4>
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d003      	beq.n	80063ac <UART_SetConfig+0x19c>
 80063a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063a8:	d006      	beq.n	80063b8 <UART_SetConfig+0x1a8>
 80063aa:	e00b      	b.n	80063c4 <UART_SetConfig+0x1b4>
 80063ac:	2300      	movs	r3, #0
 80063ae:	77fb      	strb	r3, [r7, #31]
 80063b0:	e037      	b.n	8006422 <UART_SetConfig+0x212>
 80063b2:	2302      	movs	r3, #2
 80063b4:	77fb      	strb	r3, [r7, #31]
 80063b6:	e034      	b.n	8006422 <UART_SetConfig+0x212>
 80063b8:	2304      	movs	r3, #4
 80063ba:	77fb      	strb	r3, [r7, #31]
 80063bc:	e031      	b.n	8006422 <UART_SetConfig+0x212>
 80063be:	2308      	movs	r3, #8
 80063c0:	77fb      	strb	r3, [r7, #31]
 80063c2:	e02e      	b.n	8006422 <UART_SetConfig+0x212>
 80063c4:	2310      	movs	r3, #16
 80063c6:	77fb      	strb	r3, [r7, #31]
 80063c8:	e02b      	b.n	8006422 <UART_SetConfig+0x212>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a33      	ldr	r2, [pc, #204]	; (800649c <UART_SetConfig+0x28c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d124      	bne.n	800641e <UART_SetConfig+0x20e>
 80063d4:	4b2d      	ldr	r3, [pc, #180]	; (800648c <UART_SetConfig+0x27c>)
 80063d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80063dc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063e0:	d011      	beq.n	8006406 <UART_SetConfig+0x1f6>
 80063e2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063e6:	d817      	bhi.n	8006418 <UART_SetConfig+0x208>
 80063e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063ec:	d011      	beq.n	8006412 <UART_SetConfig+0x202>
 80063ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063f2:	d811      	bhi.n	8006418 <UART_SetConfig+0x208>
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d003      	beq.n	8006400 <UART_SetConfig+0x1f0>
 80063f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063fc:	d006      	beq.n	800640c <UART_SetConfig+0x1fc>
 80063fe:	e00b      	b.n	8006418 <UART_SetConfig+0x208>
 8006400:	2300      	movs	r3, #0
 8006402:	77fb      	strb	r3, [r7, #31]
 8006404:	e00d      	b.n	8006422 <UART_SetConfig+0x212>
 8006406:	2302      	movs	r3, #2
 8006408:	77fb      	strb	r3, [r7, #31]
 800640a:	e00a      	b.n	8006422 <UART_SetConfig+0x212>
 800640c:	2304      	movs	r3, #4
 800640e:	77fb      	strb	r3, [r7, #31]
 8006410:	e007      	b.n	8006422 <UART_SetConfig+0x212>
 8006412:	2308      	movs	r3, #8
 8006414:	77fb      	strb	r3, [r7, #31]
 8006416:	e004      	b.n	8006422 <UART_SetConfig+0x212>
 8006418:	2310      	movs	r3, #16
 800641a:	77fb      	strb	r3, [r7, #31]
 800641c:	e001      	b.n	8006422 <UART_SetConfig+0x212>
 800641e:	2310      	movs	r3, #16
 8006420:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800642a:	d16c      	bne.n	8006506 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 800642c:	7ffb      	ldrb	r3, [r7, #31]
 800642e:	2b08      	cmp	r3, #8
 8006430:	d838      	bhi.n	80064a4 <UART_SetConfig+0x294>
 8006432:	a201      	add	r2, pc, #4	; (adr r2, 8006438 <UART_SetConfig+0x228>)
 8006434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006438:	0800645d 	.word	0x0800645d
 800643c:	08006465 	.word	0x08006465
 8006440:	0800646d 	.word	0x0800646d
 8006444:	080064a5 	.word	0x080064a5
 8006448:	08006473 	.word	0x08006473
 800644c:	080064a5 	.word	0x080064a5
 8006450:	080064a5 	.word	0x080064a5
 8006454:	080064a5 	.word	0x080064a5
 8006458:	0800647b 	.word	0x0800647b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800645c:	f7fd ff9e 	bl	800439c <HAL_RCC_GetPCLK1Freq>
 8006460:	61b8      	str	r0, [r7, #24]
        break;
 8006462:	e024      	b.n	80064ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006464:	f7fd ffbc 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8006468:	61b8      	str	r0, [r7, #24]
        break;
 800646a:	e020      	b.n	80064ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800646c:	4b0c      	ldr	r3, [pc, #48]	; (80064a0 <UART_SetConfig+0x290>)
 800646e:	61bb      	str	r3, [r7, #24]
        break;
 8006470:	e01d      	b.n	80064ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006472:	f7fd ff1d 	bl	80042b0 <HAL_RCC_GetSysClockFreq>
 8006476:	61b8      	str	r0, [r7, #24]
        break;
 8006478:	e019      	b.n	80064ae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800647a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800647e:	61bb      	str	r3, [r7, #24]
        break;
 8006480:	e015      	b.n	80064ae <UART_SetConfig+0x29e>
 8006482:	bf00      	nop
 8006484:	efff69f3 	.word	0xefff69f3
 8006488:	40013800 	.word	0x40013800
 800648c:	40021000 	.word	0x40021000
 8006490:	40004400 	.word	0x40004400
 8006494:	40004800 	.word	0x40004800
 8006498:	40004c00 	.word	0x40004c00
 800649c:	40005000 	.word	0x40005000
 80064a0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80064a4:	2300      	movs	r3, #0
 80064a6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	77bb      	strb	r3, [r7, #30]
        break;
 80064ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d075      	beq.n	80065a0 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	005a      	lsls	r2, r3, #1
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	085b      	lsrs	r3, r3, #1
 80064be:	441a      	add	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	2b0f      	cmp	r3, #15
 80064d0:	d916      	bls.n	8006500 <UART_SetConfig+0x2f0>
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d8:	d212      	bcs.n	8006500 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	f023 030f 	bic.w	r3, r3, #15
 80064e2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	085b      	lsrs	r3, r3, #1
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	f003 0307 	and.w	r3, r3, #7
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	89fb      	ldrh	r3, [r7, #14]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	89fa      	ldrh	r2, [r7, #14]
 80064fc:	60da      	str	r2, [r3, #12]
 80064fe:	e04f      	b.n	80065a0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	77bb      	strb	r3, [r7, #30]
 8006504:	e04c      	b.n	80065a0 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006506:	7ffb      	ldrb	r3, [r7, #31]
 8006508:	2b08      	cmp	r3, #8
 800650a:	d828      	bhi.n	800655e <UART_SetConfig+0x34e>
 800650c:	a201      	add	r2, pc, #4	; (adr r2, 8006514 <UART_SetConfig+0x304>)
 800650e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006512:	bf00      	nop
 8006514:	08006539 	.word	0x08006539
 8006518:	08006541 	.word	0x08006541
 800651c:	08006549 	.word	0x08006549
 8006520:	0800655f 	.word	0x0800655f
 8006524:	0800654f 	.word	0x0800654f
 8006528:	0800655f 	.word	0x0800655f
 800652c:	0800655f 	.word	0x0800655f
 8006530:	0800655f 	.word	0x0800655f
 8006534:	08006557 	.word	0x08006557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006538:	f7fd ff30 	bl	800439c <HAL_RCC_GetPCLK1Freq>
 800653c:	61b8      	str	r0, [r7, #24]
        break;
 800653e:	e013      	b.n	8006568 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006540:	f7fd ff4e 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8006544:	61b8      	str	r0, [r7, #24]
        break;
 8006546:	e00f      	b.n	8006568 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006548:	4b1b      	ldr	r3, [pc, #108]	; (80065b8 <UART_SetConfig+0x3a8>)
 800654a:	61bb      	str	r3, [r7, #24]
        break;
 800654c:	e00c      	b.n	8006568 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800654e:	f7fd feaf 	bl	80042b0 <HAL_RCC_GetSysClockFreq>
 8006552:	61b8      	str	r0, [r7, #24]
        break;
 8006554:	e008      	b.n	8006568 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006556:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800655a:	61bb      	str	r3, [r7, #24]
        break;
 800655c:	e004      	b.n	8006568 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	77bb      	strb	r3, [r7, #30]
        break;
 8006566:	bf00      	nop
    }

    if (pclk != 0U)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d018      	beq.n	80065a0 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	085a      	lsrs	r2, r3, #1
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	441a      	add	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006580:	b29b      	uxth	r3, r3
 8006582:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	2b0f      	cmp	r3, #15
 8006588:	d908      	bls.n	800659c <UART_SetConfig+0x38c>
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006590:	d204      	bcs.n	800659c <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	60da      	str	r2, [r3, #12]
 800659a:	e001      	b.n	80065a0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	007a1200 	.word	0x007a1200

080065bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	f003 0310 	and.w	r3, r3, #16
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00a      	beq.n	800666e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	f003 0320 	and.w	r3, r3, #32
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00a      	beq.n	8006690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006698:	2b00      	cmp	r3, #0
 800669a:	d01a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ba:	d10a      	bne.n	80066d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af02      	add	r7, sp, #8
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006710:	f7fa ff22 	bl	8001558 <HAL_GetTick>
 8006714:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b08      	cmp	r3, #8
 8006722:	d10e      	bne.n	8006742 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006724:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f82d 	bl	8006792 <UART_WaitOnFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e023      	b.n	800678a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b04      	cmp	r3, #4
 800674e:	d10e      	bne.n	800676e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006750:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006754:	9300      	str	r3, [sp, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f817 	bl	8006792 <UART_WaitOnFlagUntilTimeout>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e00d      	b.n	800678a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2220      	movs	r2, #32
 8006778:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b09c      	sub	sp, #112	; 0x70
 8006796:	af00      	add	r7, sp, #0
 8006798:	60f8      	str	r0, [r7, #12]
 800679a:	60b9      	str	r1, [r7, #8]
 800679c:	603b      	str	r3, [r7, #0]
 800679e:	4613      	mov	r3, r2
 80067a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067a2:	e0a5      	b.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067aa:	f000 80a1 	beq.w	80068f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ae:	f7fa fed3 	bl	8001558 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d302      	bcc.n	80067c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80067be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d13e      	bne.n	8006842 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067cc:	e853 3f00 	ldrex	r3, [r3]
 80067d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80067d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067d8:	667b      	str	r3, [r7, #100]	; 0x64
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	461a      	mov	r2, r3
 80067e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067ea:	e841 2300 	strex	r3, r2, [r1]
 80067ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1e6      	bne.n	80067c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3308      	adds	r3, #8
 80067fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006808:	f023 0301 	bic.w	r3, r3, #1
 800680c:	663b      	str	r3, [r7, #96]	; 0x60
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3308      	adds	r3, #8
 8006814:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006816:	64ba      	str	r2, [r7, #72]	; 0x48
 8006818:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800681c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800681e:	e841 2300 	strex	r3, r2, [r1]
 8006822:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1e5      	bne.n	80067f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2220      	movs	r2, #32
 800682e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2220      	movs	r2, #32
 8006834:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e067      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d04f      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800685a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800685e:	d147      	bne.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006868:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006872:	e853 3f00 	ldrex	r3, [r3]
 8006876:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800687e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	461a      	mov	r2, r3
 8006886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006888:	637b      	str	r3, [r7, #52]	; 0x34
 800688a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800688e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006890:	e841 2300 	strex	r3, r2, [r1]
 8006894:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e6      	bne.n	800686a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3308      	adds	r3, #8
 80068a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	e853 3f00 	ldrex	r3, [r3]
 80068aa:	613b      	str	r3, [r7, #16]
   return(result);
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f023 0301 	bic.w	r3, r3, #1
 80068b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	3308      	adds	r3, #8
 80068ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80068bc:	623a      	str	r2, [r7, #32]
 80068be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c0:	69f9      	ldr	r1, [r7, #28]
 80068c2:	6a3a      	ldr	r2, [r7, #32]
 80068c4:	e841 2300 	strex	r3, r2, [r1]
 80068c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1e5      	bne.n	800689c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2220      	movs	r2, #32
 80068d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2220      	movs	r2, #32
 80068da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e010      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	f43f af4a 	beq.w	80067a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3770      	adds	r7, #112	; 0x70
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <__libc_init_array>:
 800691c:	b570      	push	{r4, r5, r6, lr}
 800691e:	4d0d      	ldr	r5, [pc, #52]	; (8006954 <__libc_init_array+0x38>)
 8006920:	4c0d      	ldr	r4, [pc, #52]	; (8006958 <__libc_init_array+0x3c>)
 8006922:	1b64      	subs	r4, r4, r5
 8006924:	10a4      	asrs	r4, r4, #2
 8006926:	2600      	movs	r6, #0
 8006928:	42a6      	cmp	r6, r4
 800692a:	d109      	bne.n	8006940 <__libc_init_array+0x24>
 800692c:	4d0b      	ldr	r5, [pc, #44]	; (800695c <__libc_init_array+0x40>)
 800692e:	4c0c      	ldr	r4, [pc, #48]	; (8006960 <__libc_init_array+0x44>)
 8006930:	f000 f820 	bl	8006974 <_init>
 8006934:	1b64      	subs	r4, r4, r5
 8006936:	10a4      	asrs	r4, r4, #2
 8006938:	2600      	movs	r6, #0
 800693a:	42a6      	cmp	r6, r4
 800693c:	d105      	bne.n	800694a <__libc_init_array+0x2e>
 800693e:	bd70      	pop	{r4, r5, r6, pc}
 8006940:	f855 3b04 	ldr.w	r3, [r5], #4
 8006944:	4798      	blx	r3
 8006946:	3601      	adds	r6, #1
 8006948:	e7ee      	b.n	8006928 <__libc_init_array+0xc>
 800694a:	f855 3b04 	ldr.w	r3, [r5], #4
 800694e:	4798      	blx	r3
 8006950:	3601      	adds	r6, #1
 8006952:	e7f2      	b.n	800693a <__libc_init_array+0x1e>
 8006954:	080069c4 	.word	0x080069c4
 8006958:	080069c4 	.word	0x080069c4
 800695c:	080069c4 	.word	0x080069c4
 8006960:	080069c8 	.word	0x080069c8

08006964 <memset>:
 8006964:	4402      	add	r2, r0
 8006966:	4603      	mov	r3, r0
 8006968:	4293      	cmp	r3, r2
 800696a:	d100      	bne.n	800696e <memset+0xa>
 800696c:	4770      	bx	lr
 800696e:	f803 1b01 	strb.w	r1, [r3], #1
 8006972:	e7f9      	b.n	8006968 <memset+0x4>

08006974 <_init>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	bf00      	nop
 8006978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800697a:	bc08      	pop	{r3}
 800697c:	469e      	mov	lr, r3
 800697e:	4770      	bx	lr

08006980 <_fini>:
 8006980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006982:	bf00      	nop
 8006984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006986:	bc08      	pop	{r3}
 8006988:	469e      	mov	lr, r3
 800698a:	4770      	bx	lr
