Classic Timing Analyzer report for DDS_control_I
Thu Jul 15 17:08:22 2010
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'fifty_MHz_intclk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                           ;
+---------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------------+------------------+--------------+
; Type                            ; Slack ; Required Time ; Actual Time                      ; From           ; To             ; From Clock       ; To Clock         ; Failed Paths ;
+---------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------------+------------------+--------------+
; Worst-case tsu                  ; N/A   ; None          ; 4.566 ns                         ; key_3_sweep    ; sweep_key_flag ; --               ; fifty_MHz_intclk ; 0            ;
; Worst-case tco                  ; N/A   ; None          ; 9.155 ns                         ; SDIO~reg0      ; SDIO           ; fifty_MHz_intclk ; --               ; 0            ;
; Worst-case th                   ; N/A   ; None          ; 0.234 ns                         ; sw_begin_0     ; LIMIT_REG[3]   ; --               ; fifty_MHz_intclk ; 0            ;
; Clock Setup: 'fifty_MHz_intclk' ; N/A   ; None          ; 103.52 MHz ( period = 9.660 ns ) ; sweep_key_flag ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; 0            ;
; Total number of failed paths    ;       ;               ;                                  ;                ;                ;                  ;                  ; 0            ;
+---------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------------+------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name  ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; fifty_MHz_intclk ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'fifty_MHz_intclk'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To             ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; sweep_key_flag ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sweep_key_flag ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.546 ns                ;
; N/A                                     ; 106.61 MHz ( period = 9.380 ns )                    ; init_key_flag  ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; 106.66 MHz ( period = 9.376 ns )                    ; sweep_key_flag ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 108.25 MHz ( period = 9.238 ns )                    ; init_key_flag  ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.406 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; sweep_key_flag ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.404 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; init_key_flag  ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.335 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; sweep_key_flag ; T[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 111.68 MHz ( period = 8.954 ns )                    ; init_key_flag  ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; sweep_key_flag ; T[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; init_key_flag  ; T[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.193 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; sweep_key_flag ; T[25]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; 115.34 MHz ( period = 8.670 ns )                    ; init_key_flag  ; T[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 115.39 MHz ( period = 8.666 ns )                    ; sweep_key_flag ; T[24]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; 117.26 MHz ( period = 8.528 ns )                    ; init_key_flag  ; T[25]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 119.25 MHz ( period = 8.386 ns )                    ; init_key_flag  ; T[24]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 119.79 MHz ( period = 8.348 ns )                    ; sweep_key_flag ; T[23]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 121.86 MHz ( period = 8.206 ns )                    ; sweep_key_flag ; T[22]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[10]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[13]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[12]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[11]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[14]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[15]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[9]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; init_key_flag  ; M[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; init_key_flag  ; T[23]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 124.01 MHz ( period = 8.064 ns )                    ; sweep_key_flag ; T[21]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; init_key_flag  ; T[22]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 126.23 MHz ( period = 7.922 ns )                    ; sweep_key_flag ; T[20]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; sweep_key_flag ; N[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 128.47 MHz ( period = 7.784 ns )                    ; init_key_flag  ; T[21]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; sweep_key_flag ; T[19]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[24]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[22]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[23]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[25]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[18]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[20]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[21]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[19]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[17]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 128.90 MHz ( period = 7.758 ns )                    ; init_key_flag  ; M[16]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[9]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[15]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[14]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[10]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[11]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[13]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; init_key_flag  ; L[12]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[17]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[16]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[24]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[25]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[22]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[23]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[20]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[19]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[18]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[21]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; init_key_flag  ; L[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.86 MHz ( period = 7.642 ns )                    ; init_key_flag  ; T[20]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; sweep_key_flag ; T[18]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; init_key_flag  ; T[19]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; sweep_key_flag ; T[17]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; SWEEP_REG[110] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; sweep_key_flag ; IO_UPDATE~reg0 ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; SWEEP_REG[110] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; init_key_flag  ; T[18]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; SWEEP_REG[109] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; sweep_key_flag ; T[16]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; SWEEP_REG[110] ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; SWEEP_REG[109] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; SWEEP_REG[93]  ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 138.01 MHz ( period = 7.246 ns )                    ; SWEEP_REG[110] ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 138.08 MHz ( period = 7.242 ns )                    ; SWEEP_REG[123] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; SWEEP_REG[91]  ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; init_key_flag  ; T[17]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; SWEEP_REG[109] ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; SWEEP_REG[93]  ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.985 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; T[12]          ; N[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; SWEEP_REG[110] ; T[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; SWEEP_REG[123] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; SWEEP_REG[91]  ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 140.00 MHz ( period = 7.143 ns )                    ; SWEEP_REG[109] ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 140.00 MHz ( period = 7.143 ns )                    ; SWEEP_REG[129] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; SWEEP_REG[106] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; 140.27 MHz ( period = 7.129 ns )                    ; SWEEP_REG[94]  ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; SWEEP_REG[93]  ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; SWEEP_REG[107] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.908 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; SWEEP_REG[110] ; T[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; SWEEP_REG[123] ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; SWEEP_REG[91]  ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; init_key_flag  ; T[16]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; SWEEP_REG[129] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; SWEEP_REG[109] ; T[27]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[10]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[13]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[12]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[11]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[14]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[15]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[9]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; sweep_key_flag ; M[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; SWEEP_REG[106] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.864 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; T[13]          ; N[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; sweep_key_flag ; T[15]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; SWEEP_REG[94]  ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; T[15]          ; N[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.84 MHz ( period = 7.050 ns )                    ; SWEEP_REG[93]  ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; SWEEP_REG[38]  ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; SWEEP_REG[107] ; T[30]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.837 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[5]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[4]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[3]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[2]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[1]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[0]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; T[18]          ; N[8]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; SWEEP_REG[110] ; T[25]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.826 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; SWEEP_REG[123] ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.822 ns                ;
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; SWEEP_REG[111] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 142.53 MHz ( period = 7.016 ns )                    ; SWEEP_REG[91]  ; T[28]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; SWEEP_REG[108] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; SWEEP_REG[128] ; T[31]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.799 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; SWEEP_REG[129] ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; SWEEP_REG[109] ; T[26]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 142.86 MHz ( period = 7.000 ns )                    ; SWEEP_REG[106] ; T[29]          ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 142.88 MHz ( period = 6.999 ns )                    ; T[24]          ; N[6]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 142.88 MHz ( period = 6.999 ns )                    ; T[24]          ; N[7]           ; fifty_MHz_intclk ; fifty_MHz_intclk ; None                        ; None                      ; 6.779 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                ;                  ;                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+---------------+----------------+------------------+
; Slack ; Required tsu ; Actual tsu ; From          ; To             ; To Clock         ;
+-------+--------------+------------+---------------+----------------+------------------+
; N/A   ; None         ; 4.566 ns   ; key_3_sweep   ; sweep_key_flag ; fifty_MHz_intclk ;
; N/A   ; None         ; 4.540 ns   ; key_0_init    ; init_key_flag  ; fifty_MHz_intclk ;
; N/A   ; None         ; 4.525 ns   ; sw_end_0      ; LIMIT_REG[1]   ; fifty_MHz_intclk ;
; N/A   ; None         ; 4.267 ns   ; sw_end_1      ; LIMIT_REG[0]   ; fifty_MHz_intclk ;
; N/A   ; None         ; 3.275 ns   ; key_1_trigger ; trigger~reg0   ; fifty_MHz_intclk ;
; N/A   ; None         ; 0.100 ns   ; sw_begin_1    ; LIMIT_REG[2]   ; fifty_MHz_intclk ;
; N/A   ; None         ; -0.004 ns  ; sw_begin_0    ; LIMIT_REG[3]   ; fifty_MHz_intclk ;
+-------+--------------+------------+---------------+----------------+------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+----------------+-----------+------------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock       ;
+-------+--------------+------------+----------------+-----------+------------------+
; N/A   ; None         ; 9.155 ns   ; SDIO~reg0      ; SDIO      ; fifty_MHz_intclk ;
; N/A   ; None         ; 8.613 ns   ; DR_CTL~reg0    ; DR_CTL    ; fifty_MHz_intclk ;
; N/A   ; None         ; 8.253 ns   ; SCLK~reg0      ; SCLK      ; fifty_MHz_intclk ;
; N/A   ; None         ; 8.138 ns   ; IO_UPDATE~reg0 ; IO_UPDATE ; fifty_MHz_intclk ;
; N/A   ; None         ; 7.992 ns   ; IO_RESET~reg0  ; IO_RESET  ; fifty_MHz_intclk ;
; N/A   ; None         ; 6.360 ns   ; trigger~reg0   ; trigger   ; fifty_MHz_intclk ;
+-------+--------------+------------+----------------+-----------+------------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+---------------+----------------+------------------+
; Minimum Slack ; Required th ; Actual th ; From          ; To             ; To Clock         ;
+---------------+-------------+-----------+---------------+----------------+------------------+
; N/A           ; None        ; 0.234 ns  ; sw_begin_0    ; LIMIT_REG[3]   ; fifty_MHz_intclk ;
; N/A           ; None        ; 0.130 ns  ; sw_begin_1    ; LIMIT_REG[2]   ; fifty_MHz_intclk ;
; N/A           ; None        ; -3.045 ns ; key_1_trigger ; trigger~reg0   ; fifty_MHz_intclk ;
; N/A           ; None        ; -4.037 ns ; sw_end_1      ; LIMIT_REG[0]   ; fifty_MHz_intclk ;
; N/A           ; None        ; -4.295 ns ; sw_end_0      ; LIMIT_REG[1]   ; fifty_MHz_intclk ;
; N/A           ; None        ; -4.310 ns ; key_0_init    ; init_key_flag  ; fifty_MHz_intclk ;
; N/A           ; None        ; -4.336 ns ; key_3_sweep   ; sweep_key_flag ; fifty_MHz_intclk ;
+---------------+-------------+-----------+---------------+----------------+------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul 15 17:08:22 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_control_I -c DDS_control_I --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "fifty_MHz_intclk" is an undefined clock
Info: Clock "fifty_MHz_intclk" has Internal fmax of 103.52 MHz between source register "sweep_key_flag" and destination register "T[31]" (period= 9.66 ns)
    Info: + Longest register to register delay is 4.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'
        Info: 2: + IC(0.334 ns) + CELL(0.275 ns) = 0.609 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 3; COMB Node = 'always1~250'
        Info: 3: + IC(0.740 ns) + CELL(0.393 ns) = 1.742 ns; Loc. = LCCOMB_X38_Y20_N0; Fanout = 2; COMB Node = 'T[0]~1111'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.813 ns; Loc. = LCCOMB_X38_Y20_N2; Fanout = 2; COMB Node = 'T[1]~1112'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.884 ns; Loc. = LCCOMB_X38_Y20_N4; Fanout = 2; COMB Node = 'T[2]~1113'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.955 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 2; COMB Node = 'T[3]~1114'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.026 ns; Loc. = LCCOMB_X38_Y20_N8; Fanout = 2; COMB Node = 'T[4]~1115'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.097 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 2; COMB Node = 'T[5]~1116'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.168 ns; Loc. = LCCOMB_X38_Y20_N12; Fanout = 2; COMB Node = 'T[6]~1117'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.327 ns; Loc. = LCCOMB_X38_Y20_N14; Fanout = 2; COMB Node = 'T[7]~1118'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.398 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 2; COMB Node = 'T[8]~1119'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.469 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 2; COMB Node = 'T[9]~1120'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.540 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'T[10]~1121'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.611 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 2; COMB Node = 'T[11]~1122'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.682 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 2; COMB Node = 'T[12]~1123'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.753 ns; Loc. = LCCOMB_X38_Y20_N26; Fanout = 2; COMB Node = 'T[13]~1124'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.824 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 2; COMB Node = 'T[14]~1125'
        Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 2.970 ns; Loc. = LCCOMB_X38_Y20_N30; Fanout = 2; COMB Node = 'T[15]~1126'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.041 ns; Loc. = LCCOMB_X38_Y19_N0; Fanout = 2; COMB Node = 'T[16]~1127'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.112 ns; Loc. = LCCOMB_X38_Y19_N2; Fanout = 2; COMB Node = 'T[17]~1128'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.183 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 2; COMB Node = 'T[18]~1129'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.254 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 2; COMB Node = 'T[19]~1130'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.325 ns; Loc. = LCCOMB_X38_Y19_N8; Fanout = 2; COMB Node = 'T[20]~1131'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.396 ns; Loc. = LCCOMB_X38_Y19_N10; Fanout = 2; COMB Node = 'T[21]~1132'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.467 ns; Loc. = LCCOMB_X38_Y19_N12; Fanout = 2; COMB Node = 'T[22]~1133'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.626 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'T[23]~1134'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.697 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'T[24]~1135'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.768 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'T[25]~1136'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.839 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'T[26]~1137'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.910 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'T[27]~1138'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.981 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 2; COMB Node = 'T[28]~1139'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.052 ns; Loc. = LCCOMB_X38_Y19_N26; Fanout = 2; COMB Node = 'T[29]~1140'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.123 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 1; COMB Node = 'T[30]~1141'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.533 ns; Loc. = LCCOMB_X38_Y19_N30; Fanout = 1; COMB Node = 'T[31]~420'
        Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.617 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 5; REG Node = 'T[31]'
        Info: Total cell delay = 3.543 ns ( 76.74 % )
        Info: Total interconnect delay = 1.074 ns ( 23.26 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "fifty_MHz_intclk" to destination register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 5; REG Node = 'T[31]'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: - Longest clock path from clock "fifty_MHz_intclk" to source register is 2.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'
            Info: Total cell delay = 1.536 ns ( 57.40 % )
            Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "sweep_key_flag" (data pin = "key_3_sweep", clock pin = "fifty_MHz_intclk") is 4.566 ns
    Info: + Longest pin to register delay is 7.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'
        Info: 2: + IC(5.894 ns) + CELL(0.438 ns) = 7.194 ns; Loc. = LCCOMB_X37_Y18_N4; Fanout = 1; COMB Node = 'sweep_key_flag~32'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.278 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'
        Info: Total cell delay = 1.384 ns ( 19.02 % )
        Info: Total interconnect delay = 5.894 ns ( 80.98 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "fifty_MHz_intclk" to destination register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y18_N5; Fanout = 4; REG Node = 'sweep_key_flag'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
Info: tco from clock "fifty_MHz_intclk" to destination pin "SDIO" through register "SDIO~reg0" is 9.155 ns
    Info: + Longest clock path from clock "fifty_MHz_intclk" to source register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X36_Y18_N23; Fanout = 2; REG Node = 'SDIO~reg0'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N23; Fanout = 2; REG Node = 'SDIO~reg0'
        Info: 2: + IC(3.600 ns) + CELL(2.632 ns) = 6.232 ns; Loc. = PIN_K23; Fanout = 0; PIN Node = 'SDIO'
        Info: Total cell delay = 2.632 ns ( 42.23 % )
        Info: Total interconnect delay = 3.600 ns ( 57.77 % )
Info: th for register "LIMIT_REG[3]" (data pin = "sw_begin_0", clock pin = "fifty_MHz_intclk") is 0.234 ns
    Info: + Longest clock path from clock "fifty_MHz_intclk" to destination register is 2.668 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_intclk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 143; COMB Node = 'fifty_MHz_intclk~clkctrl'
        Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 25; REG Node = 'LIMIT_REG[3]'
        Info: Total cell delay = 1.536 ns ( 57.57 % )
        Info: Total interconnect delay = 1.132 ns ( 42.43 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'sw_begin_0'
        Info: 2: + IC(1.468 ns) + CELL(0.149 ns) = 2.616 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'LIMIT_REG[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.700 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 25; REG Node = 'LIMIT_REG[3]'
        Info: Total cell delay = 1.232 ns ( 45.63 % )
        Info: Total interconnect delay = 1.468 ns ( 54.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 117 megabytes of memory during processing
    Info: Processing ended: Thu Jul 15 17:08:23 2010
    Info: Elapsed time: 00:00:01


