<!doctype html>
<html>
<head>
<title>BRIDGE_CORE_CFG_PCIE_RX1 (AXIPCIE_MAIN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_main.html")>AXIPCIE_MAIN Module</a> &gt; BRIDGE_CORE_CFG_PCIE_RX1 (AXIPCIE_MAIN) Register</p><h1>BRIDGE_CORE_CFG_PCIE_RX1 (AXIPCIE_MAIN) Register</h1>
<h2>BRIDGE_CORE_CFG_PCIE_RX1 (AXIPCIE_MAIN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>BRIDGE_CORE_CFG_PCIE_RX1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0E0004 (AXIPCIE_MAIN)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PCI Express Receive Transaction Attribute Handling</td></tr>
</table>
<p></p>
<h2>BRIDGE_CORE_CFG_PCIE_RX1 (AXIPCIE_MAIN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_rd_ur_is_ur_ok1s_n</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Determines the AXI response for AXI Slave Interface-initiated PCI Express Configuration read/write transactions that are completed with Unsupported Request status. During Root Port PCI Express hierarchy enumeration, PCI Express software is generally required to issue read and write PCI Express Configuration transactions to PCI Express function numbers that may not exist in order to determine which function numbers have devices present. PCI Express Configuration read/write requests to non-existent functions will return completions with Unsupported Requests status which is considered a serious error for other types of AXI Slave Interface transactions. Since Unsupported Request responses are expected during PCI Express hierarchy enumeration, this register enables such responses to optionally be downgraded in severity. In many cases Root Complex PCI Express Configuration Software will require (cfg_rd_ur_is_ur_ok1s_n == 0) behavior.</td></tr>
<tr valign=top><td>cfg_pcie_rx_arcache</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Value to use for the AXI Master Interface m_arcache port for received PCI Express Memory Read requests, with the No Snoop attribute = 0, that are forwarded to the AXI Master Interface for completion.<br/>If a received PCI Express read request that is forwarded to the AXI Master Interface hits an Ingress Translation that has cache attribute replacement enabled, then the Ingress Translation cache value takes priority.</td></tr>
<tr valign=top><td>cfg_pcie_rx_awcache</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Value to use for the AXI Master Interface m_awcache port for received PCI Express Memory Write requests, with the No Snoop attribute = 0, that are forwarded to the AXI Master Interface for completion.<br/>If a received PCI Express write request that is forwarded to the AXI Master Interface hits an Ingress Translation that has cache attribute replacement enabled, then the Ingress Translation cache value takes priority.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>