# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../definitions_pkg.sv" \
"../../../../../../uart/receiver.sv" \
"../../../../../../uart/transmitter.sv" \
"../../../../../../uart/uart.sv" \
"../../../../../../testBench/uart_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
