
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.04    0.29    0.29 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.04    0.00    0.29 ^ _20_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.39    0.32    0.61 ^ _20_/X (sky130_fd_sc_hd__buf_1)
                                         _04_ (net)
                  0.39    0.00    0.61 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_2)
     5    0.01    0.13    0.61    1.21 v _21_/X (sky130_fd_sc_hd__or4bb_2)
                                         _05_ (net)
                  0.13    0.00    1.21 v _36_/B (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.04    0.23    1.45 v _36_/X (sky130_fd_sc_hd__and4b_2)
                                         _13_ (net)
                  0.04    0.00    1.45 v _37_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.52 v _37_/X (sky130_fd_sc_hd__buf_1)
                                         _01_ (net)
                  0.02    0.00    1.52 v _47_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.36   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 33 unannotated drivers.
 clk
 rst
 _20_/X
 _21_/X
 _22_/X
 _23_/X
 _24_/X
 _25_/X
 _26_/X
 _27_/Y
 _28_/Y
 _29_/Y
 _30_/Y
 _31_/X
 _32_/Y
 _33_/Y
 _34_/Y
 _35_/X
 _36_/X
 _37_/X
 _38_/Y
 _39_/X
 _40_/X
 _41_/X
 _42_/Y
 _43_/X
 _44_/X
 _45_/X
 _46_/Q
 _47_/Q
 _48_/Q
 _49_/Q
 _50_/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 7 unconstrained endpoints.
  out[0]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
