#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 14:27:18 2022
# Process ID: 120210
# Current directory: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1
# Command line: vivado -log p2_ddr3_axi_clock_converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source p2_ddr3_axi_clock_converter_0_0.tcl
# Log file: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/p2_ddr3_axi_clock_converter_0_0.vds
# Journal file: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3187.200 MHz, CPU Physical cores: 4, Host memory: 17942 MB
#-----------------------------------------------------------
source p2_ddr3_axi_clock_converter_0_0.tcl -notrace
Command: synth_design -top p2_ddr3_axi_clock_converter_0_0 -part xc7z045ffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 120216
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/michal/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.410 ; gain = 0.000 ; free physical = 5712 ; free virtual = 8008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'p2_ddr3_axi_clock_converter_0_0' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ip/p2_ddr3_axi_clock_converter_0_0/synth/p2_ddr3_axi_clock_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axi_clock_converter' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sample_cycle_ratio' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:358]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sample_cycle_ratio' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:358]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axi_clock_converter' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'p2_ddr3_axi_clock_converter_0_0' (0#1) [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ip/p2_ddr3_axi_clock_converter_0_0/synth/p2_ddr3_axi_clock_converter_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE_EARLY in module axi_clock_converter_v2_1_25_axic_sync_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE_EARLY in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2656.410 ; gain = 0.000 ; free physical = 5769 ; free virtual = 8076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2656.410 ; gain = 0.000 ; free physical = 5768 ; free virtual = 8075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2656.410 ; gain = 0.000 ; free physical = 5768 ; free virtual = 8075
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.410 ; gain = 0.000 ; free physical = 5762 ; free virtual = 8070
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ip/p2_ddr3_axi_clock_converter_0_0/p2_ddr3_axi_clock_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ip/p2_ddr3_axi_clock_converter_0_0/p2_ddr3_axi_clock_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.230 ; gain = 0.000 ; free physical = 5639 ; free virtual = 7967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2719.230 ; gain = 0.000 ; free physical = 5637 ; free virtual = 7965
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 5575 ; free virtual = 7983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 5575 ; free virtual = 7983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 5575 ; free virtual = 7983
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    ZERO |                               01 |                               10
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    ZERO |                               01 |                               10
                     ONE |                               10 |                               11
                     TWO |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 |                               00
                    ZERO |                              010 |                               10
                     TWO |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'one-hot' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    ZERO |                               01 |                               10
                     ONE |                               10 |                               11
                     TWO |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 5563 ; free virtual = 7973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	              516 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input  577 Bit        Muxes := 1     
	   2 Input  516 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   3 Input    2 Bit        Muxes := 5     
	   6 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   9 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 5370 ; free virtual = 7786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4582 ; free virtual = 6981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4724 ; free virtual = 7140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4638 ; free virtual = 7056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4400 ; free virtual = 6817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4413 ; free virtual = 6829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4396 ; free virtual = 6810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4404 ; free virtual = 6818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4441 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4442 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     2|
|4     |LUT4 |    11|
|5     |LUT5 |   540|
|6     |LUT6 |   591|
|7     |FDRE |  2358|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2719.230 ; gain = 62.820 ; free physical = 4442 ; free virtual = 6868
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2719.230 ; gain = 0.000 ; free physical = 4515 ; free virtual = 6940
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2719.238 ; gain = 62.820 ; free physical = 4513 ; free virtual = 6938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2719.238 ; gain = 0.000 ; free physical = 4614 ; free virtual = 7039
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.238 ; gain = 0.000 ; free physical = 4543 ; free virtual = 6973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d38f308e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2719.238 ; gain = 70.840 ; free physical = 4757 ; free virtual = 7186
INFO: [Common 17-1381] The checkpoint '/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/p2_ddr3_axi_clock_converter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP p2_ddr3_axi_clock_converter_0_0, cache-ID = e0fefdc98eff1ccc
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_axi_clock_converter_0_0_synth_1/p2_ddr3_axi_clock_converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file p2_ddr3_axi_clock_converter_0_0_utilization_synth.rpt -pb p2_ddr3_axi_clock_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 14:27:47 2022...
