Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 25 11:40:30 2024
| Host         : cseelab836 running 64-bit major release  (build 9200)
| Command      : report_methodology -file CE869_CPU_SYS_methodology_drc_routed.rpt -pb CE869_CPU_SYS_methodology_drc_routed.pb -rpx CE869_CPU_SYS_methodology_drc_routed.rpx
| Design       : CE869_CPU_SYS
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 10         |
| TIMING-16 | Warning          | Large setup violation         | 27         |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 4          |
| TIMING-23 | Warning          | Combinational loop found      | 6          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/an_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/an_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/an_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/an_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/digit_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/digit_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/digit_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/digit_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin svn_sgmnt_drv_instance/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -11.920 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -15.168 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -15.320 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -18.782 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -18.800 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -22.865 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -22.920 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -26.393 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -26.572 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -28.825 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -29.142 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -29.227 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/zero_flag_reg_instance/Zstatus_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -31.506 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -31.536 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -33.618 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -33.640 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -36.486 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -36.624 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -38.542 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -38.560 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.684 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.826 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.213 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.306 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r2_0_3_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -9.168 ns between cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C (clocked by sys_clk_pin) and cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cpu_instance/data_output_reg_instance/output_reg[0] cannot be properly analyzed as its control pin cpu_instance/data_output_reg_instance/output_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cpu_instance/data_output_reg_instance/output_reg[1] cannot be properly analyzed as its control pin cpu_instance/data_output_reg_instance/output_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cpu_instance/data_output_reg_instance/output_reg[2] cannot be properly analyzed as its control pin cpu_instance/data_output_reg_instance/output_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cpu_instance/data_output_reg_instance/output_reg[3] cannot be properly analyzed as its control pin cpu_instance/data_output_reg_instance/output_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/S[1] and cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/S[0] and cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/S[1] and cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/S[2] and cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/contorl_unit_instance/output_reg[2]_i_2/I3 and cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between cpu_instance/contorl_unit_instance/output_reg[3]_i_2/I4 and cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O to disable the timing loop
Related violations: <none>


