{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436470750308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436470750310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 20:39:09 2015 " "Processing started: Thu Jul  9 20:39:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436470750310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436470750310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scpu -c scpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436470750311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1436470750937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/printvga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/printvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 printvga " "Found entity 1: printvga" {  } { { "../modules/printvga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/printvga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/memvga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/memvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 memvga " "Found entity 1: memvga" {  } { { "../modules/memvga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memvga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/regtovga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/regtovga.v" { { "Info" "ISGN_ENTITY_NAME" "1 regtovga " "Found entity 1: regtovga" {  } { { "../modules/regtovga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/regtovga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/cpu_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/cpu_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_vga " "Found entity 1: cpu_vga" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../modules/vga_adapter/vga_pll.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../modules/vga_adapter/vga_controller.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../modules/vga_adapter/vga_address_translator.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../modules/vga_adapter/vga_adapter.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../modules/alu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/componentes.v 9 9 " "Found 9 design units, including 9 entities, in source file /home/alumno/Escritorio/scpu/modules/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "4 retorno_reg " "Found entity 4: retorno_reg" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux1 " "Found entity 5: mux1" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2 " "Found entity 6: mux2" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg_e " "Found entity 7: reg_e" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_in " "Found entity 8: mux_in" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_out " "Found entity 9: mux_out" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../modules/cpu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/e_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/e_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_s " "Found entity 1: e_s" {  } { { "../modules/e_s.v" "" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../modules/microc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_vga " "Elaborating entity \"cpu_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1436470751240 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK cpu_vga.v(17) " "Output port \"VGA_BLANK\" at cpu_vga.v(17) has no driver" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751243 "|cpu_vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC cpu_vga.v(18) " "Output port \"VGA_SYNC\" at cpu_vga.v(18) has no driver" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751243 "|cpu_vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK cpu_vga.v(19) " "Output port \"VGA_CLK\" at cpu_vga.v(19) has no driver" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751244 "|cpu_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_ " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_\"" {  } { { "../modules/cpu_vga.v" "cpu_" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu_\|uc:uc_ " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu_\|uc:uc_\"" {  } { { "../modules/cpu.v" "uc_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc cpu:cpu_\|microc:microc_ " "Elaborating entity \"microc\" for hierarchy \"cpu:cpu_\|microc:microc_\"" {  } { { "../modules/cpu.v" "microc_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 cpu:cpu_\|microc:microc_\|mux1:mux1_ " "Elaborating entity \"mux1\" for hierarchy \"cpu:cpu_\|microc:microc_\|mux1:mux1_\"" {  } { { "../modules/microc.v" "mux1_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu_\|microc:microc_\|registro:PC_ " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu_\|microc:microc_\|registro:PC_\"" {  } { { "../modules/microc.v" "PC_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:cpu_\|microc:microc_\|sum:sumador_ " "Elaborating entity \"sum\" for hierarchy \"cpu:cpu_\|microc:microc_\|sum:sumador_\"" {  } { { "../modules/microc.v" "sumador_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpu_\|microc:microc_\|memprog:memoria_ " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpu_\|microc:microc_\|memprog:memoria_\"" {  } { { "../modules/microc.v" "memoria_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751270 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "166 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (166) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1436470751278 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751302 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751302 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751303 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu_\|microc:microc_\|regfile:banco_ " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu_\|microc:microc_\|regfile:banco_\"" {  } { { "../modules/microc.v" "banco_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_\|microc:microc_\|alu:alu_ " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_\|microc:microc_\|alu:alu_\"" {  } { { "../modules/microc.v" "alu_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu_\|microc:microc_\|mux2:mux2_ " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu_\|microc:microc_\|mux2:mux2_\"" {  } { { "../modules/microc.v" "mux2_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu_\|microc:microc_\|registro:ffzero " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu_\|microc:microc_\|registro:ffzero\"" {  } { { "../modules/microc.v" "ffzero" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "retorno_reg cpu:cpu_\|microc:microc_\|retorno_reg:sub_reg " "Elaborating entity \"retorno_reg\" for hierarchy \"cpu:cpu_\|microc:microc_\|retorno_reg:sub_reg\"" {  } { { "../modules/microc.v" "sub_reg" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_s cpu:cpu_\|e_s:e_s_ " "Elaborating entity \"e_s\" for hierarchy \"cpu:cpu_\|e_s:e_s_\"" {  } { { "../modules/cpu.v" "e_s_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_in cpu:cpu_\|e_s:e_s_\|mux_in:mux_entrada " "Elaborating entity \"mux_in\" for hierarchy \"cpu:cpu_\|e_s:e_s_\|mux_in:mux_entrada\"" {  } { { "../modules/e_s.v" "mux_entrada" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida " "Elaborating entity \"mux_out\" for hierarchy \"cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\"" {  } { { "../modules/e_s.v" "mux_salida" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751349 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 componentes.v(153) " "Verilog HDL Always Construct warning at componentes.v(153): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 componentes.v(153) " "Verilog HDL Always Construct warning at componentes.v(153): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 componentes.v(153) " "Verilog HDL Always Construct warning at componentes.v(153): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 componentes.v(153) " "Verilog HDL Always Construct warning at componentes.v(153): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[0\] componentes.v(153) " "Inferred latch for \"d0\[0\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[1\] componentes.v(153) " "Inferred latch for \"d0\[1\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751355 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[2\] componentes.v(153) " "Inferred latch for \"d0\[2\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[3\] componentes.v(153) " "Inferred latch for \"d0\[3\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[4\] componentes.v(153) " "Inferred latch for \"d0\[4\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[5\] componentes.v(153) " "Inferred latch for \"d0\[5\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[6\] componentes.v(153) " "Inferred latch for \"d0\[6\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[7\] componentes.v(153) " "Inferred latch for \"d0\[7\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] componentes.v(153) " "Inferred latch for \"d1\[0\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] componentes.v(153) " "Inferred latch for \"d1\[1\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] componentes.v(153) " "Inferred latch for \"d1\[2\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751356 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] componentes.v(153) " "Inferred latch for \"d1\[3\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] componentes.v(153) " "Inferred latch for \"d1\[4\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] componentes.v(153) " "Inferred latch for \"d1\[5\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] componentes.v(153) " "Inferred latch for \"d1\[6\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] componentes.v(153) " "Inferred latch for \"d1\[7\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] componentes.v(153) " "Inferred latch for \"d2\[0\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] componentes.v(153) " "Inferred latch for \"d2\[1\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] componentes.v(153) " "Inferred latch for \"d2\[2\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] componentes.v(153) " "Inferred latch for \"d2\[3\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] componentes.v(153) " "Inferred latch for \"d2\[4\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751357 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] componentes.v(153) " "Inferred latch for \"d2\[5\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] componentes.v(153) " "Inferred latch for \"d2\[6\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] componentes.v(153) " "Inferred latch for \"d2\[7\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] componentes.v(153) " "Inferred latch for \"d3\[0\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] componentes.v(153) " "Inferred latch for \"d3\[1\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] componentes.v(153) " "Inferred latch for \"d3\[2\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] componentes.v(153) " "Inferred latch for \"d3\[3\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] componentes.v(153) " "Inferred latch for \"d3\[4\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] componentes.v(153) " "Inferred latch for \"d3\[5\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751358 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] componentes.v(153) " "Inferred latch for \"d3\[6\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751359 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[7\] componentes.v(153) " "Inferred latch for \"d3\[7\]\" at componentes.v(153)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1436470751359 "|cpu_vga|cpu:cpu_|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_e cpu:cpu_\|e_s:e_s_\|reg_e:sal1 " "Elaborating entity \"reg_e\" for hierarchy \"cpu:cpu_\|e_s:e_s_\|reg_e:sal1\"" {  } { { "../modules/e_s.v" "sal1" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_ " "Elaborating entity \"vga\" for hierarchy \"vga:vga_\"" {  } { { "../modules/cpu_vga.v" "vga_" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(22) " "Verilog HDL assignment warning at vga.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1436470751369 "|cpu_vga|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga.v(23) " "Verilog HDL assignment warning at vga.v(23): truncated value with size 32 to match size of target (7)" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1436470751369 "|cpu_vga|vga:vga_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK vga.v(9) " "Output port \"VGA_BLANK\" at vga.v(9) has no driver" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751369 "|cpu_vga|vga:vga_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC vga.v(9) " "Output port \"VGA_SYNC\" at vga.v(9) has no driver" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751369 "|cpu_vga|vga:vga_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK vga.v(9) " "Output port \"VGA_CLK\" at vga.v(9) has no driver" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1436470751369 "|cpu_vga|vga:vga_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga:vga_\|vga_adapter:VGA_ADAPTER " "Elaborating entity \"vga_adapter\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\"" {  } { { "../modules/vga.v" "VGA_ADAPTER" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_address_translator:user_input_translator\"" {  } { { "../modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\"" {  } { { "../modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\"" {  } { { "../modules/vga_adapter/vga_adapter.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1436470751503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Instantiated megafunction \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751505 ""}  } { { "../modules/vga_adapter/vga_adapter.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1436470751505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncg1 " "Found entity 1: altsyncram_ncg1" {  } { { "db/altsyncram_ncg1.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_ncg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncg1 vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated " "Elaborating entity \"altsyncram_ncg1\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6r1 " "Found entity 1: altsyncram_n6r1" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_n6r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6r1 vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1 " "Elaborating entity \"altsyncram_n6r1\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\"" {  } { { "db/altsyncram_ncg1.tdf" "altsyncram1" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_ncg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751690 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_n6r1.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_n6r1.tdf" 37 2 0 } } { "db/altsyncram_ncg1.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_ncg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../modules/vga_adapter/vga_adapter.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 219 0 0 } } { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 47 0 0 } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 43 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1436470751693 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_n6r1.tdf" "decode3" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_n6r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_n6r1.tdf" "decode_a" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_n6r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470751844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470751844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_n6r1.tdf" "mux5" { Text "/home/alumno/Escritorio/scpu/scpu/db/altsyncram_n6r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\"" {  } { { "../modules/vga_adapter/vga_adapter.v" "mypll" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../modules/vga_adapter/vga_pll.v" "altpll_component" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../modules/vga_adapter/vga_pll.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1436470751931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470751932 ""}  } { { "../modules/vga_adapter/vga_pll.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1436470751932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_controller:controller\"" {  } { { "../modules/vga_adapter/vga_adapter.v" "controller" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memvga memvga:memvga_ " "Elaborating entity \"memvga\" for hierarchy \"memvga:memvga_\"" {  } { { "../modules/cpu_vga.v" "memvga_" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1436470751943 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memvga.v(7) " "Net \"mem.data_a\" at memvga.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memvga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memvga.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751944 "|cpu_vga|memvga:memvga_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memvga.v(7) " "Net \"mem.waddr_a\" at memvga.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memvga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memvga.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751944 "|cpu_vga|memvga:memvga_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memvga.v(7) " "Net \"mem.we_a\" at memvga.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memvga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memvga.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1436470751944 "|cpu_vga|memvga:memvga_"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu_\|microc:microc_\|regfile:banco_\|regb " "RAM logic \"cpu:cpu_\|microc:microc_\|regfile:banco_\|regb\" is uninferred due to asynchronous read logic" {  } { { "../modules/componentes.v" "regb" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1436470752436 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memvga:memvga_\|mem " "RAM logic \"memvga:memvga_\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../modules/memvga.v" "mem" { Text "/home/alumno/Escritorio/scpu/modules/memvga.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1436470752436 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1436470752436 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Escritorio/scpu/scpu/db/scpu.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Escritorio/scpu/scpu/db/scpu.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1436470752465 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1436470753125 "|cpu_vga|cpu:cpu_|microc:microc_|memprog:memoria_|mem"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1436470753125 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_\|Mod0\"" {  } { { "../modules/vga.v" "Mod0" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1436470753607 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1436470753607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:vga_\|lpm_divide:Mod0\"" {  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1436470753660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:vga_\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1436470753660 ""}  } { { "../modules/vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1436470753660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470753729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470753729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470753736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470753736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470753750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470753750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470753824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470753824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/alumno/Escritorio/scpu/scpu/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1436470753896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1436470753896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1436470754673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[0\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754775 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[1\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754775 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[2\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754776 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[3\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754776 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[4\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754777 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[5\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754777 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[6\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754778 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[7\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754778 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[0\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754778 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[1\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754779 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[2\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754779 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[3\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754780 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[4\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754780 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[5\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754781 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[6\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754781 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[7\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754781 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[0\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754782 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[1\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754782 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[2\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754783 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[3\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754783 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[4\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754783 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[5\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754784 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[6\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754784 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[7\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754785 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[0\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754785 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[1\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754786 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[2\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754786 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[3\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754786 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[4\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754787 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[5\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754787 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[6\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754788 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[7\] " "Latch cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|d3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1436470754788 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1436470754788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1436470755941 "|cpu_vga|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1436470755941 "|cpu_vga|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1436470755941 "|cpu_vga|VGA_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1436470755941 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_demo " "Ignored assignments for entity \"vga_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga_demo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity vga_demo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga_demo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga_demo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 2147039 -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470759443 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1436470759443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1436470759802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1436470759802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1436470759979 "|cpu_vga|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1436470759979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1280 " "Implemented 1280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1436470759981 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1436470759981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1195 " "Implemented 1195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1436470759981 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1436470759981 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1436470759981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1436470759981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436470760036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  9 20:39:20 2015 " "Processing ended: Thu Jul  9 20:39:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436470760036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436470760036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436470760036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470760036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436470762425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436470762427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 20:39:22 2015 " "Processing started: Thu Jul  9 20:39:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436470762427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436470762427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off scpu -c scpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436470762427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1436470762697 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "scpu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"scpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1436470762725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436470762785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436470762786 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1436470762849 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1436470762849 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1436470763144 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1436470763224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436470763743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436470763743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436470763743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1436470763743 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 2217 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436470763754 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 2218 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436470763754 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 2219 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436470763754 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1436470763754 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1436470763764 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 69 " "No exact pin location assignment(s) for 27 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[0\] " "Pin s3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[1\] " "Pin s3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 82 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[2\] " "Pin s3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 83 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[3\] " "Pin s3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[4\] " "Pin s3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[5\] " "Pin s3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[6\] " "Pin s3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[7\] " "Pin s3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[0\] " "Pin s4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[1\] " "Pin s4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[2\] " "Pin s4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[3\] " "Pin s4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[4\] " "Pin s4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[5\] " "Pin s4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[6\] " "Pin s4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[7\] " "Pin s4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_BLANK } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 17 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_SYNC " "Pin VGA_SYNC not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 18 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Pin VGA_CLK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 19 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436470763873 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1436470763873 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1436470764164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "scpu.sdc " "Synopsys Design Constraints File file not found: 'scpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1436470764168 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1436470764169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1436470764184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~236  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~236  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~237  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~237  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~239  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~239  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~243  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~243  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~247  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~247  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~249  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~249  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~252  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~252  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~253  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~253  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~254  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~254  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~256  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~256  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~257  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~257  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~260  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~260  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~261  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~261  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~262  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~262  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~264  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~264  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470764204 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1436470764204 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1436470764220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764346 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:vga_|vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node VGA_CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[3\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[3\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 376 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[2\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[2\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 377 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[1\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[1\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 378 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[4\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[4\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 375 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[5\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[5\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 374 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[6\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[6\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 373 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[7\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 372 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 370 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[8\] " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[8\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 371 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1436470764346 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_CLOCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK" } } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 8 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|uc:uc_\|swe  " "Automatically promoted node cpu:cpu_\|uc:uc_\|swe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764348 ""}  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|swe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 389 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~6  " "Automatically promoted node cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764348 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 155 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|e_s:e_s_|mux_out:mux_salida|Decoder0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1739 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~7  " "Automatically promoted node cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764348 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 155 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|e_s:e_s_|mux_out:mux_salida|Decoder0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1740 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~8  " "Automatically promoted node cpu:cpu_\|e_s:e_s_\|mux_out:mux_salida\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764349 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 155 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|e_s:e_s_|mux_out:mux_salida|Decoder0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1741 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|uc:uc_\|Equal0~2  " "Automatically promoted node cpu:cpu_\|uc:uc_\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436470764349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|uc:uc_\|rwe1~0 " "Destination node cpu:cpu_\|uc:uc_\|rwe1~0" {  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|rwe1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 891 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436470764349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1436470764349 ""}  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 140 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|Equal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1717 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436470764349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1436470764656 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1436470764660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1436470764661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1436470764666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1436470764669 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1436470764672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1436470764673 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1436470764675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1436470764841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1436470764844 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1436470764844 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 0 27 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 0 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1436470764853 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1436470764853 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1436470764853 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 19 17 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436470764856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1436470764856 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1436470764856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436470764916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1436470766773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436470767707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1436470767721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1436470773903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436470773903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1436470774706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1436470780715 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1436470780715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436470790805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1436470790809 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1436470790809 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1436470790874 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[7\] 0 " "Pin \"s3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[0\] 0 " "Pin \"s4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[1\] 0 " "Pin \"s4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[2\] 0 " "Pin \"s4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[3\] 0 " "Pin \"s4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[4\] 0 " "Pin \"s4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[5\] 0 " "Pin \"s4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[6\] 0 " "Pin \"s4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[7\] 0 " "Pin \"s4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[4\] 0 " "Pin \"opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[5\] 0 " "Pin \"opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436470790960 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1436470790960 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1436470792063 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1436470792258 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1436470793423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436470793949 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1436470793980 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1436470794050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/scpu/scpu/output_files/scpu.fit.smsg " "Generated suppressed messages file /home/alumno/Escritorio/scpu/scpu/output_files/scpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1436470794366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436470794919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  9 20:39:54 2015 " "Processing ended: Thu Jul  9 20:39:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436470794919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436470794919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436470794919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470794919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436470797534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436470797536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 20:39:57 2015 " "Processing started: Thu Jul  9 20:39:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436470797536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436470797536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off scpu -c scpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436470797537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1436470799129 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1436470799184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436470799745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  9 20:39:59 2015 " "Processing ended: Thu Jul  9 20:39:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436470799745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436470799745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436470799745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470799745 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1436470799892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436470801929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436470801930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 20:40:01 2015 " "Processing started: Thu Jul  9 20:40:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436470801930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436470801930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta scpu -c scpu " "Command: quartus_sta scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436470801931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1436470801983 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_demo " "Ignored assignments for entity \"vga_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga_demo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity vga_demo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga_demo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga_demo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 2147039 -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1436470802184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1436470802184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1436470802277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436470802338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436470802338 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1436470802589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "scpu.sdc " "Synopsys Design Constraints File file not found: 'scpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1436470802616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1436470802617 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name VGA_CLOCK VGA_CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name VGA_CLOCK VGA_CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1436470802632 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]\} \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]\} \{vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1436470802632 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1436470802632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1436470802633 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1436470802640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " "create_clock -period 1.000 -name cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1436470802640 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1436470802640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~236  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~236  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~237  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~237  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~239  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~239  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~243  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~243  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~247  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~247  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~249  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~249  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~252  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~252  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~253  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~253  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~254  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~254  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~256  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~256  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~257  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~260  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~260  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~261  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~261  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~262  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~262  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~264  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~264  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datad  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470802655 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1436470802655 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1436470802667 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1436470802683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1436470802752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.562 " "Worst-case setup slack is -16.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.562     -2795.373 VGA_CLOCK  " "  -16.562     -2795.373 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.017      -234.183 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -8.017      -234.183 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864         0.000 reset  " "    2.864         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.065         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   32.065         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470802754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -13.494 " "Worst-case hold slack is -13.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.494      -243.667 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "  -13.494      -243.667 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.854       -62.139 reset  " "   -7.854       -62.139 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "    0.445         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893         0.000 VGA_CLOCK  " "    0.893         0.000 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470802783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.157 " "Worst-case recovery slack is -2.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157       -38.820 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   -2.157       -38.820 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760       -29.576 VGA_CLOCK  " "   -0.760       -29.576 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.833         0.000 reset  " "    4.833         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.196         0.000 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "    6.196         0.000 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470802786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -10.367 " "Worst-case removal slack is -10.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.367      -103.524 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "  -10.367      -103.524 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.727       -47.124 reset  " "   -4.727       -47.124 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756         0.000 VGA_CLOCK  " "    0.756         0.000 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.139         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "    2.139         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470802789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.888 " "Worst-case minimum pulse width slack is -4.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.888     -1219.432 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -4.888     -1219.432 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -13.689 reset  " "   -1.469       -13.689 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.436         0.000 VGA_CLOCK  " "    7.436         0.000 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.436         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   17.436         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470802792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470802792 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1436470803601 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1436470803605 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~236  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~236  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~237  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~237  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~239  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~239  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~243  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~243  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~244  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~245  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~246  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~247  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~247  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~249  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~249  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~250  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~252  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~252  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~253  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~253  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~254  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~254  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~256  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~256  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~257  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~260  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~260  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~261  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~261  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~262  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~262  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~264  from: datac  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~264  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datad  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~269  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datab  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436470803705 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1436470803705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1436470803737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.011 " "Worst-case setup slack is -5.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.011      -722.348 VGA_CLOCK  " "   -5.011      -722.348 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400       -69.409 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -2.400       -69.409 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.209         0.000 reset  " "    2.209         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.945         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   36.945         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470803746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.685 " "Worst-case hold slack is -5.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.685      -107.449 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -5.685      -107.449 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.880       -32.487 reset  " "   -3.880       -32.487 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365        -0.365 VGA_CLOCK  " "   -0.365        -0.365 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470803782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.121 " "Worst-case recovery slack is -1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121       -20.836 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   -1.121       -20.836 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.222 VGA_CLOCK  " "   -0.037        -0.222 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.635         0.000 reset  " "    2.635         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839         0.000 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "    2.839         0.000 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470803792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.077 " "Worst-case removal slack is -4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077       -40.753 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -4.077       -40.753 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272       -22.703 reset  " "   -2.272       -22.703 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.060 VGA_CLOCK  " "   -0.012        -0.060 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "    1.402         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470803801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.072 " "Worst-case minimum pulse width slack is -2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072      -202.438 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\]  " "   -2.072      -202.438 cpu:cpu_\|microc:microc_\|registro:PC_\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 reset  " "   -1.222       -11.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 VGA_CLOCK  " "    7.620         0.000 VGA_CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 vga_\|VGA_ADAPTER\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1436470803811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1436470803811 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1436470804814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1436470804893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1436470804895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436470805103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  9 20:40:05 2015 " "Processing ended: Thu Jul  9 20:40:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436470805103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436470805103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436470805103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470805103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436470808747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436470808749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 20:40:08 2015 " "Processing started: Thu Jul  9 20:40:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436470808749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436470808749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off scpu -c scpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436470808750 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "scpu.vo\", \"scpu_fast.vo scpu_v.sdo scpu_v_fast.sdo /home/alumno/Escritorio/scpu/scpu/simulation/modelsim/ simulation " "Generated files \"scpu.vo\", \"scpu_fast.vo\", \"scpu_v.sdo\" and \"scpu_v_fast.sdo\" in directory \"/home/alumno/Escritorio/scpu/scpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1436470810214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436470810303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  9 20:40:10 2015 " "Processing ended: Thu Jul  9 20:40:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436470810303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436470810303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436470810303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470810303 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus II Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436470810451 ""}
