Timing Analyzer report for lab5_2
Wed Oct 09 11:54:53 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab5_2                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processors 3-12        ;   1.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 330.25 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.028 ; -45.070            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.462 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -114.933                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.028 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.337      ; 3.413      ;
; -2.018 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.337      ; 3.403      ;
; -2.002 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.335      ; 3.385      ;
; -1.980 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.331      ; 3.359      ;
; -1.934 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.336      ; 3.318      ;
; -1.728 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.308      ; 3.084      ;
; -1.725 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.320      ; 3.093      ;
; -1.717 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.333      ; 3.098      ;
; -1.715 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.332      ; 3.095      ;
; -1.707 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.336      ; 3.091      ;
; -1.699 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.319      ; 3.066      ;
; -1.690 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 3.074      ;
; -1.681 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.318      ; 3.047      ;
; -1.680 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.313      ; 3.041      ;
; -1.657 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.338      ; 3.043      ;
; -1.656 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 3.042      ;
; -1.637 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.338      ; 3.023      ;
; -1.636 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.318      ; 3.002      ;
; -1.477 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.326      ; 2.851      ;
; -1.477 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.325      ; 2.850      ;
; -1.431 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.327      ; 2.806      ;
; -1.423 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.336      ; 2.807      ;
; -1.418 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.320      ; 2.786      ;
; -1.404 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.320      ; 2.772      ;
; -1.399 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.315      ; 2.762      ;
; -1.370 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.319      ; 2.737      ;
; -1.359 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.321      ; 2.728      ;
; -1.357 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.324      ; 2.729      ;
; -1.350 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.333      ; 2.731      ;
; -1.320 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.344      ; 2.712      ;
; -1.316 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.324      ; 2.688      ;
; -1.316 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.334      ; 2.698      ;
; -1.311 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.326      ; 2.685      ;
; -1.309 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.320      ; 2.677      ;
; -1.303 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.326      ; 2.677      ;
; -1.298 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.346      ; 2.692      ;
; -1.297 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.318      ; 2.663      ;
; -1.296 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 2.657      ;
; -1.294 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.335      ; 2.677      ;
; -1.293 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.320      ; 2.661      ;
; -1.285 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.346      ; 2.679      ;
; -1.283 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.315      ; 2.646      ;
; -1.280 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.331      ; 2.659      ;
; -1.275 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.338      ; 2.661      ;
; -1.268 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 2.655      ;
; -1.263 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.319      ; 2.630      ;
; -1.263 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.316      ; 2.627      ;
; -1.261 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 2.647      ;
; -1.257 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.328      ; 2.633      ;
; -1.241 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.331      ; 2.620      ;
; -1.236 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 2.620      ;
; -1.231 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.317      ; 2.596      ;
; -1.230 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.340      ; 2.618      ;
; -1.222 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.327      ; 2.597      ;
; -1.219 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.343      ; 2.610      ;
; -1.218 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.333      ; 2.599      ;
; -1.217 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 2.578      ;
; -1.215 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 2.602      ;
; -1.205 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.330      ; 2.583      ;
; -1.204 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.322      ; 2.574      ;
; -1.204 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.332      ; 2.584      ;
; -1.201 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.313      ; 2.562      ;
; -1.200 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.340      ; 2.588      ;
; -1.197 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.329      ; 2.574      ;
; -1.195 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.329      ; 2.572      ;
; -1.188 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 2.550      ;
; -1.183 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 2.569      ;
; -1.177 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.344      ; 2.569      ;
; -1.176 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.333      ; 2.557      ;
; -1.173 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.332      ; 2.553      ;
; -1.173 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.327      ; 2.548      ;
; -1.167 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.326      ; 2.541      ;
; -1.167 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.341      ; 2.556      ;
; -1.166 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.328      ; 2.542      ;
; -1.166 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.335      ; 2.549      ;
; -1.160 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.327      ; 2.535      ;
; -1.157 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.327      ; 2.532      ;
; -1.156 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.341      ; 2.545      ;
; -1.153 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.319      ; 2.520      ;
; -1.151 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.318      ; 2.517      ;
; -1.150 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.318      ; 2.516      ;
; -1.149 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.313      ; 2.510      ;
; -1.147 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.329      ; 2.524      ;
; -1.143 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.333      ; 2.524      ;
; -1.140 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.341      ; 2.529      ;
; -1.136 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.309      ; 2.493      ;
; -1.136 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.319      ; 2.503      ;
; -1.135 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.327      ; 2.510      ;
; -1.133 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 2.517      ;
; -1.131 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.341      ; 2.520      ;
; -1.130 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.331      ; 2.509      ;
; -1.128 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.325      ; 2.501      ;
; -1.125 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.342      ; 2.515      ;
; -1.125 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 2.509      ;
; -1.125 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.316      ; 2.489      ;
; -1.123 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.308      ; 2.479      ;
; -1.121 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.341      ; 2.510      ;
; -1.118 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.315      ; 2.481      ;
; -1.114 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.337      ; 2.499      ;
; -1.111 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.342      ; 2.501      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.462 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.476      ; 1.192      ;
; 0.462 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.194      ;
; 0.466 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.202      ;
; 0.466 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.505      ; 1.225      ;
; 0.490 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.221      ;
; 0.507 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.238      ;
; 0.507 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.505      ; 1.266      ;
; 0.510 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.475      ; 1.239      ;
; 0.517 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.245      ;
; 0.520 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.503      ; 1.277      ;
; 0.535 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.492      ; 1.281      ;
; 0.548 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.479      ; 1.281      ;
; 0.548 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.474      ; 1.276      ;
; 0.553 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.846      ;
; 0.556 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.286      ;
; 0.557 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.506      ; 1.317      ;
; 0.560 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.292      ;
; 0.562 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.293      ;
; 0.569 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.476      ; 1.299      ;
; 0.577 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.307      ;
; 0.646 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.483      ; 1.383      ;
; 0.693 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.434      ;
; 0.714 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.450      ;
; 0.760 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.480      ; 1.494      ;
; 0.763 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.497      ;
; 0.785 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.518      ;
; 0.798 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.529      ;
; 0.808 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.501      ; 1.563      ;
; 0.814 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.474      ; 1.542      ;
; 0.830 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.561      ;
; 0.831 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.574      ;
; 0.832 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.563      ;
; 0.840 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.513      ; 1.607      ;
; 0.841 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.574      ;
; 0.841 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.492      ; 1.587      ;
; 0.842 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.568      ;
; 0.847 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.574      ;
; 0.862 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.593      ;
; 0.864 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.594      ;
; 0.868 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.490      ; 1.612      ;
; 0.870 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.596      ;
; 0.870 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.613      ;
; 0.873 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.471      ; 1.598      ;
; 0.878 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.605      ;
; 0.878 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.504      ; 1.636      ;
; 0.887 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.505      ; 1.646      ;
; 0.890 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.507      ; 1.651      ;
; 0.890 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.506      ; 1.650      ;
; 0.890 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.505      ; 1.649      ;
; 0.891 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.506      ; 1.651      ;
; 0.892 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.633      ;
; 0.894 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.507      ; 1.655      ;
; 0.894 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.654      ;
; 0.904 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.661      ;
; 0.908 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.640      ;
; 0.909 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.504      ; 1.667      ;
; 0.911 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.504      ; 1.669      ;
; 0.915 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.474      ; 1.643      ;
; 0.918 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.471      ; 1.643      ;
; 0.927 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.488      ; 1.669      ;
; 0.928 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.658      ;
; 0.952 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.488      ; 1.694      ;
; 0.987 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.727      ;
; 1.004 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.483      ; 1.741      ;
; 1.013 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.753      ;
; 1.021 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.776      ;
; 1.023 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.753      ;
; 1.024 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.505      ; 1.783      ;
; 1.024 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.762      ;
; 1.027 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.781      ;
; 1.032 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.507      ; 1.793      ;
; 1.037 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.772      ;
; 1.042 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.494      ; 1.790      ;
; 1.052 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.498      ; 1.804      ;
; 1.060 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.496      ; 1.810      ;
; 1.064 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.813      ;
; 1.066 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.809      ;
; 1.070 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.806      ;
; 1.074 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.829      ;
; 1.080 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.496      ; 1.830      ;
; 1.101 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.496      ; 1.851      ;
; 1.115 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.485      ; 1.854      ;
; 1.116 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.491      ; 1.861      ;
; 1.116 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.499      ; 1.869      ;
; 1.127 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.494      ; 1.875      ;
; 1.128 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.489      ; 1.871      ;
; 1.129 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.878      ;
; 1.130 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.884      ;
; 1.133 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.861      ;
; 1.135 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.875      ;
; 1.135 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.874      ;
; 1.138 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.487      ; 1.879      ;
; 1.139 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.906      ;
; 1.144 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.499      ; 1.897      ;
; 1.147 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.513      ; 1.914      ;
; 1.148 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.510      ; 1.912      ;
; 1.149 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.502      ; 1.905      ;
; 1.152 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.879      ;
; 1.153 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.494      ; 1.901      ;
; 1.157 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.488      ; 1.899      ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 349.53 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.861 ; -40.824           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.433 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -114.933                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.861 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.297      ; 3.197      ;
; -1.847 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.297      ; 3.183      ;
; -1.832 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.295      ; 3.166      ;
; -1.809 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.292      ; 3.140      ;
; -1.780 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.296      ; 3.115      ;
; -1.557 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.294      ; 2.890      ;
; -1.553 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.282      ; 2.874      ;
; -1.549 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.295      ; 2.883      ;
; -1.548 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.294      ; 2.881      ;
; -1.547 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.860      ;
; -1.528 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.282      ; 2.849      ;
; -1.526 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.295      ; 2.860      ;
; -1.507 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.829      ;
; -1.503 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 2.840      ;
; -1.500 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.276      ; 2.815      ;
; -1.496 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 2.834      ;
; -1.479 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.298      ; 2.816      ;
; -1.470 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.280      ; 2.789      ;
; -1.404 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.290      ; 2.733      ;
; -1.402 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 2.732      ;
; -1.365 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 2.695      ;
; -1.349 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.671      ;
; -1.348 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.296      ; 2.683      ;
; -1.334 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.656      ;
; -1.325 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.281      ; 2.645      ;
; -1.280 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 2.616      ;
; -1.271 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.304      ; 2.614      ;
; -1.240 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.289      ; 2.568      ;
; -1.233 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 2.563      ;
; -1.215 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.293      ; 2.547      ;
; -1.215 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.294      ; 2.548      ;
; -1.210 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.281      ; 2.530      ;
; -1.200 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.283      ; 2.522      ;
; -1.197 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.280      ; 2.516      ;
; -1.190 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.284      ; 2.513      ;
; -1.190 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.301      ; 2.530      ;
; -1.187 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.303      ; 2.529      ;
; -1.187 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.295      ; 2.521      ;
; -1.186 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.299      ; 2.524      ;
; -1.181 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.286      ; 2.506      ;
; -1.181 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.281      ; 2.501      ;
; -1.176 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 2.506      ;
; -1.176 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 2.518      ;
; -1.174 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.293      ; 2.506      ;
; -1.156 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.286      ; 2.481      ;
; -1.151 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.301      ; 2.491      ;
; -1.149 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 2.473      ;
; -1.146 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.468      ;
; -1.145 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.302      ; 2.486      ;
; -1.139 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.301      ; 2.479      ;
; -1.135 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.283      ; 2.457      ;
; -1.133 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.292      ; 2.464      ;
; -1.132 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.290      ; 2.461      ;
; -1.132 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 2.467      ;
; -1.131 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.282      ; 2.452      ;
; -1.131 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 2.469      ;
; -1.130 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.281      ; 2.450      ;
; -1.127 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 2.463      ;
; -1.126 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.301      ; 2.466      ;
; -1.125 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 2.442      ;
; -1.119 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 2.443      ;
; -1.117 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.279      ; 2.435      ;
; -1.114 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.294      ; 2.447      ;
; -1.111 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 2.443      ;
; -1.110 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.295      ; 2.444      ;
; -1.107 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.281      ; 2.427      ;
; -1.106 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.299      ; 2.444      ;
; -1.106 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.288      ; 2.433      ;
; -1.104 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.294      ; 2.437      ;
; -1.102 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.295      ; 2.436      ;
; -1.102 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.295      ; 2.436      ;
; -1.102 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.304      ; 2.445      ;
; -1.098 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.289      ; 2.426      ;
; -1.096 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.292      ; 2.427      ;
; -1.094 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.301      ; 2.434      ;
; -1.093 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.304      ; 2.436      ;
; -1.082 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.280      ; 2.401      ;
; -1.082 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.281      ; 2.402      ;
; -1.080 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.292      ; 2.411      ;
; -1.078 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 2.410      ;
; -1.075 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 2.407      ;
; -1.070 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 2.406      ;
; -1.068 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.292      ; 2.399      ;
; -1.066 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.293      ; 2.398      ;
; -1.065 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.287      ; 2.391      ;
; -1.064 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 2.381      ;
; -1.063 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 2.387      ;
; -1.063 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 2.398      ;
; -1.063 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.305      ; 2.407      ;
; -1.062 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.296      ; 2.397      ;
; -1.060 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.275      ; 2.374      ;
; -1.059 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.302      ; 2.400      ;
; -1.058 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.295      ; 2.392      ;
; -1.057 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.302      ; 2.398      ;
; -1.057 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 2.389      ;
; -1.054 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 2.396      ;
; -1.054 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.281      ; 2.374      ;
; -1.051 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.284      ; 2.374      ;
; -1.050 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 2.386      ;
; -1.048 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.303      ; 2.390      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.086      ;
; 0.436 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.089      ;
; 0.439 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.114      ;
; 0.440 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.095      ;
; 0.461 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 1.113      ;
; 0.477 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.130      ;
; 0.478 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.420      ; 1.128      ;
; 0.485 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.134      ;
; 0.493 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.168      ;
; 0.502 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.168      ;
; 0.502 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.177      ;
; 0.507 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.160      ;
; 0.515 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.167      ;
; 0.516 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.784      ;
; 0.517 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 1.169      ;
; 0.526 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.178      ;
; 0.526 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.179      ;
; 0.529 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.420      ; 1.179      ;
; 0.536 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.421      ; 1.187      ;
; 0.541 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.218      ;
; 0.591 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.250      ;
; 0.639 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.298      ;
; 0.660 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.315      ;
; 0.702 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.425      ; 1.357      ;
; 0.703 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.424      ; 1.357      ;
; 0.721 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.376      ;
; 0.735 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.388      ;
; 0.746 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.399      ;
; 0.750 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.421      ;
; 0.761 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.413      ;
; 0.763 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.426      ; 1.419      ;
; 0.770 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.431      ;
; 0.773 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.424      ; 1.427      ;
; 0.777 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.443      ;
; 0.779 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.420      ; 1.429      ;
; 0.779 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.431      ;
; 0.780 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.455      ; 1.465      ;
; 0.790 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.426      ; 1.446      ;
; 0.792 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.445      ;
; 0.800 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.435      ; 1.465      ;
; 0.802 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.434      ; 1.466      ;
; 0.803 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.421      ; 1.454      ;
; 0.808 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.420      ; 1.458      ;
; 0.814 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.462      ;
; 0.816 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.491      ;
; 0.822 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.499      ;
; 0.823 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.483      ;
; 0.825 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.450      ; 1.505      ;
; 0.825 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.506      ;
; 0.829 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.508      ;
; 0.829 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.448      ; 1.507      ;
; 0.831 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.508      ;
; 0.831 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.507      ;
; 0.838 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.421      ; 1.489      ;
; 0.841 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.516      ;
; 0.842 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.515      ;
; 0.849 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.524      ;
; 0.849 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.420      ; 1.499      ;
; 0.851 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.433      ; 1.514      ;
; 0.851 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.419      ; 1.500      ;
; 0.854 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.503      ;
; 0.866 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.528      ;
; 0.905 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.567      ;
; 0.912 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.571      ;
; 0.923 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.581      ;
; 0.930 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.602      ;
; 0.936 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.589      ;
; 0.937 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.614      ;
; 0.938 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.594      ;
; 0.941 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.612      ;
; 0.947 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 1.625      ;
; 0.948 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.618      ;
; 0.950 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.603      ;
; 0.964 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.636      ;
; 0.966 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.636      ;
; 0.970 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.638      ;
; 0.971 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.631      ;
; 0.973 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.635      ;
; 0.981 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.651      ;
; 0.984 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.656      ;
; 0.998 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.667      ;
; 1.017 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.431      ; 1.678      ;
; 1.020 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.435      ; 1.685      ;
; 1.021 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.694      ;
; 1.031 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.693      ;
; 1.033 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.699      ;
; 1.033 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.685      ;
; 1.033 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.695      ;
; 1.035 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.704      ;
; 1.036 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.694      ;
; 1.037 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.710      ;
; 1.042 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.433      ; 1.705      ;
; 1.047 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.728      ;
; 1.047 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.731      ;
; 1.052 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.721      ;
; 1.052 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.451      ; 1.733      ;
; 1.053 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.702      ;
; 1.056 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.723      ;
; 1.057 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.717      ;
; 1.058 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.724      ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.418 ; -6.283            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.156 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -50.561                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.418 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.146      ; 1.573      ;
; -0.416 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.574      ;
; -0.397 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.554      ;
; -0.394 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 1.548      ;
; -0.340 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.498      ;
; -0.280 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.436      ;
; -0.272 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.428      ;
; -0.270 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.146      ; 1.425      ;
; -0.247 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.147      ; 1.403      ;
; -0.242 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.136      ; 1.387      ;
; -0.238 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.142      ; 1.389      ;
; -0.237 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.396      ;
; -0.233 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 1.393      ;
; -0.231 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.389      ;
; -0.231 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.139      ; 1.379      ;
; -0.225 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.375      ;
; -0.219 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.143      ; 1.371      ;
; -0.218 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 1.377      ;
; -0.214 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 1.374      ;
; -0.213 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.372      ;
; -0.209 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 1.356      ;
; -0.207 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.146      ; 1.362      ;
; -0.204 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.140      ; 1.353      ;
; -0.198 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 1.351      ;
; -0.173 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.330      ;
; -0.171 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.154      ; 1.334      ;
; -0.169 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.326      ;
; -0.166 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.146      ; 1.321      ;
; -0.165 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.328      ;
; -0.165 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.153      ; 1.327      ;
; -0.154 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.139      ; 1.302      ;
; -0.154 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.154      ; 1.317      ;
; -0.154 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.141      ; 1.304      ;
; -0.154 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.148      ; 1.311      ;
; -0.152 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.309      ;
; -0.145 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.140      ; 1.294      ;
; -0.144 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.155      ; 1.308      ;
; -0.134 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 1.288      ;
; -0.132 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.155      ; 1.296      ;
; -0.131 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.290      ;
; -0.131 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.154      ; 1.294      ;
; -0.125 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 1.284      ;
; -0.120 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.153      ; 1.282      ;
; -0.120 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.283      ;
; -0.119 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.282      ;
; -0.118 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 1.272      ;
; -0.118 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.146      ; 1.273      ;
; -0.115 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.147      ; 1.271      ;
; -0.115 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.274      ;
; -0.115 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.155      ; 1.279      ;
; -0.113 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.269      ;
; -0.109 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.265      ;
; -0.107 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.141      ; 1.257      ;
; -0.107 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.137      ; 1.253      ;
; -0.105 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 1.265      ;
; -0.104 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.143      ; 1.256      ;
; -0.102 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 1.263      ;
; -0.096 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 1.249      ;
; -0.095 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 1.249      ;
; -0.093 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.156      ; 1.258      ;
; -0.093 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 1.240      ;
; -0.093 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 1.253      ;
; -0.091 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 1.253      ;
; -0.087 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.250      ;
; -0.084 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.155      ; 1.248      ;
; -0.083 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.241      ;
; -0.082 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.232      ;
; -0.082 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 1.242      ;
; -0.082 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 1.236      ;
; -0.078 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.156      ; 1.243      ;
; -0.077 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 1.239      ;
; -0.075 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.234      ;
; -0.074 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 1.235      ;
; -0.073 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.236      ;
; -0.072 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 1.231      ;
; -0.070 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.226      ;
; -0.070 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.157      ; 1.236      ;
; -0.070 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 1.230      ;
; -0.069 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.157      ; 1.235      ;
; -0.068 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.136      ; 1.213      ;
; -0.068 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.148      ; 1.225      ;
; -0.067 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.225      ;
; -0.065 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.139      ; 1.213      ;
; -0.065 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.222      ;
; -0.063 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 1.223      ;
; -0.063 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.219      ;
; -0.063 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.220      ;
; -0.062 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.142      ; 1.213      ;
; -0.062 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 1.220      ;
; -0.061 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.154      ; 1.224      ;
; -0.060 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.142      ; 1.211      ;
; -0.060 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.143      ; 1.212      ;
; -0.059 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 1.215      ;
; -0.058 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 1.217      ;
; -0.058 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.215      ;
; -0.057 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.148      ; 1.214      ;
; -0.056 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 1.214      ;
; -0.056 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.140      ; 1.205      ;
; -0.055 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 1.213      ;
; -0.055 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.142      ; 1.206      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.498      ;
; 0.163 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.493      ;
; 0.170 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.499      ;
; 0.178 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.504      ;
; 0.179 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.506      ;
; 0.180 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.505      ;
; 0.187 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.511      ;
; 0.188 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.514      ;
; 0.190 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.517      ;
; 0.191 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.525      ;
; 0.193 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.519      ;
; 0.195 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.537      ;
; 0.196 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.522      ;
; 0.196 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.538      ;
; 0.207 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.532      ;
; 0.211 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.536      ;
; 0.213 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.537      ;
; 0.213 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.556      ;
; 0.220 ; ta[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.234 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.568      ;
; 0.264 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.598      ;
; 0.280 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.609      ;
; 0.295 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.623      ;
; 0.298 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.629      ;
; 0.304 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.634      ;
; 0.305 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.631      ;
; 0.311 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.638      ;
; 0.313 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.641      ;
; 0.321 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.652      ;
; 0.323 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.652      ;
; 0.331 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.233      ; 0.668      ;
; 0.331 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.657      ;
; 0.332 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.663      ;
; 0.332 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.659      ;
; 0.334 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.664      ;
; 0.334 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.240      ; 0.678      ;
; 0.335 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.668      ;
; 0.336 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.668      ;
; 0.337 ; tb[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.671      ;
; 0.342 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.666      ;
; 0.347 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.672      ;
; 0.349 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.676      ;
; 0.351 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.693      ;
; 0.352 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 0.692      ;
; 0.353 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.694      ;
; 0.354 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.697      ;
; 0.354 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.240      ; 0.698      ;
; 0.357 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.240      ; 0.701      ;
; 0.357 ; tb[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.239      ; 0.700      ;
; 0.357 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.686      ;
; 0.358 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.701      ;
; 0.358 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.700      ;
; 0.358 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.680      ;
; 0.360 ; ta[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.701      ;
; 0.361 ; tb[6]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.702      ;
; 0.366 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.690      ;
; 0.368 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.695      ;
; 0.369 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.692      ;
; 0.369 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.696      ;
; 0.370 ; tb[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.702      ;
; 0.384 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.719      ;
; 0.392 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.726      ;
; 0.396 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.727      ;
; 0.399 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.733      ;
; 0.400 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.741      ;
; 0.413 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.745      ;
; 0.418 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.756      ;
; 0.419 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.750      ;
; 0.419 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.757      ;
; 0.420 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.748      ;
; 0.420 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.756      ;
; 0.420 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.753      ;
; 0.420 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.233      ; 0.757      ;
; 0.421 ; ta[3]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.748      ;
; 0.422 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.758      ;
; 0.425 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.761      ;
; 0.427 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 0.767      ;
; 0.430 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.764      ;
; 0.434 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.770      ;
; 0.439 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.770      ;
; 0.442 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.779      ;
; 0.442 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.772      ;
; 0.442 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.772      ;
; 0.449 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.779      ;
; 0.451 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.784      ;
; 0.454 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.243      ; 0.801      ;
; 0.456 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.793      ;
; 0.461 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.794      ;
; 0.461 ; ta[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.787      ;
; 0.461 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.790      ;
; 0.463 ; tb[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.809      ;
; 0.463 ; ta[0]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.808      ;
; 0.464 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.799      ;
; 0.465 ; tb[2]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.800      ;
; 0.466 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.801      ;
; 0.466 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.797      ;
; 0.466 ; ta[1]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.800      ;
; 0.468 ; ta[5]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.804      ;
; 0.468 ; tb[4]     ; altsyncram:rom_rtl_0|altsyncram_3o61:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.801      ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.028  ; 0.156 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -2.028  ; 0.156 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -45.07  ; 0.0   ; 0.0      ; 0.0     ; -114.933            ;
;  clk             ; -45.070 ; 0.000 ; N/A      ; N/A     ; -114.933            ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; da[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 393      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 393      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; da[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; da[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; db[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 09 11:54:50 2024
Info: Command: quartus_sta lab5_2 -c lab5_2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.028             -45.070 clk 
Info (332146): Worst-case hold slack is 0.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.462               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -114.933 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.861             -40.824 clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -114.933 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.418              -6.283 clk 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.561 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Wed Oct 09 11:54:53 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


