(module EXI_TO_220_Vertical_Heatsink_12x20x20mm (layer F.Cu) (tedit 5A20775D)
  (fp_text reference VAL** (at 0 1.0795) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value EXI_TO_220_Vertical_Heatsink_12x20x20mm (at 0 3.50012) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start 10 -3) (end 10 -15) (layer F.SilkS) (width 0.15))
  (fp_line (start 10 -15) (end 9 -15) (layer F.SilkS) (width 0.15))
  (fp_line (start 9 -15) (end 9 -4) (layer F.SilkS) (width 0.15))
  (fp_line (start 9 -4) (end -9 -4) (layer F.SilkS) (width 0.15))
  (fp_line (start -9 -4) (end -9 -15) (layer F.SilkS) (width 0.15))
  (fp_line (start -9 -15) (end -10 -15) (layer F.SilkS) (width 0.15))
  (fp_line (start -10 -15) (end -10 -3) (layer F.SilkS) (width 0.15))
  (fp_line (start -10 -3) (end -5 -3) (layer F.SilkS) (width 0.15))
  (fp_line (start 10 -3) (end 5 -3) (layer F.SilkS) (width 0.15))
  (fp_line (start -5.00126 -1.99898) (end 5.00126 -1.99898) (layer F.SilkS) (width 0.1))
  (fp_line (start 5.00126 1.99898) (end -5.00126 1.99898) (layer F.SilkS) (width 0.1))
  (fp_line (start -5.00126 1.99898) (end -5.00126 -2.99974) (layer F.SilkS) (width 0.1))
  (fp_line (start -5.00126 -2.99974) (end 5.00126 -2.99974) (layer F.SilkS) (width 0.1))
  (fp_line (start 5.00126 -2.99974) (end 5.00126 1.99898) (layer F.SilkS) (width 0.1))
  (pad 1 thru_hole oval (at -2.54 0) (size 1.99898 2.99974) (drill 1.30048) (layers *.Cu *.Mask F.SilkS))
  (pad 2 thru_hole oval (at 0 0) (size 1.99898 2.99974) (drill 1.30048) (layers *.Cu *.Mask F.SilkS))
  (pad 3 thru_hole oval (at 2.54 0) (size 1.99898 2.99974) (drill 1.30048) (layers *.Cu *.Mask F.SilkS))
  (model exi-transistores/LM7812-TO-220.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
