{
  "Top": "activation_accelerator",
  "RtlTop": "activation_accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "activation_accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in0": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in1": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "stage": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stage",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "config_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_op fmul -impl=maxdsp",
      "config_op fadd -impl=fulldsp",
      "config_op fsub -impl=fulldsp"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "activation_accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 49167",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "activation_accelerator",
    "Version": "1.0",
    "DisplayName": "Activation_accelerator",
    "Revision": "2114327091",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_activation_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/activation_accelerator.cpp",
      "..\/..\/activation_accelerator.h"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_add_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_lane_reduce.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_Ffa.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.vhd",
      "impl\/vhdl\/activation_accelerator_control_s_axi.vhd",
      "impl\/vhdl\/activation_accelerator_f32_to_bf16_array.vhd",
      "impl\/vhdl\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_generic_fmax_float_s.vhd",
      "impl\/vhdl\/activation_accelerator_gmem0_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem1_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem2_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_round_float32_to_bf16_ieee.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_16_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_32_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_square.vhd",
      "impl\/vhdl\/activation_accelerator_square_Pipeline_sum_square.vhd",
      "impl\/vhdl\/activation_accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_add_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_lane_reduce.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_Ffa.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_Ffa.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.v",
      "impl\/verilog\/activation_accelerator_control_s_axi.v",
      "impl\/verilog\/activation_accelerator_f32_to_bf16_array.v",
      "impl\/verilog\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_generic_fmax_float_s.v",
      "impl\/verilog\/activation_accelerator_gmem0_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem1_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem2_m_axi.v",
      "impl\/verilog\/activation_accelerator_round_float32_to_bf16_ieee.v",
      "impl\/verilog\/activation_accelerator_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_16_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_32_1_1.v",
      "impl\/verilog\/activation_accelerator_square.v",
      "impl\/verilog\/activation_accelerator_square_Pipeline_sum_square.v",
      "impl\/verilog\/activation_accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.mdd",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.tcl",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.yaml",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_hw.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_linux.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/activation_accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in0_1",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 31 to 0 of in0"
            }]
        },
        {
          "offset": "0x14",
          "name": "in0_2",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 63 to 32 of in0"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x20",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "stage",
          "access": "W",
          "description": "Data signal of stage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stage",
              "access": "W",
              "description": "Bit 31 to 0 of stage"
            }]
        },
        {
          "offset": "0x3c",
          "name": "config_r",
          "access": "W",
          "description": "Data signal of config_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_r",
              "access": "W",
              "description": "Bit 31 to 0 of config_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "stage"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "config"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in0"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in0"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in1"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "activation_accelerator",
      "BindInstances": "fdiv_32ns_32ns_32_9_no_dsp_1_U2921 faddfsub_32ns_32ns_32_4_full_dsp_1_U2820 fdiv_32ns_32ns_32_9_no_dsp_1_U2890 fdiv_32ns_32ns_32_9_no_dsp_1_U2891 fdiv_32ns_32ns_32_9_no_dsp_1_U2892 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 fdiv_32ns_32ns_32_9_no_dsp_1_U2904 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 fexp_32ns_32ns_32_8_full_dsp_1_U2995 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 fdiv_32ns_32ns_32_9_no_dsp_1_U2890 fdiv_32ns_32ns_32_9_no_dsp_1_U2891 fdiv_32ns_32ns_32_9_no_dsp_1_U2892 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 fexp_32ns_32ns_32_8_full_dsp_1_U2996 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 fdiv_32ns_32ns_32_9_no_dsp_1_U2911 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 fmul_32ns_32ns_32_3_max_dsp_1_U2873 fmul_32ns_32ns_32_3_max_dsp_1_U2879 fmul_32ns_32ns_32_3_max_dsp_1_U2871 fmul_32ns_32ns_32_3_max_dsp_1_U2877 fmul_32ns_32ns_32_3_max_dsp_1_U2864 fmul_32ns_32ns_32_3_max_dsp_1_U2884 fmul_32ns_32ns_32_3_max_dsp_1_U2881 fmul_32ns_32ns_32_3_max_dsp_1_U2882 fmul_32ns_32ns_32_3_max_dsp_1_U2888 fmul_32ns_32ns_32_3_max_dsp_1_U2861 fmul_32ns_32ns_32_3_max_dsp_1_U2867 fmul_32ns_32ns_32_3_max_dsp_1_U2887 fmul_32ns_32ns_32_3_max_dsp_1_U2865 fmul_32ns_32ns_32_3_max_dsp_1_U2880 fmul_32ns_32ns_32_3_max_dsp_1_U2858 fmul_32ns_32ns_32_3_max_dsp_1_U2878 fmul_32ns_32ns_32_3_max_dsp_1_U2860 fmul_32ns_32ns_32_3_max_dsp_1_U2866 fmul_32ns_32ns_32_3_max_dsp_1_U2875 fmul_32ns_32ns_32_3_max_dsp_1_U2883 fmul_32ns_32ns_32_3_max_dsp_1_U2869 fmul_32ns_32ns_32_3_max_dsp_1_U2862 fmul_32ns_32ns_32_3_max_dsp_1_U2859 fmul_32ns_32ns_32_3_max_dsp_1_U2889 fmul_32ns_32ns_32_3_max_dsp_1_U2886 fmul_32ns_32ns_32_3_max_dsp_1_U2876 fmul_32ns_32ns_32_3_max_dsp_1_U2868 fmul_32ns_32ns_32_3_max_dsp_1_U2885 fmul_32ns_32ns_32_3_max_dsp_1_U2870 fmul_32ns_32ns_32_3_max_dsp_1_U2872 fmul_32ns_32ns_32_3_max_dsp_1_U2863 fmul_32ns_32ns_32_3_max_dsp_1_U2874 fmul_32ns_32ns_32_3_max_dsp_1_U2873 fmul_32ns_32ns_32_3_max_dsp_1_U2879 fmul_32ns_32ns_32_3_max_dsp_1_U2871 fmul_32ns_32ns_32_3_max_dsp_1_U2877 fmul_32ns_32ns_32_3_max_dsp_1_U2864 fmul_32ns_32ns_32_3_max_dsp_1_U2884 fmul_32ns_32ns_32_3_max_dsp_1_U2881 fmul_32ns_32ns_32_3_max_dsp_1_U2882 fmul_32ns_32ns_32_3_max_dsp_1_U2888 fmul_32ns_32ns_32_3_max_dsp_1_U2861 fmul_32ns_32ns_32_3_max_dsp_1_U2867 fmul_32ns_32ns_32_3_max_dsp_1_U2887 fmul_32ns_32ns_32_3_max_dsp_1_U2865 fmul_32ns_32ns_32_3_max_dsp_1_U2880 fmul_32ns_32ns_32_3_max_dsp_1_U2858 fmul_32ns_32ns_32_3_max_dsp_1_U2878 fmul_32ns_32ns_32_3_max_dsp_1_U2860 fmul_32ns_32ns_32_3_max_dsp_1_U2866 fmul_32ns_32ns_32_3_max_dsp_1_U2875 fmul_32ns_32ns_32_3_max_dsp_1_U2883 fmul_32ns_32ns_32_3_max_dsp_1_U2869 fmul_32ns_32ns_32_3_max_dsp_1_U2862 fmul_32ns_32ns_32_3_max_dsp_1_U2859 fmul_32ns_32ns_32_3_max_dsp_1_U2889 fmul_32ns_32ns_32_3_max_dsp_1_U2886 fmul_32ns_32ns_32_3_max_dsp_1_U2876 fmul_32ns_32ns_32_3_max_dsp_1_U2868 fmul_32ns_32ns_32_3_max_dsp_1_U2885 fmul_32ns_32ns_32_3_max_dsp_1_U2870 fmul_32ns_32ns_32_3_max_dsp_1_U2872 fmul_32ns_32ns_32_3_max_dsp_1_U2863 fmul_32ns_32ns_32_3_max_dsp_1_U2874 faddfsub_32ns_32ns_32_4_full_dsp_1_U2852 faddfsub_32ns_32ns_32_4_full_dsp_1_U2809 fsqrt_32ns_32ns_32_8_no_dsp_1_U2922 faddfsub_32ns_32ns_32_4_full_dsp_1_U2855 faddfsub_32ns_32ns_32_4_full_dsp_1_U2815 fsqrt_32ns_32ns_32_8_no_dsp_1_U2923 faddfsub_32ns_32ns_32_4_full_dsp_1_U2848 faddfsub_32ns_32ns_32_4_full_dsp_1_U2807 fsqrt_32ns_32ns_32_8_no_dsp_1_U2924 faddfsub_32ns_32ns_32_4_full_dsp_1_U2841 faddfsub_32ns_32ns_32_4_full_dsp_1_U2813 fsqrt_32ns_32ns_32_8_no_dsp_1_U2925 faddfsub_32ns_32ns_32_4_full_dsp_1_U2845 faddfsub_32ns_32ns_32_4_full_dsp_1_U2800 fsqrt_32ns_32ns_32_8_no_dsp_1_U2926 faddfsub_32ns_32ns_32_4_full_dsp_1_U2838 faddfsub_32ns_32ns_32_4_full_dsp_1_U2820 fsqrt_32ns_32ns_32_8_no_dsp_1_U2927 faddfsub_32ns_32ns_32_4_full_dsp_1_U2853 faddfsub_32ns_32ns_32_4_full_dsp_1_U2817 fsqrt_32ns_32ns_32_8_no_dsp_1_U2928 faddfsub_32ns_32ns_32_4_full_dsp_1_U2840 faddfsub_32ns_32ns_32_4_full_dsp_1_U2818 fsqrt_32ns_32ns_32_8_no_dsp_1_U2929 faddfsub_32ns_32ns_32_4_full_dsp_1_U2837 faddfsub_32ns_32ns_32_4_full_dsp_1_U2824 fsqrt_32ns_32ns_32_8_no_dsp_1_U2930 faddfsub_32ns_32ns_32_4_full_dsp_1_U2846 faddfsub_32ns_32ns_32_4_full_dsp_1_U2797 fsqrt_32ns_32ns_32_8_no_dsp_1_U2931 faddfsub_32ns_32ns_32_4_full_dsp_1_U2849 faddfsub_32ns_32ns_32_4_full_dsp_1_U2803 fsqrt_32ns_32ns_32_8_no_dsp_1_U2932 faddfsub_32ns_32ns_32_4_full_dsp_1_U2850 faddfsub_32ns_32ns_32_4_full_dsp_1_U2823 fsqrt_32ns_32ns_32_8_no_dsp_1_U2933 faddfsub_32ns_32ns_32_4_full_dsp_1_U2847 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U2934 faddfsub_32ns_32ns_32_4_full_dsp_1_U2834 faddfsub_32ns_32ns_32_4_full_dsp_1_U2816 fsqrt_32ns_32ns_32_8_no_dsp_1_U2935 faddfsub_32ns_32ns_32_4_full_dsp_1_U2833 faddfsub_32ns_32ns_32_4_full_dsp_1_U2794 fsqrt_32ns_32ns_32_8_no_dsp_1_U2936 faddfsub_32ns_32ns_32_4_full_dsp_1_U2844 faddfsub_32ns_32ns_32_4_full_dsp_1_U2814 fsqrt_32ns_32ns_32_8_no_dsp_1_U2937 faddfsub_32ns_32ns_32_4_full_dsp_1_U2827 faddfsub_32ns_32ns_32_4_full_dsp_1_U2796 fsqrt_32ns_32ns_32_8_no_dsp_1_U2938 faddfsub_32ns_32ns_32_4_full_dsp_1_U2851 faddfsub_32ns_32ns_32_4_full_dsp_1_U2802 fsqrt_32ns_32ns_32_8_no_dsp_1_U2939 faddfsub_32ns_32ns_32_4_full_dsp_1_U2843 faddfsub_32ns_32ns_32_4_full_dsp_1_U2811 fsqrt_32ns_32ns_32_8_no_dsp_1_U2940 faddfsub_32ns_32ns_32_4_full_dsp_1_U2842 faddfsub_32ns_32ns_32_4_full_dsp_1_U2819 fsqrt_32ns_32ns_32_8_no_dsp_1_U2941 faddfsub_32ns_32ns_32_4_full_dsp_1_U2832 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U2942 faddfsub_32ns_32ns_32_4_full_dsp_1_U2830 faddfsub_32ns_32ns_32_4_full_dsp_1_U2798 fsqrt_32ns_32ns_32_8_no_dsp_1_U2943 faddfsub_32ns_32ns_32_4_full_dsp_1_U2831 faddfsub_32ns_32ns_32_4_full_dsp_1_U2795 fsqrt_32ns_32ns_32_8_no_dsp_1_U2944 faddfsub_32ns_32ns_32_4_full_dsp_1_U2829 faddfsub_32ns_32ns_32_4_full_dsp_1_U2825 fsqrt_32ns_32ns_32_8_no_dsp_1_U2945 faddfsub_32ns_32ns_32_4_full_dsp_1_U2828 faddfsub_32ns_32ns_32_4_full_dsp_1_U2822 fsqrt_32ns_32ns_32_8_no_dsp_1_U2946 faddfsub_32ns_32ns_32_4_full_dsp_1_U2836 faddfsub_32ns_32ns_32_4_full_dsp_1_U2812 fsqrt_32ns_32ns_32_8_no_dsp_1_U2947 faddfsub_32ns_32ns_32_4_full_dsp_1_U2835 faddfsub_32ns_32ns_32_4_full_dsp_1_U2804 fsqrt_32ns_32ns_32_8_no_dsp_1_U2948 faddfsub_32ns_32ns_32_4_full_dsp_1_U2856 faddfsub_32ns_32ns_32_4_full_dsp_1_U2821 fsqrt_32ns_32ns_32_8_no_dsp_1_U2949 faddfsub_32ns_32ns_32_4_full_dsp_1_U2854 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fsqrt_32ns_32ns_32_8_no_dsp_1_U2950 faddfsub_32ns_32ns_32_4_full_dsp_1_U2826 faddfsub_32ns_32ns_32_4_full_dsp_1_U2808 fsqrt_32ns_32ns_32_8_no_dsp_1_U2951 faddfsub_32ns_32ns_32_4_full_dsp_1_U2857 faddfsub_32ns_32ns_32_4_full_dsp_1_U2799 fsqrt_32ns_32ns_32_8_no_dsp_1_U2952 faddfsub_32ns_32ns_32_4_full_dsp_1_U2839 faddfsub_32ns_32ns_32_4_full_dsp_1_U2810 fsqrt_32ns_32ns_32_8_no_dsp_1_U2953 faddfsub_32ns_32ns_32_4_full_dsp_1_U2852 faddfsub_32ns_32ns_32_4_full_dsp_1_U2809 fsqrt_32ns_32ns_32_8_no_dsp_1_U2954 faddfsub_32ns_32ns_32_4_full_dsp_1_U2855 faddfsub_32ns_32ns_32_4_full_dsp_1_U2815 fsqrt_32ns_32ns_32_8_no_dsp_1_U2955 faddfsub_32ns_32ns_32_4_full_dsp_1_U2848 faddfsub_32ns_32ns_32_4_full_dsp_1_U2807 fsqrt_32ns_32ns_32_8_no_dsp_1_U2956 faddfsub_32ns_32ns_32_4_full_dsp_1_U2841 faddfsub_32ns_32ns_32_4_full_dsp_1_U2813 fsqrt_32ns_32ns_32_8_no_dsp_1_U2957 faddfsub_32ns_32ns_32_4_full_dsp_1_U2845 faddfsub_32ns_32ns_32_4_full_dsp_1_U2800 fsqrt_32ns_32ns_32_8_no_dsp_1_U2958 faddfsub_32ns_32ns_32_4_full_dsp_1_U2838 faddfsub_32ns_32ns_32_4_full_dsp_1_U2820 fsqrt_32ns_32ns_32_8_no_dsp_1_U2959 faddfsub_32ns_32ns_32_4_full_dsp_1_U2853 faddfsub_32ns_32ns_32_4_full_dsp_1_U2817 fsqrt_32ns_32ns_32_8_no_dsp_1_U2960 faddfsub_32ns_32ns_32_4_full_dsp_1_U2840 faddfsub_32ns_32ns_32_4_full_dsp_1_U2818 fsqrt_32ns_32ns_32_8_no_dsp_1_U2961 faddfsub_32ns_32ns_32_4_full_dsp_1_U2837 faddfsub_32ns_32ns_32_4_full_dsp_1_U2824 fsqrt_32ns_32ns_32_8_no_dsp_1_U2962 faddfsub_32ns_32ns_32_4_full_dsp_1_U2846 faddfsub_32ns_32ns_32_4_full_dsp_1_U2797 fsqrt_32ns_32ns_32_8_no_dsp_1_U2963 faddfsub_32ns_32ns_32_4_full_dsp_1_U2849 faddfsub_32ns_32ns_32_4_full_dsp_1_U2803 fsqrt_32ns_32ns_32_8_no_dsp_1_U2964 faddfsub_32ns_32ns_32_4_full_dsp_1_U2850 faddfsub_32ns_32ns_32_4_full_dsp_1_U2823 fsqrt_32ns_32ns_32_8_no_dsp_1_U2965 faddfsub_32ns_32ns_32_4_full_dsp_1_U2847 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U2966 faddfsub_32ns_32ns_32_4_full_dsp_1_U2834 faddfsub_32ns_32ns_32_4_full_dsp_1_U2816 fsqrt_32ns_32ns_32_8_no_dsp_1_U2967 faddfsub_32ns_32ns_32_4_full_dsp_1_U2833 faddfsub_32ns_32ns_32_4_full_dsp_1_U2794 fsqrt_32ns_32ns_32_8_no_dsp_1_U2968 faddfsub_32ns_32ns_32_4_full_dsp_1_U2844 faddfsub_32ns_32ns_32_4_full_dsp_1_U2814 fsqrt_32ns_32ns_32_8_no_dsp_1_U2969 faddfsub_32ns_32ns_32_4_full_dsp_1_U2827 faddfsub_32ns_32ns_32_4_full_dsp_1_U2796 fsqrt_32ns_32ns_32_8_no_dsp_1_U2970 faddfsub_32ns_32ns_32_4_full_dsp_1_U2851 faddfsub_32ns_32ns_32_4_full_dsp_1_U2802 fsqrt_32ns_32ns_32_8_no_dsp_1_U2971 faddfsub_32ns_32ns_32_4_full_dsp_1_U2843 faddfsub_32ns_32ns_32_4_full_dsp_1_U2811 fsqrt_32ns_32ns_32_8_no_dsp_1_U2972 faddfsub_32ns_32ns_32_4_full_dsp_1_U2842 faddfsub_32ns_32ns_32_4_full_dsp_1_U2819 fsqrt_32ns_32ns_32_8_no_dsp_1_U2973 faddfsub_32ns_32ns_32_4_full_dsp_1_U2832 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U2974 faddfsub_32ns_32ns_32_4_full_dsp_1_U2830 faddfsub_32ns_32ns_32_4_full_dsp_1_U2798 fsqrt_32ns_32ns_32_8_no_dsp_1_U2975 faddfsub_32ns_32ns_32_4_full_dsp_1_U2831 faddfsub_32ns_32ns_32_4_full_dsp_1_U2795 fsqrt_32ns_32ns_32_8_no_dsp_1_U2976 faddfsub_32ns_32ns_32_4_full_dsp_1_U2829 faddfsub_32ns_32ns_32_4_full_dsp_1_U2825 fsqrt_32ns_32ns_32_8_no_dsp_1_U2977 faddfsub_32ns_32ns_32_4_full_dsp_1_U2828 faddfsub_32ns_32ns_32_4_full_dsp_1_U2822 fsqrt_32ns_32ns_32_8_no_dsp_1_U2978 faddfsub_32ns_32ns_32_4_full_dsp_1_U2836 faddfsub_32ns_32ns_32_4_full_dsp_1_U2812 fsqrt_32ns_32ns_32_8_no_dsp_1_U2979 faddfsub_32ns_32ns_32_4_full_dsp_1_U2835 faddfsub_32ns_32ns_32_4_full_dsp_1_U2804 fsqrt_32ns_32ns_32_8_no_dsp_1_U2980 faddfsub_32ns_32ns_32_4_full_dsp_1_U2856 faddfsub_32ns_32ns_32_4_full_dsp_1_U2821 fsqrt_32ns_32ns_32_8_no_dsp_1_U2981 faddfsub_32ns_32ns_32_4_full_dsp_1_U2854 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fsqrt_32ns_32ns_32_8_no_dsp_1_U2982 faddfsub_32ns_32ns_32_4_full_dsp_1_U2826 faddfsub_32ns_32ns_32_4_full_dsp_1_U2808 fsqrt_32ns_32ns_32_8_no_dsp_1_U2983 faddfsub_32ns_32ns_32_4_full_dsp_1_U2857 faddfsub_32ns_32ns_32_4_full_dsp_1_U2799 fsqrt_32ns_32ns_32_8_no_dsp_1_U2984 faddfsub_32ns_32ns_32_4_full_dsp_1_U2839 faddfsub_32ns_32ns_32_4_full_dsp_1_U2810 fsqrt_32ns_32ns_32_8_no_dsp_1_U2985 icmp_ln369_fu_20681_p2 add_ln369_fu_20687_p2 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "activation_accelerator_Pipeline_gelu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_gelu_blocks_fu_13842",
          "BindInstances": "icmp_ln290_fu_11910_p2 add_ln290_fu_11916_p2 xor_ln307_63_fu_12775_p2 xor_ln307_fu_12810_p2 xor_ln307_64_fu_12845_p2 xor_ln307_65_fu_12880_p2 xor_ln307_66_fu_12915_p2 xor_ln307_67_fu_12950_p2 xor_ln307_68_fu_12985_p2 xor_ln307_69_fu_13020_p2 xor_ln307_70_fu_13055_p2 xor_ln307_71_fu_13090_p2 xor_ln307_72_fu_13125_p2 xor_ln307_73_fu_13160_p2 xor_ln307_74_fu_13195_p2 xor_ln307_75_fu_13230_p2 xor_ln307_76_fu_13265_p2 xor_ln307_77_fu_13300_p2 xor_ln307_78_fu_13335_p2 xor_ln307_79_fu_13370_p2 xor_ln307_80_fu_13405_p2 xor_ln307_81_fu_13440_p2 xor_ln307_82_fu_13475_p2 xor_ln307_83_fu_13510_p2 xor_ln307_84_fu_13545_p2 xor_ln307_85_fu_13580_p2 xor_ln307_86_fu_13615_p2 xor_ln307_87_fu_13650_p2 xor_ln307_88_fu_13685_p2 xor_ln307_89_fu_13720_p2 xor_ln307_90_fu_13755_p2 xor_ln307_91_fu_13790_p2 xor_ln307_92_fu_13825_p2 xor_ln307_93_fu_13860_p2 xor_ln307_94_fu_13895_p2 xor_ln307_95_fu_13930_p2 xor_ln307_96_fu_13965_p2 xor_ln307_97_fu_14000_p2 xor_ln307_98_fu_14035_p2 xor_ln307_99_fu_14070_p2 xor_ln307_100_fu_14105_p2 xor_ln307_101_fu_14140_p2 xor_ln307_102_fu_14175_p2 xor_ln307_103_fu_14210_p2 xor_ln307_104_fu_14245_p2 xor_ln307_105_fu_14280_p2 xor_ln307_106_fu_14315_p2 xor_ln307_107_fu_14350_p2 xor_ln307_108_fu_14385_p2 xor_ln307_109_fu_14420_p2 xor_ln307_110_fu_14455_p2 xor_ln307_111_fu_14490_p2 xor_ln307_112_fu_14525_p2 xor_ln307_113_fu_14560_p2 xor_ln307_114_fu_14595_p2 xor_ln307_115_fu_14630_p2 xor_ln307_116_fu_14665_p2 xor_ln307_117_fu_14700_p2 xor_ln307_118_fu_14735_p2 xor_ln307_119_fu_14770_p2 xor_ln307_120_fu_14805_p2 xor_ln307_121_fu_14840_p2 xor_ln307_122_fu_14875_p2 xor_ln307_123_fu_14910_p2 xor_ln307_124_fu_14945_p2 xor_ln307_125_fu_14980_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_add_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_add_blocks_fu_14102",
          "BindInstances": "icmp_ln325_fu_6519_p2 add_ln325_fu_6525_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_multiply_blocks_Multiply",
          "InstanceName": "grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_14490",
          "BindInstances": "icmp_ln450_fu_6519_p2 add_ln450_fu_6525_p2 fmul_32ns_32ns_32_3_max_dsp_1_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fmul_32ns_32ns_32_3_max_dsp_1_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fmul_32ns_32ns_32_3_max_dsp_1_U684 fmul_32ns_32ns_32_3_max_dsp_1_U704 fmul_32ns_32ns_32_3_max_dsp_1_U701 fmul_32ns_32ns_32_3_max_dsp_1_U702 fmul_32ns_32ns_32_3_max_dsp_1_U708 fmul_32ns_32ns_32_3_max_dsp_1_U681 fmul_32ns_32ns_32_3_max_dsp_1_U687 fmul_32ns_32ns_32_3_max_dsp_1_U707 fmul_32ns_32ns_32_3_max_dsp_1_U685 fmul_32ns_32ns_32_3_max_dsp_1_U700 fmul_32ns_32ns_32_3_max_dsp_1_U678 fmul_32ns_32ns_32_3_max_dsp_1_U698 fmul_32ns_32ns_32_3_max_dsp_1_U680 fmul_32ns_32ns_32_3_max_dsp_1_U686 fmul_32ns_32ns_32_3_max_dsp_1_U695 fmul_32ns_32ns_32_3_max_dsp_1_U703 fmul_32ns_32ns_32_3_max_dsp_1_U689 fmul_32ns_32ns_32_3_max_dsp_1_U682 fmul_32ns_32ns_32_3_max_dsp_1_U679 fmul_32ns_32ns_32_3_max_dsp_1_U709 fmul_32ns_32ns_32_3_max_dsp_1_U706 fmul_32ns_32ns_32_3_max_dsp_1_U696 fmul_32ns_32ns_32_3_max_dsp_1_U688 fmul_32ns_32ns_32_3_max_dsp_1_U705 fmul_32ns_32ns_32_3_max_dsp_1_U690 fmul_32ns_32ns_32_3_max_dsp_1_U692 fmul_32ns_32ns_32_3_max_dsp_1_U683 fmul_32ns_32ns_32_3_max_dsp_1_U694 fmul_32ns_32ns_32_3_max_dsp_1_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fmul_32ns_32ns_32_3_max_dsp_1_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fmul_32ns_32ns_32_3_max_dsp_1_U684 fmul_32ns_32ns_32_3_max_dsp_1_U704 fmul_32ns_32ns_32_3_max_dsp_1_U701 fmul_32ns_32ns_32_3_max_dsp_1_U702 fmul_32ns_32ns_32_3_max_dsp_1_U708 fmul_32ns_32ns_32_3_max_dsp_1_U681 fmul_32ns_32ns_32_3_max_dsp_1_U687 fmul_32ns_32ns_32_3_max_dsp_1_U707 fmul_32ns_32ns_32_3_max_dsp_1_U685 fmul_32ns_32ns_32_3_max_dsp_1_U700 fmul_32ns_32ns_32_3_max_dsp_1_U678 fmul_32ns_32ns_32_3_max_dsp_1_U698 fmul_32ns_32ns_32_3_max_dsp_1_U680 fmul_32ns_32ns_32_3_max_dsp_1_U686 fmul_32ns_32ns_32_3_max_dsp_1_U695 fmul_32ns_32ns_32_3_max_dsp_1_U703 fmul_32ns_32ns_32_3_max_dsp_1_U689 fmul_32ns_32ns_32_3_max_dsp_1_U682 fmul_32ns_32ns_32_3_max_dsp_1_U679 fmul_32ns_32ns_32_3_max_dsp_1_U709 fmul_32ns_32ns_32_3_max_dsp_1_U706 fmul_32ns_32ns_32_3_max_dsp_1_U696 fmul_32ns_32ns_32_3_max_dsp_1_U688 fmul_32ns_32ns_32_3_max_dsp_1_U705 fmul_32ns_32ns_32_3_max_dsp_1_U690 fmul_32ns_32ns_32_3_max_dsp_1_U692 fmul_32ns_32ns_32_3_max_dsp_1_U683 fmul_32ns_32ns_32_3_max_dsp_1_U694"
        },
        {
          "ModuleName": "square",
          "InstanceName": "grp_square_fu_14878",
          "BindInstances": "fdiv_32ns_32ns_32_9_no_dsp_1_U1053 fdiv_32ns_32ns_32_9_no_dsp_1_U1054 fdiv_32ns_32ns_32_9_no_dsp_1_U1055 fdiv_32ns_32ns_32_9_no_dsp_1_U1056 fdiv_32ns_32ns_32_9_no_dsp_1_U1057 fdiv_32ns_32ns_32_9_no_dsp_1_U1058 fdiv_32ns_32ns_32_9_no_dsp_1_U1059 fdiv_32ns_32ns_32_9_no_dsp_1_U1060 fdiv_32ns_32ns_32_9_no_dsp_1_U1061 fdiv_32ns_32ns_32_9_no_dsp_1_U1062 fdiv_32ns_32ns_32_9_no_dsp_1_U1063 fdiv_32ns_32ns_32_9_no_dsp_1_U1064 fdiv_32ns_32ns_32_9_no_dsp_1_U1065 fdiv_32ns_32ns_32_9_no_dsp_1_U1066 fdiv_32ns_32ns_32_9_no_dsp_1_U1067 fdiv_32ns_32ns_32_9_no_dsp_1_U1068 fdiv_32ns_32ns_32_9_no_dsp_1_U1069 fdiv_32ns_32ns_32_9_no_dsp_1_U1070 fdiv_32ns_32ns_32_9_no_dsp_1_U1071 fdiv_32ns_32ns_32_9_no_dsp_1_U1072 fdiv_32ns_32ns_32_9_no_dsp_1_U1073 fdiv_32ns_32ns_32_9_no_dsp_1_U1074 fdiv_32ns_32ns_32_9_no_dsp_1_U1075 fdiv_32ns_32ns_32_9_no_dsp_1_U1076 fdiv_32ns_32ns_32_9_no_dsp_1_U1077 fdiv_32ns_32ns_32_9_no_dsp_1_U1078 fdiv_32ns_32ns_32_9_no_dsp_1_U1079 fdiv_32ns_32ns_32_9_no_dsp_1_U1080 fdiv_32ns_32ns_32_9_no_dsp_1_U1081 fdiv_32ns_32ns_32_9_no_dsp_1_U1082 fdiv_32ns_32ns_32_9_no_dsp_1_U1083 fdiv_32ns_32ns_32_9_no_dsp_1_U1084 fdiv_32ns_32ns_32_9_no_dsp_1_U1085 fdiv_32ns_32ns_32_9_no_dsp_1_U1086 fdiv_32ns_32ns_32_9_no_dsp_1_U1087 fdiv_32ns_32ns_32_9_no_dsp_1_U1088 fdiv_32ns_32ns_32_9_no_dsp_1_U1089 fdiv_32ns_32ns_32_9_no_dsp_1_U1090 fdiv_32ns_32ns_32_9_no_dsp_1_U1091 fdiv_32ns_32ns_32_9_no_dsp_1_U1092 fdiv_32ns_32ns_32_9_no_dsp_1_U1093 fdiv_32ns_32ns_32_9_no_dsp_1_U1094 fdiv_32ns_32ns_32_9_no_dsp_1_U1095 fdiv_32ns_32ns_32_9_no_dsp_1_U1096 fdiv_32ns_32ns_32_9_no_dsp_1_U1097 fdiv_32ns_32ns_32_9_no_dsp_1_U1098 fdiv_32ns_32ns_32_9_no_dsp_1_U1099 fdiv_32ns_32ns_32_9_no_dsp_1_U1100 fdiv_32ns_32ns_32_9_no_dsp_1_U1101 fdiv_32ns_32ns_32_9_no_dsp_1_U1102 fdiv_32ns_32ns_32_9_no_dsp_1_U1103 fdiv_32ns_32ns_32_9_no_dsp_1_U1104 fdiv_32ns_32ns_32_9_no_dsp_1_U1105 fdiv_32ns_32ns_32_9_no_dsp_1_U1106 fdiv_32ns_32ns_32_9_no_dsp_1_U1107 fdiv_32ns_32ns_32_9_no_dsp_1_U1108 fdiv_32ns_32ns_32_9_no_dsp_1_U1109 fdiv_32ns_32ns_32_9_no_dsp_1_U1110 fdiv_32ns_32ns_32_9_no_dsp_1_U1111 fdiv_32ns_32ns_32_9_no_dsp_1_U1112 fdiv_32ns_32ns_32_9_no_dsp_1_U1113 fdiv_32ns_32ns_32_9_no_dsp_1_U1114 fdiv_32ns_32ns_32_9_no_dsp_1_U1115 fdiv_32ns_32ns_32_9_no_dsp_1_U1116",
          "Instances": [{
              "ModuleName": "square_Pipeline_sum_square",
              "InstanceName": "grp_square_Pipeline_sum_square_fu_392",
              "BindInstances": "icmp_ln329_fu_2246_p2 add_ln329_fu_2252_p2 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910"
            }]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_silu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_silu_blocks_fu_15010",
          "BindInstances": "icmp_ln129_fu_6950_p2 add_ln129_fu_6956_p2 xor_ln142_63_fu_7043_p2 xor_ln142_fu_7076_p2 xor_ln142_64_fu_7109_p2 xor_ln142_65_fu_7142_p2 xor_ln142_66_fu_7175_p2 xor_ln142_67_fu_7208_p2 xor_ln142_68_fu_7241_p2 xor_ln142_69_fu_7274_p2 xor_ln142_70_fu_7307_p2 xor_ln142_71_fu_7340_p2 xor_ln142_72_fu_7373_p2 xor_ln142_73_fu_7406_p2 xor_ln142_74_fu_7439_p2 xor_ln142_75_fu_7472_p2 xor_ln142_76_fu_7505_p2 xor_ln142_77_fu_7538_p2 xor_ln142_78_fu_7571_p2 xor_ln142_79_fu_7604_p2 xor_ln142_80_fu_7637_p2 xor_ln142_81_fu_7670_p2 xor_ln142_82_fu_7703_p2 xor_ln142_83_fu_7736_p2 xor_ln142_84_fu_7769_p2 xor_ln142_85_fu_7802_p2 xor_ln142_86_fu_7835_p2 xor_ln142_87_fu_7868_p2 xor_ln142_88_fu_7901_p2 xor_ln142_89_fu_7934_p2 xor_ln142_90_fu_7967_p2 xor_ln142_91_fu_8000_p2 xor_ln142_92_fu_8033_p2 xor_ln142_93_fu_8066_p2 xor_ln142_94_fu_8475_p2 xor_ln142_95_fu_8494_p2 xor_ln142_96_fu_8513_p2 xor_ln142_97_fu_8532_p2 xor_ln142_98_fu_8551_p2 xor_ln142_99_fu_8570_p2 xor_ln142_100_fu_8589_p2 xor_ln142_101_fu_8608_p2 xor_ln142_102_fu_8627_p2 xor_ln142_103_fu_8646_p2 xor_ln142_104_fu_8665_p2 xor_ln142_105_fu_8684_p2 xor_ln142_106_fu_8703_p2 xor_ln142_107_fu_8722_p2 xor_ln142_108_fu_8741_p2 xor_ln142_109_fu_8760_p2 xor_ln142_110_fu_8779_p2 xor_ln142_111_fu_8798_p2 xor_ln142_112_fu_8817_p2 xor_ln142_113_fu_8836_p2 xor_ln142_114_fu_8855_p2 xor_ln142_115_fu_8874_p2 xor_ln142_116_fu_8893_p2 xor_ln142_117_fu_8912_p2 xor_ln142_118_fu_8931_p2 xor_ln142_119_fu_8950_p2 xor_ln142_120_fu_8969_p2 xor_ln142_121_fu_8988_p2 xor_ln142_122_fu_9007_p2 xor_ln142_123_fu_9026_p2 xor_ln142_124_fu_9045_p2 xor_ln142_125_fu_9064_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_2_store",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_2_store_fu_15270",
          "BindInstances": "icmp_ln571_fu_1210_p2 add_ln571_fu_1216_p2 add_ln571_1_fu_1225_p2 icmp_ln571_1_fu_1231_p2 select_ln571_fu_1237_p3 add_ln571_2_fu_1326_p2 sparsemux_129_6_16_1_1_U1"
        },
        {
          "ModuleName": "f32_to_bf16_array",
          "InstanceName": "grp_f32_to_bf16_array_fu_15405",
          "BindInstances": "icmp_ln78_fu_8699_p2 add_ln78_fu_8705_p2 icmp_ln78_1_fu_8711_p2 add_ln78_1_fu_8717_p2 select_ln78_fu_8731_p3 icmp_ln84_fu_8807_p2 tmp_s_round_float32_to_bf16_ieee_fu_2241_x_in tmp_2_round_float32_to_bf16_ieee_fu_2247_x_in tmp_4_round_float32_to_bf16_ieee_fu_2239_x_in tmp_6_round_float32_to_bf16_ieee_fu_2245_x_in tmp_8_round_float32_to_bf16_ieee_fu_2232_x_in tmp_1_round_float32_to_bf16_ieee_fu_2252_x_in tmp_3_round_float32_to_bf16_ieee_fu_2249_x_in tmp_5_round_float32_to_bf16_ieee_fu_2250_x_in tmp_7_round_float32_to_bf16_ieee_fu_2256_x_in tmp_9_round_float32_to_bf16_ieee_fu_2229_x_in tmp_10_round_float32_to_bf16_ieee_fu_2235_x_in tmp_11_round_float32_to_bf16_ieee_fu_2255_x_in tmp_12_round_float32_to_bf16_ieee_fu_2233_x_in tmp_13_round_float32_to_bf16_ieee_fu_2248_x_in tmp_14_round_float32_to_bf16_ieee_fu_2226_x_in tmp_15_round_float32_to_bf16_ieee_fu_2246_x_in tmp_16_round_float32_to_bf16_ieee_fu_2228_x_in tmp_17_round_float32_to_bf16_ieee_fu_2234_x_in tmp_18_round_float32_to_bf16_ieee_fu_2243_x_in tmp_19_round_float32_to_bf16_ieee_fu_2251_x_in tmp_20_round_float32_to_bf16_ieee_fu_2237_x_in tmp_21_round_float32_to_bf16_ieee_fu_2230_x_in tmp_22_round_float32_to_bf16_ieee_fu_2227_x_in tmp_23_round_float32_to_bf16_ieee_fu_2257_x_in tmp_24_round_float32_to_bf16_ieee_fu_2254_x_in tmp_25_round_float32_to_bf16_ieee_fu_2244_x_in tmp_26_round_float32_to_bf16_ieee_fu_2236_x_in tmp_27_round_float32_to_bf16_ieee_fu_2253_x_in tmp_28_round_float32_to_bf16_ieee_fu_2238_x_in tmp_29_round_float32_to_bf16_ieee_fu_2240_x_in tmp_30_round_float32_to_bf16_ieee_fu_2231_x_in tmp_31_round_float32_to_bf16_ieee_fu_2242_x_in",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_s_round_float32_to_bf16_ieee_fu_2241",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_2_round_float32_to_bf16_ieee_fu_2247",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_4_round_float32_to_bf16_ieee_fu_2239",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_6_round_float32_to_bf16_ieee_fu_2245",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_8_round_float32_to_bf16_ieee_fu_2232",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_1_round_float32_to_bf16_ieee_fu_2252",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_3_round_float32_to_bf16_ieee_fu_2249",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_5_round_float32_to_bf16_ieee_fu_2250",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_7_round_float32_to_bf16_ieee_fu_2256",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_9_round_float32_to_bf16_ieee_fu_2229",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_10_round_float32_to_bf16_ieee_fu_2235",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_11_round_float32_to_bf16_ieee_fu_2255",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_12_round_float32_to_bf16_ieee_fu_2233",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_13_round_float32_to_bf16_ieee_fu_2248",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_14_round_float32_to_bf16_ieee_fu_2226",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_15_round_float32_to_bf16_ieee_fu_2246",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_16_round_float32_to_bf16_ieee_fu_2228",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_17_round_float32_to_bf16_ieee_fu_2234",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_18_round_float32_to_bf16_ieee_fu_2243",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_19_round_float32_to_bf16_ieee_fu_2251",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_20_round_float32_to_bf16_ieee_fu_2237",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_21_round_float32_to_bf16_ieee_fu_2230",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_22_round_float32_to_bf16_ieee_fu_2227",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_23_round_float32_to_bf16_ieee_fu_2257",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_24_round_float32_to_bf16_ieee_fu_2254",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_25_round_float32_to_bf16_ieee_fu_2244",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_26_round_float32_to_bf16_ieee_fu_2236",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_27_round_float32_to_bf16_ieee_fu_2253",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_28_round_float32_to_bf16_ieee_fu_2238",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_29_round_float32_to_bf16_ieee_fu_2240",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_30_round_float32_to_bf16_ieee_fu_2231",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_31_round_float32_to_bf16_ieee_fu_2242",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_15665",
          "BindInstances": "icmp_ln177_fu_1850_p2 add_ln177_fu_1856_p2 sparsemux_129_6_32_1_1_U1183"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_normalize_blocks_rms_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_15797",
          "BindInstances": "icmp_ln185_fu_2732_p2 add_ln185_fu_2738_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U1345 fdiv_32ns_32ns_32_9_no_dsp_1_U1346 fdiv_32ns_32ns_32_9_no_dsp_1_U1347 fdiv_32ns_32ns_32_9_no_dsp_1_U1348 fdiv_32ns_32ns_32_9_no_dsp_1_U1349 fdiv_32ns_32ns_32_9_no_dsp_1_U1350 fdiv_32ns_32ns_32_9_no_dsp_1_U1351 fdiv_32ns_32ns_32_9_no_dsp_1_U1352 fdiv_32ns_32ns_32_9_no_dsp_1_U1353 fdiv_32ns_32ns_32_9_no_dsp_1_U1354 fdiv_32ns_32ns_32_9_no_dsp_1_U1355 fdiv_32ns_32ns_32_9_no_dsp_1_U1356 fdiv_32ns_32ns_32_9_no_dsp_1_U1357 fdiv_32ns_32ns_32_9_no_dsp_1_U1358 fdiv_32ns_32ns_32_9_no_dsp_1_U1359 fdiv_32ns_32ns_32_9_no_dsp_1_U1360 fdiv_32ns_32ns_32_9_no_dsp_1_U1361 fdiv_32ns_32ns_32_9_no_dsp_1_U1362 fdiv_32ns_32ns_32_9_no_dsp_1_U1363 fdiv_32ns_32ns_32_9_no_dsp_1_U1364 fdiv_32ns_32ns_32_9_no_dsp_1_U1365 fdiv_32ns_32ns_32_9_no_dsp_1_U1366 fdiv_32ns_32ns_32_9_no_dsp_1_U1367 fdiv_32ns_32ns_32_9_no_dsp_1_U1368 fdiv_32ns_32ns_32_9_no_dsp_1_U1369 fdiv_32ns_32ns_32_9_no_dsp_1_U1370 fdiv_32ns_32ns_32_9_no_dsp_1_U1371 fdiv_32ns_32ns_32_9_no_dsp_1_U1372 fdiv_32ns_32ns_32_9_no_dsp_1_U1373 fdiv_32ns_32ns_32_9_no_dsp_1_U1374 fdiv_32ns_32ns_32_9_no_dsp_1_U1375 fdiv_32ns_32ns_32_9_no_dsp_1_U1376"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_mean_blocks_layer_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_16121",
          "BindInstances": "icmp_ln234_fu_5563_p2 add_ln234_fu_5569_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_normalize_blocks_layer_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_16317",
          "BindInstances": "icmp_ln264_fu_6713_p2 add_ln264_fu_6719_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_lane_reduce",
          "InstanceName": "grp_activation_accelerator_Pipeline_lane_reduce_fu_16705",
          "BindInstances": "first_iter_0_fu_2312_p2 icmp_ln381_fu_2318_p2 select_ln381_fu_2335_p3 max_row_95_generic_fmax_float_s_fu_1972_x select_ln381_1_fu_2363_p3 select_ln381_2_fu_2383_p3 select_ln381_3_fu_2403_p3 select_ln381_4_fu_2423_p3 select_ln381_5_fu_2443_p3 select_ln381_6_fu_2463_p3 select_ln381_7_fu_2483_p3 select_ln381_8_fu_2503_p3 select_ln381_9_fu_2523_p3 select_ln381_10_fu_2543_p3 select_ln381_11_fu_2563_p3 select_ln381_12_fu_2583_p3 select_ln381_13_fu_2603_p3 select_ln381_14_fu_2623_p3 select_ln381_15_fu_2643_p3 select_ln381_16_fu_2663_p3 select_ln381_17_fu_2683_p3 select_ln381_18_fu_2703_p3 select_ln381_19_fu_2723_p3 select_ln381_20_fu_2743_p3 select_ln381_21_fu_2763_p3 select_ln381_22_fu_2783_p3 select_ln381_23_fu_2803_p3 select_ln381_24_fu_2823_p3 select_ln381_25_fu_2843_p3 select_ln381_26_fu_2863_p3 select_ln381_27_fu_2883_p3 select_ln381_28_fu_2903_p3 select_ln381_29_fu_2923_p3 select_ln381_30_fu_2943_p3 select_ln381_31_fu_2963_p3 max_row_64_generic_fmax_float_s_fu_1980_x max_row_65_generic_fmax_float_s_fu_1988_x max_row_66_generic_fmax_float_s_fu_1996_x max_row_67_generic_fmax_float_s_fu_2004_x max_row_68_generic_fmax_float_s_fu_2012_x max_row_69_generic_fmax_float_s_fu_2020_x max_row_70_generic_fmax_float_s_fu_2028_x max_row_71_generic_fmax_float_s_fu_2036_x max_row_72_generic_fmax_float_s_fu_2044_x max_row_73_generic_fmax_float_s_fu_2052_x max_row_74_generic_fmax_float_s_fu_2060_x max_row_75_generic_fmax_float_s_fu_2068_x max_row_76_generic_fmax_float_s_fu_2076_x max_row_77_generic_fmax_float_s_fu_2084_x max_row_78_generic_fmax_float_s_fu_2092_x max_row_79_generic_fmax_float_s_fu_2100_x max_row_80_generic_fmax_float_s_fu_2108_x max_row_81_generic_fmax_float_s_fu_2116_x max_row_82_generic_fmax_float_s_fu_2124_x max_row_83_generic_fmax_float_s_fu_2132_x max_row_84_generic_fmax_float_s_fu_2140_x max_row_85_generic_fmax_float_s_fu_2148_x max_row_86_generic_fmax_float_s_fu_2156_x max_row_87_generic_fmax_float_s_fu_2164_x max_row_88_generic_fmax_float_s_fu_2172_x max_row_89_generic_fmax_float_s_fu_2180_x max_row_90_generic_fmax_float_s_fu_2188_x max_row_91_generic_fmax_float_s_fu_2196_x max_row_92_generic_fmax_float_s_fu_2204_x max_row_93_generic_fmax_float_s_fu_2212_x max_row_94_generic_fmax_float_s_fu_2220_x add_ln374_fu_2324_p2",
          "Instances": [
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_95_generic_fmax_float_s_fu_1972",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_64_generic_fmax_float_s_fu_1980",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_65_generic_fmax_float_s_fu_1988",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_66_generic_fmax_float_s_fu_1996",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_67_generic_fmax_float_s_fu_2004",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_68_generic_fmax_float_s_fu_2012",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_69_generic_fmax_float_s_fu_2020",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_70_generic_fmax_float_s_fu_2028",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_71_generic_fmax_float_s_fu_2036",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_72_generic_fmax_float_s_fu_2044",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_73_generic_fmax_float_s_fu_2052",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_74_generic_fmax_float_s_fu_2060",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_75_generic_fmax_float_s_fu_2068",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_76_generic_fmax_float_s_fu_2076",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_77_generic_fmax_float_s_fu_2084",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_78_generic_fmax_float_s_fu_2092",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_79_generic_fmax_float_s_fu_2100",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_80_generic_fmax_float_s_fu_2108",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_81_generic_fmax_float_s_fu_2116",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_82_generic_fmax_float_s_fu_2124",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_83_generic_fmax_float_s_fu_2132",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_84_generic_fmax_float_s_fu_2140",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_85_generic_fmax_float_s_fu_2148",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_86_generic_fmax_float_s_fu_2156",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_87_generic_fmax_float_s_fu_2164",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_88_generic_fmax_float_s_fu_2172",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_89_generic_fmax_float_s_fu_2180",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_90_generic_fmax_float_s_fu_2188",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_91_generic_fmax_float_s_fu_2196",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_92_generic_fmax_float_s_fu_2204",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_93_generic_fmax_float_s_fu_2212",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            },
            {
              "ModuleName": "generic_fmax_float_s",
              "InstanceName": "max_row_94_generic_fmax_float_s_fu_2220",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U2049"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_final",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_final_fu_16902",
          "BindInstances": "icmp_ln413_fu_2878_p2 add_ln413_fu_2884_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load0",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load0_fu_17226",
          "BindInstances": "icmp_ln518_fu_1191_p2 add_ln518_fu_1197_p2 add_ln518_1_fu_1217_p2 add_ln518_2_fu_1312_p2 icmp_ln518_1_fu_1318_p2 select_ln518_fu_1324_p3"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load1",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load1_fu_17361",
          "BindInstances": "icmp_ln522_fu_1191_p2 add_ln522_fu_1197_p2 add_ln522_1_fu_1217_p2 add_ln522_2_fu_1312_p2 icmp_ln522_1_fu_1318_p2 select_ln522_fu_1324_p3"
        }
      ]
    },
    "Info": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "round_float32_to_bf16_ieee": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "f32_to_bf16_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_add_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "square_Pipeline_sum_square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_normalize_blocks_rms_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_mean_blocks_layer_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_normalize_blocks_layer_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_fmax_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_lane_reduce": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "Latency": {
          "LatencyBest": "49156",
          "LatencyAvg": "49156",
          "LatencyWorst": "49156",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_2_store",
            "TripCount": "49152",
            "Latency": "49154",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "88",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "Latency": {
          "LatencyBest": "1563",
          "LatencyAvg": "1563",
          "LatencyWorst": "1563",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "gelu_blocks",
            "TripCount": "768",
            "Latency": "1561",
            "PipelineII": "2",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "12402",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "4543",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "round_float32_to_bf16_ieee": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.905"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "205",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "f32_to_bf16_array": {
        "Latency": {
          "LatencyBest": "1538",
          "LatencyAvg": "1538",
          "LatencyWorst": "1538",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.828"
        },
        "Loops": [{
            "Name": "pack_rows",
            "TripCount": "1536",
            "Latency": "1536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "7722",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_add_blocks": {
        "Latency": {
          "LatencyBest": "1543",
          "LatencyAvg": "1543",
          "LatencyWorst": "1543",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.437"
        },
        "Loops": [{
            "Name": "add_blocks",
            "TripCount": "768",
            "Latency": "1541",
            "PipelineII": "2",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "3166",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1023",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "Latency": {
          "LatencyBest": "1542",
          "LatencyAvg": "1542",
          "LatencyWorst": "1542",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "multiply_blocks_Multiply",
            "TripCount": "768",
            "Latency": "1540",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "7263",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "5370",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "square_Pipeline_sum_square": {
        "Latency": {
          "LatencyBest": "4617",
          "LatencyAvg": "4617",
          "LatencyWorst": "4617",
          "PipelineII": "4614",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "sum_square",
            "TripCount": "768",
            "Latency": "4615",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "55",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "9048",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "6131",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "square": {
        "Latency": {
          "LatencyBest": "4627",
          "LatencyAvg": "4627",
          "LatencyWorst": "4627",
          "PipelineII": "4627",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Area": {
          "DSP": "55",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "11108",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "6772",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3": {
        "Latency": {
          "LatencyBest": "77",
          "LatencyAvg": "77",
          "LatencyWorst": "77",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.004"
        },
        "Loops": [{
            "Name": "rms_calculate_loop_rms_norm3",
            "TripCount": "64",
            "Latency": "75",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "2343",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "980",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_normalize_blocks_rms_norm3": {
        "Latency": {
          "LatencyBest": "780",
          "LatencyAvg": "780",
          "LatencyWorst": "780",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "normalize_blocks_rms_norm3",
            "TripCount": "768",
            "Latency": "778",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "3179",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "104",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_mean_blocks_layer_norm3": {
        "Latency": {
          "LatencyBest": "2309",
          "LatencyAvg": "2309",
          "LatencyWorst": "2309",
          "PipelineII": "2307",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.864"
        },
        "Loops": [{
            "Name": "mean_blocks_layer_norm3",
            "TripCount": "768",
            "Latency": "2307",
            "PipelineII": "3",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "3091",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2167",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_normalize_blocks_layer_norm3": {
        "Latency": {
          "LatencyBest": "1552",
          "LatencyAvg": "1552",
          "LatencyWorst": "1552",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "normalize_blocks_layer_norm3",
            "TripCount": "768",
            "Latency": "1550",
            "PipelineII": "2",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "4264",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2023",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "generic_fmax_float_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.228"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "285",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_lane_reduce": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.822"
        },
        "Loops": [{
            "Name": "lane_reduce",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "11312",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "Latency": {
          "LatencyBest": "1550",
          "LatencyAvg": "1550",
          "LatencyWorst": "1550",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.437"
        },
        "Loops": [{
            "Name": "softmax_final",
            "TripCount": "768",
            "Latency": "1548",
            "PipelineII": "2",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "3238",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1566",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "Latency": {
          "LatencyBest": "1559",
          "LatencyAvg": "1559",
          "LatencyWorst": "1559",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "silu_blocks",
            "TripCount": "768",
            "Latency": "1557",
            "PipelineII": "2",
            "PipelineDepth": "24"
          }],
        "Area": {
          "FF": "10862",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "4095",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load0",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load1",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "25919",
          "LatencyWorst": "49166",
          "PipelineIIMin": "2",
          "PipelineIIMax": "49167",
          "PipelineII": "2 ~ 49167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "max_step_loop_softmax",
            "TripCount": "768",
            "Latency": "4608",
            "PipelineII": "",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "261",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "90",
          "DSP": "599",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "47",
          "FF": "107327",
          "AVAIL_FF": "234240",
          "UTIL_FF": "45",
          "LUT": "138374",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "118",
          "URAM": "64",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "100"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-31 02:51:15 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
