#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000248ba451e10 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000248ba4f45e0_0 .net "PC", 31 0, v00000248ba48a3c0_0;  1 drivers
v00000248ba4f5b20_0 .var "clk", 0 0;
v00000248ba4f4360_0 .net "clkout", 0 0, L_00000248ba53dfb0;  1 drivers
v00000248ba4f4c20_0 .net "cycles_consumed", 31 0, v00000248ba4f2560_0;  1 drivers
v00000248ba4f4400_0 .var "rst", 0 0;
S_00000248ba3f2d00 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000248ba451e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000248ba4668e0 .param/l "RType" 0 4 2, C4<000000>;
P_00000248ba466918 .param/l "add" 0 4 5, C4<100000>;
P_00000248ba466950 .param/l "addi" 0 4 8, C4<001000>;
P_00000248ba466988 .param/l "addu" 0 4 5, C4<100001>;
P_00000248ba4669c0 .param/l "and_" 0 4 5, C4<100100>;
P_00000248ba4669f8 .param/l "andi" 0 4 8, C4<001100>;
P_00000248ba466a30 .param/l "beq" 0 4 10, C4<000100>;
P_00000248ba466a68 .param/l "bne" 0 4 10, C4<000101>;
P_00000248ba466aa0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_00000248ba466ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000248ba466b10 .param/l "j" 0 4 12, C4<000010>;
P_00000248ba466b48 .param/l "jal" 0 4 12, C4<000011>;
P_00000248ba466b80 .param/l "jr" 0 4 6, C4<001000>;
P_00000248ba466bb8 .param/l "lw" 0 4 8, C4<100011>;
P_00000248ba466bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_00000248ba466c28 .param/l "or_" 0 4 5, C4<100101>;
P_00000248ba466c60 .param/l "ori" 0 4 8, C4<001101>;
P_00000248ba466c98 .param/l "sgt" 0 4 6, C4<101011>;
P_00000248ba466cd0 .param/l "sll" 0 4 6, C4<000000>;
P_00000248ba466d08 .param/l "slt" 0 4 5, C4<101010>;
P_00000248ba466d40 .param/l "slti" 0 4 8, C4<101010>;
P_00000248ba466d78 .param/l "srl" 0 4 6, C4<000010>;
P_00000248ba466db0 .param/l "sub" 0 4 5, C4<100010>;
P_00000248ba466de8 .param/l "subu" 0 4 5, C4<100011>;
P_00000248ba466e20 .param/l "sw" 0 4 8, C4<101011>;
P_00000248ba466e58 .param/l "xor_" 0 4 5, C4<100110>;
P_00000248ba466e90 .param/l "xori" 0 4 8, C4<001110>;
L_00000248ba436950 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53e5d0 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53df40 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53e720 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53dca0 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53eb80 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53eb10 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53e9c0 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53dfb0 .functor OR 1, v00000248ba4f5b20_0, v00000248ba455e30_0, C4<0>, C4<0>;
L_00000248ba53e170 .functor OR 1, L_00000248ba4f3d20, L_00000248ba4f4680, C4<0>, C4<0>;
L_00000248ba53e020 .functor AND 1, L_00000248ba4f4860, L_00000248ba4f4ae0, C4<1>, C4<1>;
L_00000248ba53e480 .functor NOT 1, v00000248ba4f4400_0, C4<0>, C4<0>, C4<0>;
L_00000248ba53e870 .functor OR 1, L_00000248ba5525d0, L_00000248ba552210, C4<0>, C4<0>;
L_00000248ba53e8e0 .functor OR 1, L_00000248ba53e870, L_00000248ba552b70, C4<0>, C4<0>;
L_00000248ba53e330 .functor OR 1, L_00000248ba551a90, L_00000248ba552030, C4<0>, C4<0>;
L_00000248ba53ea30 .functor AND 1, L_00000248ba552170, L_00000248ba53e330, C4<1>, C4<1>;
L_00000248ba53e4f0 .functor OR 1, L_00000248ba551e50, L_00000248ba5527b0, C4<0>, C4<0>;
L_00000248ba53e3a0 .functor AND 1, L_00000248ba552530, L_00000248ba53e4f0, C4<1>, C4<1>;
L_00000248ba53e410 .functor NOT 1, L_00000248ba53dfb0, C4<0>, C4<0>, C4<0>;
v00000248ba48b720_0 .net "ALUOp", 3 0, v00000248ba456290_0;  1 drivers
v00000248ba48a6e0_0 .net "ALUResult", 31 0, v00000248ba485ea0_0;  1 drivers
v00000248ba48aa00_0 .net "ALUSrc", 0 0, v00000248ba455d90_0;  1 drivers
v00000248ba48b040_0 .net "ALUin2", 31 0, L_00000248ba552350;  1 drivers
v00000248ba48abe0_0 .net "MemReadEn", 0 0, v00000248ba4559d0_0;  1 drivers
v00000248ba48a5a0_0 .net "MemWriteEn", 0 0, v00000248ba455a70_0;  1 drivers
v00000248ba48a820_0 .net "MemtoReg", 0 0, v00000248ba454710_0;  1 drivers
v00000248ba48a640_0 .net "PC", 31 0, v00000248ba48a3c0_0;  alias, 1 drivers
v00000248ba48a0a0_0 .net "PCPlus1", 31 0, L_00000248ba4f4540;  1 drivers
v00000248ba48ad20_0 .net "PCsrc", 1 0, v00000248ba4870c0_0;  1 drivers
v00000248ba48b400_0 .net "RegDst", 0 0, v00000248ba454e90_0;  1 drivers
v00000248ba48b900_0 .net "RegWriteEn", 0 0, v00000248ba454f30_0;  1 drivers
v00000248ba48b4a0_0 .net "WriteRegister", 4 0, L_00000248ba5514f0;  1 drivers
v00000248ba48a1e0_0 .net *"_ivl_0", 0 0, L_00000248ba436950;  1 drivers
L_00000248ba4f5c90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248ba48a500_0 .net/2u *"_ivl_10", 4 0, L_00000248ba4f5c90;  1 drivers
L_00000248ba4f6080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48b7c0_0 .net *"_ivl_101", 15 0, L_00000248ba4f6080;  1 drivers
v00000248ba48a8c0_0 .net *"_ivl_102", 31 0, L_00000248ba4f4a40;  1 drivers
L_00000248ba4f60c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48a960_0 .net *"_ivl_105", 25 0, L_00000248ba4f60c8;  1 drivers
L_00000248ba4f6110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba489c40_0 .net/2u *"_ivl_106", 31 0, L_00000248ba4f6110;  1 drivers
v00000248ba48aaa0_0 .net *"_ivl_108", 0 0, L_00000248ba4f4860;  1 drivers
L_00000248ba4f6158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000248ba48a000_0 .net/2u *"_ivl_110", 5 0, L_00000248ba4f6158;  1 drivers
v00000248ba48ae60_0 .net *"_ivl_112", 0 0, L_00000248ba4f4ae0;  1 drivers
v00000248ba48b0e0_0 .net *"_ivl_115", 0 0, L_00000248ba53e020;  1 drivers
v00000248ba48b540_0 .net *"_ivl_116", 47 0, L_00000248ba4f3e60;  1 drivers
L_00000248ba4f61a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba489e20_0 .net *"_ivl_119", 15 0, L_00000248ba4f61a0;  1 drivers
L_00000248ba4f5cd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000248ba48b9a0_0 .net/2u *"_ivl_12", 5 0, L_00000248ba4f5cd8;  1 drivers
v00000248ba48afa0_0 .net *"_ivl_120", 47 0, L_00000248ba4f5940;  1 drivers
L_00000248ba4f61e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba489ce0_0 .net *"_ivl_123", 15 0, L_00000248ba4f61e8;  1 drivers
v00000248ba48ab40_0 .net *"_ivl_125", 0 0, L_00000248ba4f4180;  1 drivers
v00000248ba489ba0_0 .net *"_ivl_126", 31 0, L_00000248ba4f5760;  1 drivers
v00000248ba48a280_0 .net *"_ivl_128", 47 0, L_00000248ba4f54e0;  1 drivers
v00000248ba48ba40_0 .net *"_ivl_130", 47 0, L_00000248ba4f4d60;  1 drivers
v00000248ba48adc0_0 .net *"_ivl_132", 47 0, L_00000248ba4f3f00;  1 drivers
v00000248ba48af00_0 .net *"_ivl_134", 47 0, L_00000248ba4f4f40;  1 drivers
L_00000248ba4f6230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248ba489ec0_0 .net/2u *"_ivl_138", 1 0, L_00000248ba4f6230;  1 drivers
v00000248ba48a780_0 .net *"_ivl_14", 0 0, L_00000248ba4f4220;  1 drivers
v00000248ba48b180_0 .net *"_ivl_140", 0 0, L_00000248ba4f59e0;  1 drivers
L_00000248ba4f6278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000248ba489f60_0 .net/2u *"_ivl_142", 1 0, L_00000248ba4f6278;  1 drivers
v00000248ba48b360_0 .net *"_ivl_144", 0 0, L_00000248ba552490;  1 drivers
L_00000248ba4f62c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000248ba48a140_0 .net/2u *"_ivl_146", 1 0, L_00000248ba4f62c0;  1 drivers
v00000248ba48b220_0 .net *"_ivl_148", 0 0, L_00000248ba552ad0;  1 drivers
L_00000248ba4f6308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000248ba48b2c0_0 .net/2u *"_ivl_150", 31 0, L_00000248ba4f6308;  1 drivers
L_00000248ba4f6350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000248ba48a460_0 .net/2u *"_ivl_152", 31 0, L_00000248ba4f6350;  1 drivers
v00000248ba48a320_0 .net *"_ivl_154", 31 0, L_00000248ba5522b0;  1 drivers
v00000248ba48c650_0 .net *"_ivl_156", 31 0, L_00000248ba551630;  1 drivers
L_00000248ba4f5d20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000248ba48d730_0 .net/2u *"_ivl_16", 4 0, L_00000248ba4f5d20;  1 drivers
v00000248ba48d9b0_0 .net *"_ivl_160", 0 0, L_00000248ba53e480;  1 drivers
L_00000248ba4f63e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48bed0_0 .net/2u *"_ivl_162", 31 0, L_00000248ba4f63e0;  1 drivers
L_00000248ba4f64b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000248ba48cab0_0 .net/2u *"_ivl_166", 5 0, L_00000248ba4f64b8;  1 drivers
v00000248ba48bd90_0 .net *"_ivl_168", 0 0, L_00000248ba5525d0;  1 drivers
L_00000248ba4f6500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000248ba48d870_0 .net/2u *"_ivl_170", 5 0, L_00000248ba4f6500;  1 drivers
v00000248ba48d910_0 .net *"_ivl_172", 0 0, L_00000248ba552210;  1 drivers
v00000248ba48bf70_0 .net *"_ivl_175", 0 0, L_00000248ba53e870;  1 drivers
L_00000248ba4f6548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000248ba48c290_0 .net/2u *"_ivl_176", 5 0, L_00000248ba4f6548;  1 drivers
v00000248ba48c970_0 .net *"_ivl_178", 0 0, L_00000248ba552b70;  1 drivers
v00000248ba48da50_0 .net *"_ivl_181", 0 0, L_00000248ba53e8e0;  1 drivers
L_00000248ba4f6590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48c6f0_0 .net/2u *"_ivl_182", 15 0, L_00000248ba4f6590;  1 drivers
v00000248ba48cd30_0 .net *"_ivl_184", 31 0, L_00000248ba550cd0;  1 drivers
v00000248ba48c830_0 .net *"_ivl_187", 0 0, L_00000248ba5519f0;  1 drivers
v00000248ba48c790_0 .net *"_ivl_188", 15 0, L_00000248ba5528f0;  1 drivers
v00000248ba48d5f0_0 .net *"_ivl_19", 4 0, L_00000248ba4f44a0;  1 drivers
v00000248ba48be30_0 .net *"_ivl_190", 31 0, L_00000248ba551090;  1 drivers
v00000248ba48d690_0 .net *"_ivl_194", 31 0, L_00000248ba551ef0;  1 drivers
L_00000248ba4f65d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48d7d0_0 .net *"_ivl_197", 25 0, L_00000248ba4f65d8;  1 drivers
L_00000248ba4f6620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48c5b0_0 .net/2u *"_ivl_198", 31 0, L_00000248ba4f6620;  1 drivers
L_00000248ba4f5c48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48c8d0_0 .net/2u *"_ivl_2", 5 0, L_00000248ba4f5c48;  1 drivers
v00000248ba48c330_0 .net *"_ivl_20", 4 0, L_00000248ba4f5300;  1 drivers
v00000248ba48cbf0_0 .net *"_ivl_200", 0 0, L_00000248ba552170;  1 drivers
L_00000248ba4f6668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48c010_0 .net/2u *"_ivl_202", 5 0, L_00000248ba4f6668;  1 drivers
v00000248ba48ca10_0 .net *"_ivl_204", 0 0, L_00000248ba551a90;  1 drivers
L_00000248ba4f66b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000248ba48cb50_0 .net/2u *"_ivl_206", 5 0, L_00000248ba4f66b0;  1 drivers
v00000248ba48c0b0_0 .net *"_ivl_208", 0 0, L_00000248ba552030;  1 drivers
v00000248ba48cf10_0 .net *"_ivl_211", 0 0, L_00000248ba53e330;  1 drivers
v00000248ba48cdd0_0 .net *"_ivl_213", 0 0, L_00000248ba53ea30;  1 drivers
L_00000248ba4f66f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000248ba48cc90_0 .net/2u *"_ivl_214", 5 0, L_00000248ba4f66f8;  1 drivers
v00000248ba48bbb0_0 .net *"_ivl_216", 0 0, L_00000248ba552670;  1 drivers
L_00000248ba4f6740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000248ba48d550_0 .net/2u *"_ivl_218", 31 0, L_00000248ba4f6740;  1 drivers
v00000248ba48c3d0_0 .net *"_ivl_220", 31 0, L_00000248ba552710;  1 drivers
v00000248ba48ce70_0 .net *"_ivl_224", 31 0, L_00000248ba550eb0;  1 drivers
L_00000248ba4f6788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48bc50_0 .net *"_ivl_227", 25 0, L_00000248ba4f6788;  1 drivers
L_00000248ba4f67d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48cfb0_0 .net/2u *"_ivl_228", 31 0, L_00000248ba4f67d0;  1 drivers
v00000248ba48c1f0_0 .net *"_ivl_230", 0 0, L_00000248ba552530;  1 drivers
L_00000248ba4f6818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000248ba48d050_0 .net/2u *"_ivl_232", 5 0, L_00000248ba4f6818;  1 drivers
v00000248ba48bcf0_0 .net *"_ivl_234", 0 0, L_00000248ba551e50;  1 drivers
L_00000248ba4f6860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000248ba48d0f0_0 .net/2u *"_ivl_236", 5 0, L_00000248ba4f6860;  1 drivers
v00000248ba48d190_0 .net *"_ivl_238", 0 0, L_00000248ba5527b0;  1 drivers
v00000248ba48d410_0 .net *"_ivl_24", 0 0, L_00000248ba53df40;  1 drivers
v00000248ba48d230_0 .net *"_ivl_241", 0 0, L_00000248ba53e4f0;  1 drivers
v00000248ba48d2d0_0 .net *"_ivl_243", 0 0, L_00000248ba53e3a0;  1 drivers
L_00000248ba4f68a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000248ba48c470_0 .net/2u *"_ivl_244", 5 0, L_00000248ba4f68a8;  1 drivers
v00000248ba48c150_0 .net *"_ivl_246", 0 0, L_00000248ba550f50;  1 drivers
v00000248ba48c510_0 .net *"_ivl_248", 31 0, L_00000248ba551b30;  1 drivers
L_00000248ba4f5d68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248ba48d370_0 .net/2u *"_ivl_26", 4 0, L_00000248ba4f5d68;  1 drivers
v00000248ba48d4b0_0 .net *"_ivl_29", 4 0, L_00000248ba4f4040;  1 drivers
v00000248ba4f2a60_0 .net *"_ivl_32", 0 0, L_00000248ba53e720;  1 drivers
L_00000248ba4f5db0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f0ee0_0 .net/2u *"_ivl_34", 4 0, L_00000248ba4f5db0;  1 drivers
v00000248ba4f2240_0 .net *"_ivl_37", 4 0, L_00000248ba4f40e0;  1 drivers
v00000248ba4f18e0_0 .net *"_ivl_40", 0 0, L_00000248ba53dca0;  1 drivers
L_00000248ba4f5df8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f15c0_0 .net/2u *"_ivl_42", 15 0, L_00000248ba4f5df8;  1 drivers
v00000248ba4f2b00_0 .net *"_ivl_45", 15 0, L_00000248ba4f3fa0;  1 drivers
v00000248ba4f1340_0 .net *"_ivl_48", 0 0, L_00000248ba53eb80;  1 drivers
v00000248ba4f24c0_0 .net *"_ivl_5", 5 0, L_00000248ba4f4900;  1 drivers
L_00000248ba4f5e40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f1c00_0 .net/2u *"_ivl_50", 36 0, L_00000248ba4f5e40;  1 drivers
L_00000248ba4f5e88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f2920_0 .net/2u *"_ivl_52", 31 0, L_00000248ba4f5e88;  1 drivers
v00000248ba4f1ac0_0 .net *"_ivl_55", 4 0, L_00000248ba4f42c0;  1 drivers
v00000248ba4f29c0_0 .net *"_ivl_56", 36 0, L_00000248ba4f56c0;  1 drivers
v00000248ba4f0e40_0 .net *"_ivl_58", 36 0, L_00000248ba4f5080;  1 drivers
v00000248ba4f2420_0 .net *"_ivl_62", 0 0, L_00000248ba53eb10;  1 drivers
L_00000248ba4f5ed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f1700_0 .net/2u *"_ivl_64", 5 0, L_00000248ba4f5ed0;  1 drivers
v00000248ba4f13e0_0 .net *"_ivl_67", 5 0, L_00000248ba4f4ea0;  1 drivers
v00000248ba4f27e0_0 .net *"_ivl_70", 0 0, L_00000248ba53e9c0;  1 drivers
L_00000248ba4f5f18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f1980_0 .net/2u *"_ivl_72", 57 0, L_00000248ba4f5f18;  1 drivers
L_00000248ba4f5f60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4f1a20_0 .net/2u *"_ivl_74", 31 0, L_00000248ba4f5f60;  1 drivers
v00000248ba4f2060_0 .net *"_ivl_77", 25 0, L_00000248ba4f5580;  1 drivers
v00000248ba4f22e0_0 .net *"_ivl_78", 57 0, L_00000248ba4f5620;  1 drivers
v00000248ba4f2880_0 .net *"_ivl_8", 0 0, L_00000248ba53e5d0;  1 drivers
v00000248ba4f0c60_0 .net *"_ivl_80", 57 0, L_00000248ba4f4cc0;  1 drivers
L_00000248ba4f5fa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000248ba4f0d00_0 .net/2u *"_ivl_84", 31 0, L_00000248ba4f5fa8;  1 drivers
L_00000248ba4f5ff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000248ba4f2100_0 .net/2u *"_ivl_88", 5 0, L_00000248ba4f5ff0;  1 drivers
v00000248ba4f0da0_0 .net *"_ivl_90", 0 0, L_00000248ba4f3d20;  1 drivers
L_00000248ba4f6038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000248ba4f21a0_0 .net/2u *"_ivl_92", 5 0, L_00000248ba4f6038;  1 drivers
v00000248ba4f2380_0 .net *"_ivl_94", 0 0, L_00000248ba4f4680;  1 drivers
v00000248ba4f1660_0 .net *"_ivl_97", 0 0, L_00000248ba53e170;  1 drivers
v00000248ba4f0f80_0 .net *"_ivl_98", 47 0, L_00000248ba4f4b80;  1 drivers
v00000248ba4f1020_0 .net "adderResult", 31 0, L_00000248ba4f5260;  1 drivers
v00000248ba4f2600_0 .net "address", 31 0, L_00000248ba4f4720;  1 drivers
v00000248ba4f1fc0_0 .net "clk", 0 0, L_00000248ba53dfb0;  alias, 1 drivers
v00000248ba4f2560_0 .var "cycles_consumed", 31 0;
o00000248ba4c1048 .functor BUFZ 1, C4<z>; HiZ drive
v00000248ba4f1480_0 .net "excep_flag", 0 0, o00000248ba4c1048;  0 drivers
v00000248ba4f10c0_0 .net "extImm", 31 0, L_00000248ba550d70;  1 drivers
v00000248ba4f17a0_0 .net "funct", 5 0, L_00000248ba4f49a0;  1 drivers
v00000248ba4f1160_0 .net "hlt", 0 0, v00000248ba455e30_0;  1 drivers
v00000248ba4f1b60_0 .net "imm", 15 0, L_00000248ba4f51c0;  1 drivers
v00000248ba4f1520_0 .net "immediate", 31 0, L_00000248ba550e10;  1 drivers
v00000248ba4f26a0_0 .net "input_clk", 0 0, v00000248ba4f5b20_0;  1 drivers
v00000248ba4f1200_0 .net "instruction", 31 0, L_00000248ba552850;  1 drivers
v00000248ba4f2740_0 .net "memoryReadData", 31 0, v00000248ba487020_0;  1 drivers
v00000248ba4f12a0_0 .net "nextPC", 31 0, L_00000248ba5513b0;  1 drivers
v00000248ba4f1840_0 .net "opcode", 5 0, L_00000248ba4f3dc0;  1 drivers
v00000248ba4f1ca0_0 .net "rd", 4 0, L_00000248ba4f58a0;  1 drivers
v00000248ba4f1d40_0 .net "readData1", 31 0, L_00000248ba53e090;  1 drivers
v00000248ba4f1de0_0 .net "readData1_w", 31 0, L_00000248ba551bd0;  1 drivers
v00000248ba4f1e80_0 .net "readData2", 31 0, L_00000248ba53e100;  1 drivers
v00000248ba4f1f20_0 .net "rs", 4 0, L_00000248ba4f3c80;  1 drivers
v00000248ba4f53a0_0 .net "rst", 0 0, v00000248ba4f4400_0;  1 drivers
v00000248ba4f5800_0 .net "rt", 4 0, L_00000248ba4f5440;  1 drivers
v00000248ba4f4fe0_0 .net "shamt", 31 0, L_00000248ba4f5120;  1 drivers
v00000248ba4f4e00_0 .net "wire_instruction", 31 0, L_00000248ba53e1e0;  1 drivers
v00000248ba4f5a80_0 .net "writeData", 31 0, L_00000248ba550ff0;  1 drivers
v00000248ba4f47c0_0 .net "zero", 0 0, L_00000248ba552990;  1 drivers
L_00000248ba4f4900 .part L_00000248ba552850, 26, 6;
L_00000248ba4f3dc0 .functor MUXZ 6, L_00000248ba4f4900, L_00000248ba4f5c48, L_00000248ba436950, C4<>;
L_00000248ba4f4220 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f5cd8;
L_00000248ba4f44a0 .part L_00000248ba552850, 11, 5;
L_00000248ba4f5300 .functor MUXZ 5, L_00000248ba4f44a0, L_00000248ba4f5d20, L_00000248ba4f4220, C4<>;
L_00000248ba4f58a0 .functor MUXZ 5, L_00000248ba4f5300, L_00000248ba4f5c90, L_00000248ba53e5d0, C4<>;
L_00000248ba4f4040 .part L_00000248ba552850, 21, 5;
L_00000248ba4f3c80 .functor MUXZ 5, L_00000248ba4f4040, L_00000248ba4f5d68, L_00000248ba53df40, C4<>;
L_00000248ba4f40e0 .part L_00000248ba552850, 16, 5;
L_00000248ba4f5440 .functor MUXZ 5, L_00000248ba4f40e0, L_00000248ba4f5db0, L_00000248ba53e720, C4<>;
L_00000248ba4f3fa0 .part L_00000248ba552850, 0, 16;
L_00000248ba4f51c0 .functor MUXZ 16, L_00000248ba4f3fa0, L_00000248ba4f5df8, L_00000248ba53dca0, C4<>;
L_00000248ba4f42c0 .part L_00000248ba552850, 6, 5;
L_00000248ba4f56c0 .concat [ 5 32 0 0], L_00000248ba4f42c0, L_00000248ba4f5e88;
L_00000248ba4f5080 .functor MUXZ 37, L_00000248ba4f56c0, L_00000248ba4f5e40, L_00000248ba53eb80, C4<>;
L_00000248ba4f5120 .part L_00000248ba4f5080, 0, 32;
L_00000248ba4f4ea0 .part L_00000248ba552850, 0, 6;
L_00000248ba4f49a0 .functor MUXZ 6, L_00000248ba4f4ea0, L_00000248ba4f5ed0, L_00000248ba53eb10, C4<>;
L_00000248ba4f5580 .part L_00000248ba552850, 0, 26;
L_00000248ba4f5620 .concat [ 26 32 0 0], L_00000248ba4f5580, L_00000248ba4f5f60;
L_00000248ba4f4cc0 .functor MUXZ 58, L_00000248ba4f5620, L_00000248ba4f5f18, L_00000248ba53e9c0, C4<>;
L_00000248ba4f4720 .part L_00000248ba4f4cc0, 0, 32;
L_00000248ba4f4540 .arith/sum 32, v00000248ba48a3c0_0, L_00000248ba4f5fa8;
L_00000248ba4f3d20 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f5ff0;
L_00000248ba4f4680 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f6038;
L_00000248ba4f4b80 .concat [ 32 16 0 0], L_00000248ba4f4720, L_00000248ba4f6080;
L_00000248ba4f4a40 .concat [ 6 26 0 0], L_00000248ba4f3dc0, L_00000248ba4f60c8;
L_00000248ba4f4860 .cmp/eq 32, L_00000248ba4f4a40, L_00000248ba4f6110;
L_00000248ba4f4ae0 .cmp/eq 6, L_00000248ba4f49a0, L_00000248ba4f6158;
L_00000248ba4f3e60 .concat [ 32 16 0 0], L_00000248ba53e090, L_00000248ba4f61a0;
L_00000248ba4f5940 .concat [ 32 16 0 0], v00000248ba48a3c0_0, L_00000248ba4f61e8;
L_00000248ba4f4180 .part L_00000248ba4f51c0, 15, 1;
LS_00000248ba4f5760_0_0 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_4 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_8 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_12 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_16 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_20 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_24 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_0_28 .concat [ 1 1 1 1], L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180, L_00000248ba4f4180;
LS_00000248ba4f5760_1_0 .concat [ 4 4 4 4], LS_00000248ba4f5760_0_0, LS_00000248ba4f5760_0_4, LS_00000248ba4f5760_0_8, LS_00000248ba4f5760_0_12;
LS_00000248ba4f5760_1_4 .concat [ 4 4 4 4], LS_00000248ba4f5760_0_16, LS_00000248ba4f5760_0_20, LS_00000248ba4f5760_0_24, LS_00000248ba4f5760_0_28;
L_00000248ba4f5760 .concat [ 16 16 0 0], LS_00000248ba4f5760_1_0, LS_00000248ba4f5760_1_4;
L_00000248ba4f54e0 .concat [ 16 32 0 0], L_00000248ba4f51c0, L_00000248ba4f5760;
L_00000248ba4f4d60 .arith/sum 48, L_00000248ba4f5940, L_00000248ba4f54e0;
L_00000248ba4f3f00 .functor MUXZ 48, L_00000248ba4f4d60, L_00000248ba4f3e60, L_00000248ba53e020, C4<>;
L_00000248ba4f4f40 .functor MUXZ 48, L_00000248ba4f3f00, L_00000248ba4f4b80, L_00000248ba53e170, C4<>;
L_00000248ba4f5260 .part L_00000248ba4f4f40, 0, 32;
L_00000248ba4f59e0 .cmp/eq 2, v00000248ba4870c0_0, L_00000248ba4f6230;
L_00000248ba552490 .cmp/eq 2, v00000248ba4870c0_0, L_00000248ba4f6278;
L_00000248ba552ad0 .cmp/eq 2, v00000248ba4870c0_0, L_00000248ba4f62c0;
L_00000248ba5522b0 .functor MUXZ 32, L_00000248ba4f6350, L_00000248ba4f6308, L_00000248ba552ad0, C4<>;
L_00000248ba551630 .functor MUXZ 32, L_00000248ba5522b0, L_00000248ba4f5260, L_00000248ba552490, C4<>;
L_00000248ba5513b0 .functor MUXZ 32, L_00000248ba551630, L_00000248ba4f4540, L_00000248ba4f59e0, C4<>;
L_00000248ba552850 .functor MUXZ 32, L_00000248ba53e1e0, L_00000248ba4f63e0, L_00000248ba53e480, C4<>;
L_00000248ba5525d0 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f64b8;
L_00000248ba552210 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f6500;
L_00000248ba552b70 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f6548;
L_00000248ba550cd0 .concat [ 16 16 0 0], L_00000248ba4f51c0, L_00000248ba4f6590;
L_00000248ba5519f0 .part L_00000248ba4f51c0, 15, 1;
LS_00000248ba5528f0_0_0 .concat [ 1 1 1 1], L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0;
LS_00000248ba5528f0_0_4 .concat [ 1 1 1 1], L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0;
LS_00000248ba5528f0_0_8 .concat [ 1 1 1 1], L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0;
LS_00000248ba5528f0_0_12 .concat [ 1 1 1 1], L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0, L_00000248ba5519f0;
L_00000248ba5528f0 .concat [ 4 4 4 4], LS_00000248ba5528f0_0_0, LS_00000248ba5528f0_0_4, LS_00000248ba5528f0_0_8, LS_00000248ba5528f0_0_12;
L_00000248ba551090 .concat [ 16 16 0 0], L_00000248ba4f51c0, L_00000248ba5528f0;
L_00000248ba550d70 .functor MUXZ 32, L_00000248ba551090, L_00000248ba550cd0, L_00000248ba53e8e0, C4<>;
L_00000248ba551ef0 .concat [ 6 26 0 0], L_00000248ba4f3dc0, L_00000248ba4f65d8;
L_00000248ba552170 .cmp/eq 32, L_00000248ba551ef0, L_00000248ba4f6620;
L_00000248ba551a90 .cmp/eq 6, L_00000248ba4f49a0, L_00000248ba4f6668;
L_00000248ba552030 .cmp/eq 6, L_00000248ba4f49a0, L_00000248ba4f66b0;
L_00000248ba552670 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f66f8;
L_00000248ba552710 .functor MUXZ 32, L_00000248ba550d70, L_00000248ba4f6740, L_00000248ba552670, C4<>;
L_00000248ba550e10 .functor MUXZ 32, L_00000248ba552710, L_00000248ba4f5120, L_00000248ba53ea30, C4<>;
L_00000248ba550eb0 .concat [ 6 26 0 0], L_00000248ba4f3dc0, L_00000248ba4f6788;
L_00000248ba552530 .cmp/eq 32, L_00000248ba550eb0, L_00000248ba4f67d0;
L_00000248ba551e50 .cmp/eq 6, L_00000248ba4f49a0, L_00000248ba4f6818;
L_00000248ba5527b0 .cmp/eq 6, L_00000248ba4f49a0, L_00000248ba4f6860;
L_00000248ba550f50 .cmp/eq 6, L_00000248ba4f3dc0, L_00000248ba4f68a8;
L_00000248ba551b30 .functor MUXZ 32, L_00000248ba53e090, v00000248ba48a3c0_0, L_00000248ba550f50, C4<>;
L_00000248ba551bd0 .functor MUXZ 32, L_00000248ba551b30, L_00000248ba53e100, L_00000248ba53e3a0, C4<>;
S_00000248ba3f2e90 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000248ba444330 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000248ba53dd10 .functor NOT 1, v00000248ba455d90_0, C4<0>, C4<0>, C4<0>;
v00000248ba4556b0_0 .net *"_ivl_0", 0 0, L_00000248ba53dd10;  1 drivers
v00000248ba455890_0 .net "in1", 31 0, L_00000248ba53e100;  alias, 1 drivers
v00000248ba454d50_0 .net "in2", 31 0, L_00000248ba550e10;  alias, 1 drivers
v00000248ba455750_0 .net "out", 31 0, L_00000248ba552350;  alias, 1 drivers
v00000248ba455930_0 .net "s", 0 0, v00000248ba455d90_0;  alias, 1 drivers
L_00000248ba552350 .functor MUXZ 32, L_00000248ba550e10, L_00000248ba53e100, L_00000248ba53dd10, C4<>;
S_00000248ba3a29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000248ba4f0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000248ba4f00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000248ba4f0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000248ba4f0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000248ba4f0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000248ba4f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000248ba4f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000248ba4f0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000248ba4f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000248ba4f0288 .param/l "j" 0 4 12, C4<000010>;
P_00000248ba4f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000248ba4f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000248ba4f0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000248ba4f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000248ba4f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000248ba4f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000248ba4f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000248ba4f0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000248ba4f0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000248ba4f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000248ba4f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000248ba4f0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000248ba4f0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000248ba4f0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000248ba4f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000248ba4f0608 .param/l "xori" 0 4 8, C4<001110>;
v00000248ba456290_0 .var "ALUOp", 3 0;
v00000248ba455d90_0 .var "ALUSrc", 0 0;
v00000248ba4559d0_0 .var "MemReadEn", 0 0;
v00000248ba455a70_0 .var "MemWriteEn", 0 0;
v00000248ba454710_0 .var "MemtoReg", 0 0;
v00000248ba454e90_0 .var "RegDst", 0 0;
v00000248ba454f30_0 .var "RegWriteEn", 0 0;
v00000248ba455c50_0 .net "funct", 5 0, L_00000248ba4f49a0;  alias, 1 drivers
v00000248ba455e30_0 .var "hlt", 0 0;
v00000248ba455cf0_0 .net "opcode", 5 0, L_00000248ba4f3dc0;  alias, 1 drivers
v00000248ba455ed0_0 .net "rst", 0 0, v00000248ba4f4400_0;  alias, 1 drivers
E_00000248ba443b30 .event anyedge, v00000248ba455ed0_0, v00000248ba455cf0_0, v00000248ba455c50_0;
S_00000248ba3a2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000248ba443bf0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000248ba53e1e0 .functor BUFZ 32, L_00000248ba551c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248ba4563d0_0 .net "Data_Out", 31 0, L_00000248ba53e1e0;  alias, 1 drivers
v00000248ba456470 .array "InstMem", 0 1023, 31 0;
v00000248ba454850_0 .net *"_ivl_0", 31 0, L_00000248ba551c70;  1 drivers
v00000248ba454990_0 .net *"_ivl_3", 9 0, L_00000248ba551770;  1 drivers
v00000248ba4346d0_0 .net *"_ivl_4", 11 0, L_00000248ba551950;  1 drivers
L_00000248ba4f6398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248ba434a90_0 .net *"_ivl_7", 1 0, L_00000248ba4f6398;  1 drivers
v00000248ba487200_0 .net "addr", 31 0, v00000248ba48a3c0_0;  alias, 1 drivers
v00000248ba487700_0 .var/i "i", 31 0;
L_00000248ba551c70 .array/port v00000248ba456470, L_00000248ba551950;
L_00000248ba551770 .part v00000248ba48a3c0_0, 0, 10;
L_00000248ba551950 .concat [ 10 2 0 0], L_00000248ba551770, L_00000248ba4f6398;
S_00000248ba3f13b0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000248ba53e090 .functor BUFZ 32, L_00000248ba551590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248ba53e100 .functor BUFZ 32, L_00000248ba551810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248ba486e40_0 .net *"_ivl_0", 31 0, L_00000248ba551590;  1 drivers
v00000248ba4873e0_0 .net *"_ivl_10", 6 0, L_00000248ba551f90;  1 drivers
L_00000248ba4f6470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248ba487840_0 .net *"_ivl_13", 1 0, L_00000248ba4f6470;  1 drivers
v00000248ba486ee0_0 .net *"_ivl_2", 6 0, L_00000248ba5518b0;  1 drivers
L_00000248ba4f6428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248ba4868a0_0 .net *"_ivl_5", 1 0, L_00000248ba4f6428;  1 drivers
v00000248ba486a80_0 .net *"_ivl_8", 31 0, L_00000248ba551810;  1 drivers
v00000248ba485b80_0 .net "clk", 0 0, L_00000248ba53dfb0;  alias, 1 drivers
v00000248ba485c20_0 .var/i "i", 31 0;
v00000248ba485fe0_0 .net "readData1", 31 0, L_00000248ba53e090;  alias, 1 drivers
v00000248ba486940_0 .net "readData2", 31 0, L_00000248ba53e100;  alias, 1 drivers
v00000248ba486620_0 .net "readRegister1", 4 0, L_00000248ba4f3c80;  alias, 1 drivers
v00000248ba485cc0_0 .net "readRegister2", 4 0, L_00000248ba4f5440;  alias, 1 drivers
v00000248ba486440 .array "registers", 31 0, 31 0;
v00000248ba486d00_0 .net "rst", 0 0, v00000248ba4f4400_0;  alias, 1 drivers
v00000248ba487340_0 .net "we", 0 0, v00000248ba454f30_0;  alias, 1 drivers
v00000248ba486da0_0 .net "writeData", 31 0, L_00000248ba550ff0;  alias, 1 drivers
v00000248ba487a20_0 .net "writeRegister", 4 0, L_00000248ba5514f0;  alias, 1 drivers
E_00000248ba443fb0/0 .event negedge, v00000248ba455ed0_0;
E_00000248ba443fb0/1 .event posedge, v00000248ba485b80_0;
E_00000248ba443fb0 .event/or E_00000248ba443fb0/0, E_00000248ba443fb0/1;
L_00000248ba551590 .array/port v00000248ba486440, L_00000248ba5518b0;
L_00000248ba5518b0 .concat [ 5 2 0 0], L_00000248ba4f3c80, L_00000248ba4f6428;
L_00000248ba551810 .array/port v00000248ba486440, L_00000248ba551f90;
L_00000248ba551f90 .concat [ 5 2 0 0], L_00000248ba4f5440, L_00000248ba4f6470;
S_00000248ba3f1540 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000248ba3f13b0;
 .timescale 0 0;
v00000248ba4877a0_0 .var/i "i", 31 0;
S_00000248ba3db160 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000248ba443e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000248ba53e800 .functor NOT 1, v00000248ba454e90_0, C4<0>, C4<0>, C4<0>;
v00000248ba486080_0 .net *"_ivl_0", 0 0, L_00000248ba53e800;  1 drivers
v00000248ba487160_0 .net "in1", 4 0, L_00000248ba4f5440;  alias, 1 drivers
v00000248ba4872a0_0 .net "in2", 4 0, L_00000248ba4f58a0;  alias, 1 drivers
v00000248ba486580_0 .net "out", 4 0, L_00000248ba5514f0;  alias, 1 drivers
v00000248ba487480_0 .net "s", 0 0, v00000248ba454e90_0;  alias, 1 drivers
L_00000248ba5514f0 .functor MUXZ 5, L_00000248ba4f58a0, L_00000248ba4f5440, L_00000248ba53e800, C4<>;
S_00000248ba3db2f0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000248ba443ff0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000248ba53dd80 .functor NOT 1, v00000248ba454710_0, C4<0>, C4<0>, C4<0>;
v00000248ba487520_0 .net *"_ivl_0", 0 0, L_00000248ba53dd80;  1 drivers
v00000248ba4869e0_0 .net "in1", 31 0, v00000248ba485ea0_0;  alias, 1 drivers
v00000248ba4878e0_0 .net "in2", 31 0, v00000248ba487020_0;  alias, 1 drivers
v00000248ba4875c0_0 .net "out", 31 0, L_00000248ba550ff0;  alias, 1 drivers
v00000248ba487980_0 .net "s", 0 0, v00000248ba454710_0;  alias, 1 drivers
L_00000248ba550ff0 .functor MUXZ 32, v00000248ba487020_0, v00000248ba485ea0_0, L_00000248ba53dd80, C4<>;
S_00000248ba423a90 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000248ba423c20 .param/l "ADD" 0 9 12, C4<0000>;
P_00000248ba423c58 .param/l "AND" 0 9 12, C4<0010>;
P_00000248ba423c90 .param/l "NOR" 0 9 12, C4<0101>;
P_00000248ba423cc8 .param/l "OR" 0 9 12, C4<0011>;
P_00000248ba423d00 .param/l "SGT" 0 9 12, C4<0111>;
P_00000248ba423d38 .param/l "SLL" 0 9 12, C4<1000>;
P_00000248ba423d70 .param/l "SLT" 0 9 12, C4<0110>;
P_00000248ba423da8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000248ba423de0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000248ba423e18 .param/l "XOR" 0 9 12, C4<0100>;
P_00000248ba423e50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000248ba423e88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000248ba4f68f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248ba4863a0_0 .net/2u *"_ivl_0", 31 0, L_00000248ba4f68f0;  1 drivers
v00000248ba486b20_0 .net "opSel", 3 0, v00000248ba456290_0;  alias, 1 drivers
v00000248ba486c60_0 .net "operand1", 31 0, L_00000248ba551bd0;  alias, 1 drivers
v00000248ba485d60_0 .net "operand2", 31 0, L_00000248ba552350;  alias, 1 drivers
v00000248ba485ea0_0 .var "result", 31 0;
v00000248ba486300_0 .net "zero", 0 0, L_00000248ba552990;  alias, 1 drivers
E_00000248ba444070 .event anyedge, v00000248ba456290_0, v00000248ba486c60_0, v00000248ba455750_0;
L_00000248ba552990 .cmp/eq 32, v00000248ba485ea0_0, L_00000248ba4f68f0;
S_00000248ba40b0a0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000248ba4f0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000248ba4f0688 .param/l "add" 0 4 5, C4<100000>;
P_00000248ba4f06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000248ba4f06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000248ba4f0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000248ba4f0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000248ba4f07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000248ba4f07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000248ba4f0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000248ba4f0848 .param/l "j" 0 4 12, C4<000010>;
P_00000248ba4f0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000248ba4f08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000248ba4f08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000248ba4f0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000248ba4f0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000248ba4f0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000248ba4f09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000248ba4f0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000248ba4f0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000248ba4f0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000248ba4f0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000248ba4f0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000248ba4f0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000248ba4f0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000248ba4f0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000248ba4f0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000248ba4870c0_0 .var "PCsrc", 1 0;
v00000248ba485e00_0 .net "excep_flag", 0 0, o00000248ba4c1048;  alias, 0 drivers
v00000248ba485f40_0 .net "funct", 5 0, L_00000248ba4f49a0;  alias, 1 drivers
v00000248ba486120_0 .net "opcode", 5 0, L_00000248ba4f3dc0;  alias, 1 drivers
v00000248ba4861c0_0 .net "operand1", 31 0, L_00000248ba53e090;  alias, 1 drivers
v00000248ba4866c0_0 .net "operand2", 31 0, L_00000248ba552350;  alias, 1 drivers
v00000248ba486260_0 .net "rst", 0 0, v00000248ba4f4400_0;  alias, 1 drivers
E_00000248ba444170/0 .event anyedge, v00000248ba455ed0_0, v00000248ba485e00_0, v00000248ba455cf0_0, v00000248ba485fe0_0;
E_00000248ba444170/1 .event anyedge, v00000248ba455750_0, v00000248ba455c50_0;
E_00000248ba444170 .event/or E_00000248ba444170/0, E_00000248ba444170/1;
S_00000248ba40b230 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000248ba4864e0 .array "DataMem", 0 1023, 31 0;
v00000248ba486760_0 .net "address", 31 0, v00000248ba485ea0_0;  alias, 1 drivers
v00000248ba486800_0 .net "clock", 0 0, L_00000248ba53e410;  1 drivers
v00000248ba486f80_0 .net "data", 31 0, L_00000248ba53e100;  alias, 1 drivers
v00000248ba487660_0 .var/i "i", 31 0;
v00000248ba487020_0 .var "q", 31 0;
v00000248ba48b860_0 .net "rden", 0 0, v00000248ba4559d0_0;  alias, 1 drivers
v00000248ba48ac80_0 .net "wren", 0 0, v00000248ba455a70_0;  alias, 1 drivers
E_00000248ba444570 .event posedge, v00000248ba486800_0;
S_00000248ba3d6ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000248ba3f2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000248ba4440b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000248ba48b680_0 .net "PCin", 31 0, L_00000248ba5513b0;  alias, 1 drivers
v00000248ba48a3c0_0 .var "PCout", 31 0;
v00000248ba48b5e0_0 .net "clk", 0 0, L_00000248ba53dfb0;  alias, 1 drivers
v00000248ba489d80_0 .net "rst", 0 0, v00000248ba4f4400_0;  alias, 1 drivers
    .scope S_00000248ba40b0a0;
T_0 ;
    %wait E_00000248ba444170;
    %load/vec4 v00000248ba486260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000248ba4870c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000248ba485e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000248ba4870c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000248ba486120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000248ba4861c0_0;
    %load/vec4 v00000248ba4866c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000248ba486120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000248ba4861c0_0;
    %load/vec4 v00000248ba4866c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000248ba486120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000248ba486120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000248ba486120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000248ba485f40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000248ba4870c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000248ba4870c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000248ba3d6ab0;
T_1 ;
    %wait E_00000248ba443fb0;
    %load/vec4 v00000248ba489d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000248ba48a3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000248ba48b680_0;
    %assign/vec4 v00000248ba48a3c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000248ba3a2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248ba487700_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000248ba487700_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248ba487700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %load/vec4 v00000248ba487700_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248ba487700_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba456470, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000248ba3a29c0;
T_3 ;
    %wait E_00000248ba443b30;
    %load/vec4 v00000248ba455ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000248ba455e30_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248ba455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248ba454710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248ba4559d0_0, 0;
    %assign/vec4 v00000248ba454e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000248ba455e30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000248ba456290_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000248ba455d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000248ba454f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000248ba455a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000248ba454710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000248ba4559d0_0, 0, 1;
    %store/vec4 v00000248ba454e90_0, 0, 1;
    %load/vec4 v00000248ba455cf0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455e30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %load/vec4 v00000248ba455c50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248ba454e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba4559d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba454710_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248ba455d90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248ba456290_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000248ba3f13b0;
T_4 ;
    %wait E_00000248ba443fb0;
    %fork t_1, S_00000248ba3f1540;
    %jmp t_0;
    .scope S_00000248ba3f1540;
t_1 ;
    %load/vec4 v00000248ba486d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248ba4877a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000248ba4877a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248ba4877a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba486440, 0, 4;
    %load/vec4 v00000248ba4877a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248ba4877a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000248ba487340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000248ba486da0_0;
    %load/vec4 v00000248ba487a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba486440, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba486440, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000248ba3f13b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000248ba3f13b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248ba485c20_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000248ba485c20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000248ba485c20_0;
    %ix/getv/s 4, v00000248ba485c20_0;
    %load/vec4a v00000248ba486440, 4;
    %ix/getv/s 4, v00000248ba485c20_0;
    %load/vec4a v00000248ba486440, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000248ba485c20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248ba485c20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000248ba423a90;
T_6 ;
    %wait E_00000248ba444070;
    %load/vec4 v00000248ba486b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %add;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %sub;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %and;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %or;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %xor;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %or;
    %inv;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000248ba486c60_0;
    %load/vec4 v00000248ba485d60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000248ba485d60_0;
    %load/vec4 v00000248ba486c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000248ba486c60_0;
    %ix/getv 4, v00000248ba485d60_0;
    %shiftl 4;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000248ba486c60_0;
    %ix/getv 4, v00000248ba485d60_0;
    %shiftr 4;
    %assign/vec4 v00000248ba485ea0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000248ba40b230;
T_7 ;
    %wait E_00000248ba444570;
    %load/vec4 v00000248ba48b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000248ba486760_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000248ba4864e0, 4;
    %assign/vec4 v00000248ba487020_0, 0;
T_7.0 ;
    %load/vec4 v00000248ba48ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000248ba486f80_0;
    %ix/getv 3, v00000248ba486760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba4864e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000248ba40b230;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248ba487660_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000248ba487660_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248ba487660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248ba4864e0, 0, 4;
    %load/vec4 v00000248ba487660_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248ba487660_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000248ba40b230;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248ba487660_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000248ba487660_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000248ba487660_0;
    %load/vec4a v00000248ba4864e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000248ba487660_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000248ba487660_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248ba487660_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000248ba3f2d00;
T_10 ;
    %wait E_00000248ba443fb0;
    %load/vec4 v00000248ba4f53a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000248ba4f2560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000248ba4f2560_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000248ba4f2560_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000248ba451e10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248ba4f5b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248ba4f4400_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000248ba451e10;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000248ba4f5b20_0;
    %inv;
    %assign/vec4 v00000248ba4f5b20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000248ba451e10;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248ba4f4400_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248ba4f4400_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000248ba4f4c20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
