
---------- Begin Simulation Statistics ----------
final_tick                               118191473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686352                       # Number of bytes of host memory used
host_op_rate                                   201777                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   501.05                       # Real time elapsed on the host
host_tick_rate                              235888722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101099840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118191                       # Number of seconds simulated
sim_ticks                                118191473000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.011495                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4075858                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            346502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5091997                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104084                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           580996                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508613                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101099840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.181915                       # CPI: cycles per instruction
system.cpu.discardedOps                        966659                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48878243                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40529638                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6289510                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2513508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.846085                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118191473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55095415     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 179332      0.18%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            270788      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            263063      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            162169      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54813      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           487877      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33300      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38133709     37.72%     93.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6406974      6.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101099840                       # Class of committed instruction
system.cpu.tickCycles                       115677965                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            349                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           48                       # Transaction distribution
system.membus.trans_dist::CleanEvict              325                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3664                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       618880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  618880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4787                       # Request fanout histogram
system.membus.respLayer1.occupancy           44849500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5544000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       139804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       186368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11789184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11975552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             722                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            48469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017207                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130043                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47635     98.28%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    834      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          277736000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         233866993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4875999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  170                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42782                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42952                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 170                       # number of overall hits
system.l2.overall_hits::.cpu.data               42782                       # number of overall hits
system.l2.overall_hits::total                   42952                       # number of overall hits
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3990                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4795                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              3990                       # number of overall misses
system.l2.overall_misses::total                  4795                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    428042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        511635000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    428042000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       511635000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.825641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.085307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.825641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.085307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103842.236025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107278.696742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106701.772680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103842.236025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107278.696742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106701.772680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  48                       # number of writebacks
system.l2.writebacks::total                        48                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    347789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    415194000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    347789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    415194000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.824615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.085158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.824615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.085158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83837.064677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87318.353000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86733.653645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83837.064677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87318.353000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86733.653645                       # average overall mshr miss latency
system.l2.replacements                            722                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          444                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              444                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          444                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          444                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             34205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34205                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3664                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    393188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     393188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.096755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.096755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107311.135371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107311.135371                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    319908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    319908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.096755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.096755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87311.135371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87311.135371                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.825641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.825641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103842.236025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103842.236025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.824615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.824615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83837.064677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83837.064677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.036617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106914.110429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106914.110429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87401.253918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87401.253918                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3853.686039                       # Cycle average of tags in use
system.l2.tags.total_refs                       94009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.613812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.774662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       340.444287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3509.467090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.083116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.856803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4071                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    756929                       # Number of tag accesses
system.l2.tags.data_accesses                   756929                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         509824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             612736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           48                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 48                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            870723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4313543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5184266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       870723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           870723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          51983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                51983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          51983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           870723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4313543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5236249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        96.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036315469500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               44756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 69                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         48                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               16                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    135254500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   47850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               314692000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14133.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32883.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      60                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   96                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.911547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.128684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.396349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.04%      0.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1750     76.25%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      4.23%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      2.96%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      2.00%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.57%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.13%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.70%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          255     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2388.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    218.224654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4459.856612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.244954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 612480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  612736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79184971000                       # Total gap between requests
system.mem_ctrls.avgGap                   16377450.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       509568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 870722.712796717533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4311377.014482254162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39529.078379452971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           96                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48233000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    266459000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 266548458000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29995.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33449.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2776546437.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7432740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3950595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32858280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             125280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9329620560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2903295000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42940645920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55217928375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.190458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111605837250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3946540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2639095750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8953560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4758930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35471520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             255780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9329620560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3071887890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42798672960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55249621200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.458606                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111235478250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3946540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3009454750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15177528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15177528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15177528                       # number of overall hits
system.cpu.icache.overall_hits::total        15177528                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          975                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            975                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          975                       # number of overall misses
system.cpu.icache.overall_misses::total           975                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92338000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15178503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15178503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15178503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15178503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94705.641026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94705.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94705.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94705.641026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          481                       # number of writebacks
system.cpu.icache.writebacks::total               481                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90388000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90388000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92705.641026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92705.641026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92705.641026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92705.641026                       # average overall mshr miss latency
system.cpu.icache.replacements                    481                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15177528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15177528                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          975                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           975                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15178503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15178503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94705.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94705.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92705.641026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92705.641026                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.531648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15178503                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15567.695385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.531648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60714987                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60714987                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43828260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43828260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43836839                       # number of overall hits
system.cpu.dcache.overall_hits::total        43836839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51952                       # number of overall misses
system.cpu.dcache.overall_misses::total         51952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1861124000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1861124000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1861124000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1861124000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43880139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43880139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43888791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43888791                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35874.322944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35874.322944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35823.914383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35823.914383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45331                       # number of writebacks
system.cpu.dcache.writebacks::total             45331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46772                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1463946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1463946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1469280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1469280000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001066                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31331.107544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31331.107544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31413.666296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31413.666296                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37522486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37522486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    260250000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    260250000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37531399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37531399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29198.922922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29198.922922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26956.865402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26956.865402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6305774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6305774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        42966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        42966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1600874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1600874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37259.088582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37259.088582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1225216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1225216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32354.062690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32354.062690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8652                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8652                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           47                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5334000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5334000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005432                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005432                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113489.361702                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113489.361702                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.274440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43883943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            938.252437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.274440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175603264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175603264                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118191473000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
