Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-tqg144-2
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : j1soc

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1soc.v" into library work
Parsing module <j1soc>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" into library work
Parsing module <j1>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/dpram.v" into library work
Parsing module <dp_ram>.
INFO:HDLCompiler:693 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/dpram.v" Line 24. parameter declaration becomes local in dp_ram with formal parameter declaration list
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/TOP.v" into library work
Parsing module <TOP>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/Comunicaciones.v" into library work
Parsing module <Comunicaciones>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Control/Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/EnviarDatos.v" into library work
Parsing module <EnviarDatos>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/baudgen.v" into library work
Parsing module <baudgen>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v" into library work
Parsing module <peripheral_Comunicaciones>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <j1soc>.

Elaborating module <j1(bootram_file="../firmware/Hello_World/j1.mem")>.

Elaborating module <dp_ram(adr_width=13,dat_width=16,mem_file_name="../firmware/Hello_World/j1.mem")>.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/../firmware/Hello_World/j1.mem\".
WARNING:HDLCompiler:189 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 46: Size mismatch in connection of port <en_b>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 47: Size mismatch in connection of port <adr_a>. Formal port size is 13-bit while actual signal size is 15-bit.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 90: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 117: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 129: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 134: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 155: Result of 15-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v" Line 157: Result of 16-bit expression is truncated to fit in 13-bit target.

Elaborating module <peripheral_Comunicaciones>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v" Line 47: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v" Line 48: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v" Line 49: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v" Line 50: Result of 16-bit expression is truncated to fit in 1-bit target.

Elaborating module <TOP>.

Elaborating module <Control>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Control/Control.v" Line 71: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <Comunicaciones>.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/comandos.list\".
WARNING:HDLCompiler:1670 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/Comunicaciones.v" Line 48: Signal <romMen_commandos> in initial block is partially initialized.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/direcciones.list\".
WARNING:HDLCompiler:1670 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/Comunicaciones.v" Line 54: Signal <romMen_direcciones> in initial block is partially initialized.

Elaborating module <uart_tx(BAUD=434)>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v" Line 99: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <baudgen(M=434)>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/baudgen.v" Line 66: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/baudgen.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v" Line 159: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v" Line 160: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v" Line 164: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/Comunicaciones.v" Line 120: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <EnviarDatos>.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/comandos.list\".
WARNING:HDLCompiler:1670 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/EnviarDatos.v" Line 41: Signal <romMen_commandos> in initial block is partially initialized.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <j1soc>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1soc.v".
        bootram_file = "../firmware/Hello_World/j1.mem"
        clkFreq = 50000000
        baudRateUart = 115200
    Summary:
	no macro.
Unit <j1soc> synthesized.

Synthesizing Unit <j1>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/j1.v".
        bootram_file = "../firmware/Hello_World/j1.mem"
    Found 32x16-bit dual-port RAM <Mram_dstack> for signal <dstack>.
    Found 32x16-bit dual-port RAM <Mram_rstack> for signal <rstack>.
    Found 5-bit register for signal <dsp>.
    Found 16-bit register for signal <st0>.
    Found 5-bit register for signal <rsp>.
    Found 13-bit register for signal <pc>.
    Found 14-bit adder for signal <n0144[13:0]> created at line 41.
    Found 16-bit adder for signal <st0[15]_st1[15]_add_11_OUT> created at line 82.
    Found 5-bit adder for signal <dsp[4]_GND_2_o_add_33_OUT> created at line 117.
    Found 5-bit adder for signal <dsp[4]_dd[1]_add_34_OUT> created at line 122.
    Found 5-bit adder for signal <rsp[4]_rd[1]_add_35_OUT> created at line 123.
    Found 5-bit adder for signal <rsp[4]_GND_2_o_add_40_OUT> created at line 134.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_20_OUT<15:0>> created at line 90.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_38_OUT<4:0>> created at line 129.
    Found 16-bit shifter logical right for signal <st1[15]_st0[3]_shift_right_18_OUT> created at line 89
    Found 16-bit shifter logical left for signal <st1[15]_st0[3]_shift_left_22_OUT> created at line 93
    Found 16-bit 16-to-1 multiplexer for signal <st0sel[3]_st1[15]_wide_mux_24_OUT> created at line 79.
    Found 5-bit 4-to-1 multiplexer for signal <_n0188> created at line 126.
    Found 5-bit 3-to-1 multiplexer for signal <_n0190> created at line 126.
    Found 16-bit 3-to-1 multiplexer for signal <_n0192> created at line 126.
    Found 16-bit comparator equal for signal <st1[15]_st0[15]_equal_17_o> created at line 87
    Found 16-bit comparator greater for signal <st0[15]_st1[15]_LessThan_18_o> created at line 88
    Found 16-bit comparator greater for signal <st1[15]_st0[15]_LessThan_24_o> created at line 95
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <j1> synthesized.

Synthesizing Unit <dp_ram>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/dpram.v".
        adr_width = 13
        dat_width = 16
        mem_file_name = "../firmware/Hello_World/j1.mem"
    Found 8192x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <dat_a_out>.
    Found 16-bit register for signal <dat_b>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dp_ram> synthesized.

Synthesizing Unit <peripheral_Comunicaciones>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/peripheral_Comunicaciones.v".
    Found 8-bit register for signal <dato_in>.
    Found 8-bit register for signal <comando_in>.
    Found 1-bit register for signal <ledout>.
    Found 1-bit register for signal <start>.
    Found 6-bit 7-to-1 multiplexer for signal <_n0118> created at line 15.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   3 Multiplexer(s).
Unit <peripheral_Comunicaciones> synthesized.

Synthesizing Unit <TOP>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/TOP.v".
    Found 1-bit register for signal <bussy_j1>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <Control>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Control/Control.v".
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <command_1>.
    Found 1-bit register for signal <start_datos>.
    Found 28-bit register for signal <timer>.
    Found 11-bit register for signal <timer2>.
    Found 1-bit register for signal <start>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit subtractor for signal <timer[27]_GND_21_o_sub_9_OUT> created at line 63.
    Found 11-bit subtractor for signal <timer2[10]_GND_21_o_sub_19_OUT> created at line 80.
    Found 3-bit adder for signal <command_1[2]_GND_21_o_add_10_OUT> created at line 71.
    Found 3-bit comparator greater for signal <GND_21_o_command_1[2]_LessThan_10_o> created at line 66
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

Synthesizing Unit <Comunicaciones>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/Comunicaciones/Comunicaciones.v".
        BAUD = 434
WARNING:Xst:2999 - Signal 'romMen_commandos', unconnected in block 'Comunicaciones', is tied to its initial value.
WARNING:Xst:2999 - Signal 'romMen_direcciones', unconnected in block 'Comunicaciones', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <romMen_commandos>, simulation mismatch.
    Found 83x8-bit single-port Read Only RAM <Mram_romMen_commandos> for signal <romMen_commandos>.
    Found 16x8-bit single-port Read Only RAM <Mram_romMen_direcciones> for signal <romMen_direcciones>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <bussyComunicaciones>.
    Found 1-bit register for signal <start_uart>.
    Found 8-bit register for signal <RegCommand>.
    Found 8-bit register for signal <CrrCh>.
    Found 8-bit register for signal <Data>.
    Found 28-bit register for signal <timer>.
    Found 1-bit register for signal <ready_command>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit subtractor for signal <timer[27]_GND_22_o_sub_12_OUT> created at line 112.
    Found 8-bit adder for signal <CrrCh[7]_GND_22_o_add_14_OUT> created at line 120.
    Found 8-bit comparator greater for signal <CrrCh[7]_GND_22_o_LessThan_9_o> created at line 109
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Comunicaciones> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/uart_tx.v".
        BAUD = 434
    Found 8-bit register for signal <data_r>.
    Found 10-bit register for signal <shifter>.
    Found 4-bit register for signal <bitc>.
    Found 1-bit register for signal <tx>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <start_r>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | GND_23_o_GND_23_o_equal_8_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitc[3]_GND_23_o_add_19_OUT> created at line 99.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <baudgen>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/baudgen.v".
        M = 434
    Found 9-bit register for signal <divcounter>.
    Found 10-bit adder for signal <n0017[9:0]> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <baudgen> synthesized.

Synthesizing Unit <EnviarDatos>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/j1_soc/hdl/Comunicaciones/EnviarDatos/EnviarDatos.v".
        BAUD = 434
WARNING:Xst:2999 - Signal 'romMen_commandos', unconnected in block 'EnviarDatos', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <romMen_commandos>, simulation mismatch.
    Found 31x8-bit single-port Read Only RAM <Mram_romMen_commandos> for signal <romMen_commandos>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <bussy_e>.
    Found 8-bit register for signal <data_in>.
    Found 28-bit register for signal <timer>.
    Found 28-bit register for signal <timer_2>.
    Found 28-bit register for signal <timer_3>.
    Found 28-bit register for signal <timer_4>.
    Found 28-bit register for signal <timer_5>.
    Found 1-bit register for signal <start_uart>.
    Found 1-bit register for signal <multip>.
    Found 8-bit register for signal <numeros>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit subtractor for signal <timer[27]_GND_25_o_sub_14_OUT> created at line 98.
    Found 28-bit subtractor for signal <timer_4[27]_GND_25_o_sub_24_OUT> created at line 117.
    Found 28-bit subtractor for signal <timer_5[27]_GND_25_o_sub_89_OUT> created at line 237.
    Found 28-bit subtractor for signal <timer_3[27]_GND_25_o_sub_93_OUT> created at line 248.
    Found 28-bit subtractor for signal <timer_2[27]_GND_25_o_sub_98_OUT> created at line 258.
    Found 8-bit adder for signal <numeros[7]_GND_25_o_add_16_OUT> created at line 105.
    Found 8-bit 12-to-1 multiplexer for signal <_n0282> created at line 112.
    Found 28-bit comparator greater for signal <GND_25_o_timer_5[27]_LessThan_88_o> created at line 235
    Found 28-bit comparator greater for signal <GND_25_o_timer_3[27]_LessThan_92_o> created at line 244
    Found 8-bit comparator greater for signal <numeros[7]_GND_25_o_LessThan_99_o> created at line 260
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 159 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EnviarDatos> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 1
 31x8-bit single-port Read Only RAM                    : 1
 32x16-bit dual-port RAM                               : 2
 8192x16-bit dual-port RAM                             : 1
 83x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 14-bit adder                                          : 1
 16-bit addsub                                         : 1
 28-bit subtractor                                     : 7
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 45
 1-bit register                                        : 15
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 3
 28-bit register                                       : 7
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
 8-bit register                                        : 9
 9-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 102
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 26
 16-bit 3-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 15
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 5
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <d_out_15> (without init value) has a constant value of 0 in block <WIFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RegCommand_4> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_5> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_6> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_7> of sequential type is unconnected in block <com1>.

Synthesizing (advanced) Unit <Comunicaciones>.
INFO:Xst:3226 - The RAM <Mram_romMen_commandos> will be implemented as a BLOCK RAM, absorbing the following register(s): <CrrCh>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 83-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[2]_CrrCh[7]_wide_mux_27_OUT<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_romMen_direcciones> will be implemented as a BLOCK RAM, absorbing the following register(s): <RegCommand>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[2]_RegCommand[7]_wide_mux_26_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <Comunicaciones> synthesized (advanced).

Synthesizing (advanced) Unit <EnviarDatos>.
INFO:Xst:3226 - The RAM <Mram_romMen_commandos> will be implemented as a BLOCK RAM, absorbing the following register(s): <numeros>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[3]_numeros[7]_select_128_OUT<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <EnviarDatos> synthesized (advanced).

Synthesizing (advanced) Unit <j1>.
The following registers are absorbed into counter <dsp>: 1 register on signal <dsp>.
INFO:Xst:3226 - The RAM <Mram_rstack> will be implemented as a BLOCK RAM, absorbing the following register(s): <rsp>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk_i>     | rise     |
    |     weA            | connected to signal <_rstkW>        | high     |
    |     addrA          | connected to signal <_rsp>          |          |
    |     diA            | connected to signal <_rstkD>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <ram0/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram0/dat_a_out> <ram0/dat_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <sys_clk_i>     | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <st0<13:1>>     |          |
    |     diA            | connected to signal <io_dout>       |          |
    |     doA            | connected to signal <ramrd>         |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk_i>     | rise     |
    |     addrB          | connected to signal <_pc>           |          |
    |     doB            | connected to signal <insn>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dstack> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <sys_clk_i>     | rise     |
    |     weA            | connected to signal <_dstkW>        | high     |
    |     addrA          | connected to signal <_dsp>          |          |
    |     diA            | connected to signal <st0>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <dsp>           |          |
    |     doB            | connected to signal <io_dout>       |          |
    -----------------------------------------------------------------------
Unit <j1> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bitc>: 1 register on signal <bitc>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port block Read Only RAM              : 1
 31x8-bit single-port block Read Only RAM              : 1
 32x16-bit dual-port distributed RAM                   : 1
 32x16-bit single-port block RAM                       : 1
 8192x16-bit dual-port block RAM                       : 1
 83x8-bit single-port block Read Only RAM              : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 14-bit adder                                          : 1
 16-bit addsub                                         : 1
 28-bit subtractor                                     : 7
 3-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 361
 Flip-Flops                                            : 361
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 113
 1-bit 2-to-1 multiplexer                              : 35
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 26
 16-bit 3-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 15
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 5
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d_out_15> (without init value) has a constant value of 0 in block <peripheral_Comunicaciones>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <WIFI/EnviarDatosWIFI/envi/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <WIFI/EnviarDatosWIFI/envi/FSM_3> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0100  | 010
 1110  | 110
 1000  | 111
 0011  | 101
 1100  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <WIFI/EnviarDatosWIFI/control1/FSM_0> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0100  | 0001000
 1000  | 0010000
 0011  | 0100000
 1100  | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <WIFI/EnviarDatosWIFI/com1/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <WIFI/EnviarDatosWIFI/com1/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 111   | 111
 011   | 011
 110   | 110
-------------------

Optimizing unit <j1soc> ...

Optimizing unit <j1> ...

Optimizing unit <peripheral_Comunicaciones> ...

Optimizing unit <EnviarDatos> ...

Optimizing unit <Control> ...
WARNING:Xst:1710 - FF/Latch <command_1_2> (without init value) has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_1_2> (without init value) has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Comunicaciones> ...
WARNING:Xst:1293 - FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_15> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_14> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_13> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_12> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_26> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_25> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_24> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_23> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_22> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_21> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_20> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_19> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_18> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_17> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_16> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_15> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_14> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_13> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_3_12> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_2_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_2_26> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_2_25> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_26> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_25> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/control1/timer_27> (without init value) has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/com1/timer_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_26> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_25> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_24> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_23> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_22> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_21> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_20> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_19> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_18> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_17> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_16> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_15> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_14> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_13> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_5_12> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_27> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_26> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_25> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_24> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_23> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_22> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_21> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_20> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_19> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_18> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_17> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WIFI/EnviarDatosWIFI/envi/timer_4_16> has a constant value of 0 in block <j1soc>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block j1soc, actual ratio is 46.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 334
 Flip-Flops                                            : 334

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1328
#      GND                         : 1
#      INV                         : 152
#      LUT1                        : 36
#      LUT2                        : 38
#      LUT3                        : 126
#      LUT4                        : 102
#      LUT5                        : 129
#      LUT6                        : 307
#      MUXCY                       : 227
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 208
# FlipFlops/Latches                : 334
#      FD                          : 22
#      FD_1                        : 1
#      FDC                         : 12
#      FDE                         : 209
#      FDE_1                       : 18
#      FDP                         : 1
#      FDR                         : 43
#      FDRE                        : 8
#      FDSE                        : 20
# RAMS                             : 18
#      RAM32M                      : 2
#      RAM32X1D                    : 4
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             333  out of   4800     6%  
 Number of Slice LUTs:                  906  out of   2400    37%  
    Number used as Logic:               890  out of   2400    37%  
    Number used as Memory:               16  out of   1200     1%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    925
   Number with an unused Flip Flop:     592  out of    925    64%  
   Number with an unused LUT:            19  out of    925     2%  
   Number of fully used LUT-FF pairs:   314  out of    925    33%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     12    83%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk_i                          | BUFGP                  | 352   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.931ns (Maximum Frequency: 62.772MHz)
   Minimum input arrival time before clock: 8.855ns
   Maximum output required time after clock: 5.650ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_i'
  Clock period: 15.931ns (frequency: 62.772MHz)
  Total number of paths / destination ports: 975844 / 833
-------------------------------------------------------------------------
Delay:               7.965ns (Levels of Logic = 20)
  Source:            WIFI/EnviarDatosWIFI/bussy_j1 (FF)
  Destination:       cpu0/ram0/Mram_ram1 (RAM)
  Source Clock:      sys_clk_i falling
  Destination Clock: sys_clk_i rising

  Data Path: WIFI/EnviarDatosWIFI/bussy_j1 to cpu0/ram0/Mram_ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.682  WIFI/EnviarDatosWIFI/bussy_j1 (WIFI/EnviarDatosWIFI/bussy_j1)
     LUT5:I4->O            1   0.254   0.682  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_A414 (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_A411)
     LUT6:I5->O            1   0.254   0.682  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_A415 (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_A412)
     LUT6:I5->O            1   0.254   0.682  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_A416 (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_A<0>)
     LUT6:I5->O            1   0.254   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_lut<0> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<0> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<1> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<2> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<3> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<4> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<5> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<6> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<7> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<8> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<9> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<10> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<11> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<12> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<13> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_cy<13>)
     XORCY:CI->O           3   0.206   0.874  cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_rs_xor<14> (cpu0/Mmux_st0sel[3]_st1[15]_wide_mux_24_OUT15_split<14>)
     LUT6:I4->O           32   0.250   1.519  cpu0/ramWE_GND_2_o_AND_1_o1 (cpu0/ramWE_GND_2_o_AND_1_o)
     RAMB16BWER:WEA0           0.330          cpu0/ram0/Mram_ram1
    ----------------------------------------
    Total                      7.965ns (2.844ns logic, 5.121ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_i'
  Total number of paths / destination ports: 652 / 402
-------------------------------------------------------------------------
Offset:              8.855ns (Levels of Logic = 5)
  Source:            sys_rst_i (PAD)
  Destination:       cpu0/Mram_rstack (RAM)
  Destination Clock: sys_clk_i rising

  Data Path: sys_rst_i to cpu0/Mram_rstack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   1.328   2.667  sys_rst_i_IBUF (WIFI/EnviarDatosWIFI/com1/rst_inv)
     LUT6:I0->O           12   0.254   1.069  cpu0/mux10141 (cpu0/mux1014)
     LUT4:I3->O            1   0.254   0.790  cpu0/mux107_SW0 (N36)
     LUT5:I3->O           10   0.250   1.008  cpu0/mux107 (cpu0/_pc<5>)
     LUT6:I5->O            1   0.254   0.681  cpu0/Mmux__rstkD121 (cpu0/_rstkD<5>)
     RAMB8BWER:DIADI5          0.300          cpu0/Mram_rstack
    ----------------------------------------
    Total                      8.855ns (2.640ns logic, 6.215ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_i'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.650ns (Levels of Logic = 2)
  Source:            WIFI/EnviarDatosWIFI/control1/start_datos (FF)
  Destination:       c_tx (PAD)
  Source Clock:      sys_clk_i rising

  Data Path: WIFI/EnviarDatosWIFI/control1/start_datos to c_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.525   1.297  WIFI/EnviarDatosWIFI/control1/start_datos (WIFI/EnviarDatosWIFI/control1/start_datos)
     LUT3:I0->O            1   0.235   0.681  WIFI/EnviarDatosWIFI/Mmux_tx11 (c_tx_OBUF)
     OBUF:I->O                 2.912          c_tx_OBUF (c_tx)
    ----------------------------------------
    Total                      5.650ns (3.672ns logic, 1.978ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_i      |   14.979|    7.965|    6.729|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.09 secs
 
--> 


Total memory usage is 388184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :    7 (   0 filtered)

