<stg><name>match_template</name>


<trans_list>

<trans id="1446" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_allocatedFlag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_template_allocatedFlag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_template_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_template_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_template_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_template_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_allocatedFlag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_allocatedFlag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_rows, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out_size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_out_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %img_out_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:33 %store_ln0 = store i14 0, i14 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln0 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc29:4 %I = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc29:5 %T = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc29:0 %indvar_flatten2_load = load i14 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:6 %zext_ln27 = zext i8 %T

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:7 %zext_ln27_1 = zext i8 %I

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:8 %diff = sub i9 %zext_ln27, i9 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:10 %I_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:11 %T_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc29:934 %add_ln13 = add i14 %indvar_flatten2_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc29:935 %icmp_ln13 = icmp_eq  i14 %indvar_flatten2_load, i14 8280

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:937 %br_ln13 = br i1 %icmp_ln13, void %for.inc29, void %for.end31

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:9 %sext_ln27 = sext i9 %diff

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:16 %I_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:17 %T_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:724 %mul_ln28_93 = mul i18 %sext_ln27, i18 %sext_ln27

]]></Node>
<StgValue><ssdm name="mul_ln28_93"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29:936 %store_ln13 = store i14 %add_ln13, i14 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:18 %zext_ln27_4 = zext i8 %T_2

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:19 %zext_ln27_5 = zext i8 %I_2

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:20 %diff_2 = sub i9 %zext_ln27_4, i9 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:22 %I_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:23 %T_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:724 %mul_ln28_93 = mul i18 %sext_ln27, i18 %sext_ln27

]]></Node>
<StgValue><ssdm name="mul_ln28_93"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:21 %sext_ln27_2 = sext i9 %diff_2

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:28 %I_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_4"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:29 %T_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:648 %mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="mul_ln28_34"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:12 %zext_ln27_2 = zext i8 %T_1

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:13 %zext_ln27_3 = zext i8 %I_1

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:14 %diff_1 = sub i9 %zext_ln27_2, i9 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:30 %zext_ln27_8 = zext i8 %T_4

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:31 %zext_ln27_9 = zext i8 %I_4

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:32 %diff_4 = sub i9 %zext_ln27_8, i9 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:34 %I_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_5"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:35 %T_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_5"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:648 %mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="mul_ln28_34"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:15 %sext_ln27_1 = sext i9 %diff_1

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:33 %sext_ln27_4 = sext i9 %diff_4

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:36 %zext_ln27_10 = zext i8 %T_5

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:37 %zext_ln27_11 = zext i8 %I_5

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:38 %diff_5 = sub i9 %zext_ln27_10, i9 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:40 %I_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_6"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:41 %T_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_6"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:616 %mul_ln28_9 = mul i18 %sext_ln27_4, i18 %sext_ln27_4

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:643 %mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="mul_ln28_30"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:648 %mul_ln28_34 = mul i18 %sext_ln27_2, i18 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="mul_ln28_34"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:732 %add_ln28 = add i18 %mul_ln28_93, i18 %mul_ln28_34

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:39 %sext_ln27_5 = sext i9 %diff_5

]]></Node>
<StgValue><ssdm name="sext_ln27_5"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:46 %I_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_7"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:47 %T_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_7"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:616 %mul_ln28_9 = mul i18 %sext_ln27_4, i18 %sext_ln27_4

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:641 %mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="mul_ln28_28"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:643 %mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="mul_ln28_30"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:732 %add_ln28 = add i18 %mul_ln28_93, i18 %mul_ln28_34

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:24 %zext_ln27_6 = zext i8 %T_3

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:25 %zext_ln27_7 = zext i8 %I_3

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:26 %diff_3 = sub i9 %zext_ln27_6, i9 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:48 %zext_ln27_14 = zext i8 %T_7

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:49 %zext_ln27_15 = zext i8 %I_7

]]></Node>
<StgValue><ssdm name="zext_ln27_15"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:50 %diff_7 = sub i9 %zext_ln27_14, i9 %zext_ln27_15

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:52 %I_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_8"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:53 %T_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_8"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:641 %mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="mul_ln28_28"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:643 %mul_ln28_30 = mul i18 %sext_ln27_1, i18 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="mul_ln28_30"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:644 %sext_ln28_9 = sext i18 %mul_ln28_30

]]></Node>
<StgValue><ssdm name="sext_ln28_9"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:733 %sext_ln28_28 = sext i18 %add_ln28

]]></Node>
<StgValue><ssdm name="sext_ln28_28"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:734 %add_ln28_1 = add i19 %sext_ln28_28, i19 %sext_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:27 %sext_ln27_3 = sext i9 %diff_3

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:51 %sext_ln27_7 = sext i9 %diff_7

]]></Node>
<StgValue><ssdm name="sext_ln27_7"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:54 %zext_ln27_16 = zext i8 %T_8

]]></Node>
<StgValue><ssdm name="zext_ln27_16"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:55 %zext_ln27_17 = zext i8 %I_8

]]></Node>
<StgValue><ssdm name="zext_ln27_17"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:56 %diff_8 = sub i9 %zext_ln27_16, i9 %zext_ln27_17

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:58 %I_9 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_9"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:59 %T_9 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_9"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:631 %mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="mul_ln28_21"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:641 %mul_ln28_28 = mul i18 %sext_ln27_5, i18 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="mul_ln28_28"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:685 %mul_ln28_61 = mul i18 %sext_ln27_7, i18 %sext_ln27_7

]]></Node>
<StgValue><ssdm name="mul_ln28_61"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:734 %add_ln28_1 = add i19 %sext_ln28_28, i19 %sext_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:736 %add_ln28_2 = add i18 %mul_ln28_9, i18 %mul_ln28_28

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:57 %sext_ln27_8 = sext i9 %diff_8

]]></Node>
<StgValue><ssdm name="sext_ln27_8"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:64 %I_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_10"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:65 %T_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_10"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:631 %mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="mul_ln28_21"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:652 %mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8

]]></Node>
<StgValue><ssdm name="mul_ln28_37"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:685 %mul_ln28_61 = mul i18 %sext_ln27_7, i18 %sext_ln27_7

]]></Node>
<StgValue><ssdm name="mul_ln28_61"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:736 %add_ln28_2 = add i18 %mul_ln28_9, i18 %mul_ln28_28

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:42 %zext_ln27_12 = zext i8 %T_6

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:43 %zext_ln27_13 = zext i8 %I_6

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:44 %diff_6 = sub i9 %zext_ln27_12, i9 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:66 %zext_ln27_20 = zext i8 %T_10

]]></Node>
<StgValue><ssdm name="zext_ln27_20"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:67 %zext_ln27_21 = zext i8 %I_10

]]></Node>
<StgValue><ssdm name="zext_ln27_21"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:68 %diff_10 = sub i9 %zext_ln27_20, i9 %zext_ln27_21

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:70 %I_11 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_11"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:71 %T_11 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_11"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:631 %mul_ln28_21 = mul i18 %sext_ln27_3, i18 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="mul_ln28_21"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:632 %sext_ln28_6 = sext i18 %mul_ln28_21

]]></Node>
<StgValue><ssdm name="sext_ln28_6"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:652 %mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8

]]></Node>
<StgValue><ssdm name="mul_ln28_37"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:737 %sext_ln28_30 = sext i18 %add_ln28_2

]]></Node>
<StgValue><ssdm name="sext_ln28_30"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:738 %add_ln28_3 = add i19 %sext_ln28_30, i19 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:45 %sext_ln27_6 = sext i9 %diff_6

]]></Node>
<StgValue><ssdm name="sext_ln27_6"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:69 %sext_ln27_10 = sext i9 %diff_10

]]></Node>
<StgValue><ssdm name="sext_ln27_10"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:72 %zext_ln27_22 = zext i8 %T_11

]]></Node>
<StgValue><ssdm name="zext_ln27_22"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:73 %zext_ln27_23 = zext i8 %I_11

]]></Node>
<StgValue><ssdm name="zext_ln27_23"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:74 %diff_11 = sub i9 %zext_ln27_22, i9 %zext_ln27_23

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:76 %I_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_12"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:77 %T_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_12"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:610 %mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:621 %mul_ln28_14 = mul i18 %sext_ln27_10, i18 %sext_ln27_10

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:652 %mul_ln28_37 = mul i18 %sext_ln27_8, i18 %sext_ln27_8

]]></Node>
<StgValue><ssdm name="mul_ln28_37"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:738 %add_ln28_3 = add i19 %sext_ln28_30, i19 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:742 %add_ln28_5 = add i18 %mul_ln28_61, i18 %mul_ln28_37

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:75 %sext_ln27_11 = sext i9 %diff_11

]]></Node>
<StgValue><ssdm name="sext_ln27_11"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:82 %I_13 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_13"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:83 %T_13 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_13"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:610 %mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:621 %mul_ln28_14 = mul i18 %sext_ln27_10, i18 %sext_ln27_10

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:657 %mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11

]]></Node>
<StgValue><ssdm name="mul_ln28_40"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:735 %sext_ln28_29 = sext i19 %add_ln28_1

]]></Node>
<StgValue><ssdm name="sext_ln28_29"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:739 %sext_ln28_31 = sext i19 %add_ln28_3

]]></Node>
<StgValue><ssdm name="sext_ln28_31"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:740 %add_ln28_4 = add i20 %sext_ln28_31, i20 %sext_ln28_29

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:742 %add_ln28_5 = add i18 %mul_ln28_61, i18 %mul_ln28_37

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:60 %zext_ln27_18 = zext i8 %T_9

]]></Node>
<StgValue><ssdm name="zext_ln27_18"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:61 %zext_ln27_19 = zext i8 %I_9

]]></Node>
<StgValue><ssdm name="zext_ln27_19"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:62 %diff_9 = sub i9 %zext_ln27_18, i9 %zext_ln27_19

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:84 %zext_ln27_26 = zext i8 %T_13

]]></Node>
<StgValue><ssdm name="zext_ln27_26"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:85 %zext_ln27_27 = zext i8 %I_13

]]></Node>
<StgValue><ssdm name="zext_ln27_27"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:86 %diff_13 = sub i9 %zext_ln27_26, i9 %zext_ln27_27

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:88 %I_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_14"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:89 %T_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_14"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:610 %mul_ln28_4 = mul i18 %sext_ln27_6, i18 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:611 %sext_ln28_2 = sext i18 %mul_ln28_4

]]></Node>
<StgValue><ssdm name="sext_ln28_2"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:657 %mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11

]]></Node>
<StgValue><ssdm name="mul_ln28_40"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:743 %sext_ln28_33 = sext i18 %add_ln28_5

]]></Node>
<StgValue><ssdm name="sext_ln28_33"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:744 %add_ln28_6 = add i19 %sext_ln28_33, i19 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:63 %sext_ln27_9 = sext i9 %diff_9

]]></Node>
<StgValue><ssdm name="sext_ln27_9"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:87 %sext_ln27_13 = sext i9 %diff_13

]]></Node>
<StgValue><ssdm name="sext_ln27_13"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:90 %zext_ln27_28 = zext i8 %T_14

]]></Node>
<StgValue><ssdm name="zext_ln27_28"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:91 %zext_ln27_29 = zext i8 %I_14

]]></Node>
<StgValue><ssdm name="zext_ln27_29"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:92 %diff_14 = sub i9 %zext_ln27_28, i9 %zext_ln27_29

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:94 %I_15 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_15"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:95 %T_15 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_15"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:612 %mul_ln28_5 = mul i18 %sext_ln27_13, i18 %sext_ln27_13

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:657 %mul_ln28_40 = mul i18 %sext_ln27_11, i18 %sext_ln27_11

]]></Node>
<StgValue><ssdm name="mul_ln28_40"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:708 %mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="mul_ln28_80"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:744 %add_ln28_6 = add i19 %sext_ln28_33, i19 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:746 %add_ln28_7 = add i18 %mul_ln28_14, i18 %mul_ln28_40

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:93 %sext_ln27_14 = sext i9 %diff_14

]]></Node>
<StgValue><ssdm name="sext_ln27_14"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:100 %I_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_16"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:101 %T_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_16"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:612 %mul_ln28_5 = mul i18 %sext_ln27_13, i18 %sext_ln27_13

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:708 %mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="mul_ln28_80"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:723 %mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14

]]></Node>
<StgValue><ssdm name="mul_ln28_92"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:746 %add_ln28_7 = add i18 %mul_ln28_14, i18 %mul_ln28_40

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:78 %zext_ln27_24 = zext i8 %T_12

]]></Node>
<StgValue><ssdm name="zext_ln27_24"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:79 %zext_ln27_25 = zext i8 %I_12

]]></Node>
<StgValue><ssdm name="zext_ln27_25"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:80 %diff_12 = sub i9 %zext_ln27_24, i9 %zext_ln27_25

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:102 %zext_ln27_32 = zext i8 %T_16

]]></Node>
<StgValue><ssdm name="zext_ln27_32"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:103 %zext_ln27_33 = zext i8 %I_16

]]></Node>
<StgValue><ssdm name="zext_ln27_33"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:104 %diff_16 = sub i9 %zext_ln27_32, i9 %zext_ln27_33

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:106 %I_17 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_17"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:107 %T_17 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_17"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:708 %mul_ln28_80 = mul i18 %sext_ln27_9, i18 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="mul_ln28_80"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:709 %sext_ln28_24 = sext i18 %mul_ln28_80

]]></Node>
<StgValue><ssdm name="sext_ln28_24"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:723 %mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14

]]></Node>
<StgValue><ssdm name="mul_ln28_92"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:747 %sext_ln28_35 = sext i18 %add_ln28_7

]]></Node>
<StgValue><ssdm name="sext_ln28_35"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:748 %add_ln28_8 = add i19 %sext_ln28_35, i19 %sext_ln28_24

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:81 %sext_ln27_12 = sext i9 %diff_12

]]></Node>
<StgValue><ssdm name="sext_ln27_12"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:105 %sext_ln27_16 = sext i9 %diff_16

]]></Node>
<StgValue><ssdm name="sext_ln27_16"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:108 %zext_ln27_34 = zext i8 %T_17

]]></Node>
<StgValue><ssdm name="zext_ln27_34"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:109 %zext_ln27_35 = zext i8 %I_17

]]></Node>
<StgValue><ssdm name="zext_ln27_35"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:110 %diff_17 = sub i9 %zext_ln27_34, i9 %zext_ln27_35

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:112 %I_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_18"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:113 %T_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_18"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:638 %mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12

]]></Node>
<StgValue><ssdm name="mul_ln28_26"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:703 %mul_ln28_76 = mul i18 %sext_ln27_16, i18 %sext_ln27_16

]]></Node>
<StgValue><ssdm name="mul_ln28_76"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:723 %mul_ln28_92 = mul i18 %sext_ln27_14, i18 %sext_ln27_14

]]></Node>
<StgValue><ssdm name="mul_ln28_92"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:748 %add_ln28_8 = add i19 %sext_ln28_35, i19 %sext_ln28_24

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:754 %add_ln28_11 = add i18 %mul_ln28_5, i18 %mul_ln28_92

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:111 %sext_ln27_17 = sext i9 %diff_17

]]></Node>
<StgValue><ssdm name="sext_ln27_17"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:118 %I_19 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_19"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:119 %T_19 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_19"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:638 %mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12

]]></Node>
<StgValue><ssdm name="mul_ln28_26"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:693 %mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17

]]></Node>
<StgValue><ssdm name="mul_ln28_69"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:703 %mul_ln28_76 = mul i18 %sext_ln27_16, i18 %sext_ln27_16

]]></Node>
<StgValue><ssdm name="mul_ln28_76"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:745 %sext_ln28_34 = sext i19 %add_ln28_6

]]></Node>
<StgValue><ssdm name="sext_ln28_34"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:749 %sext_ln28_36 = sext i19 %add_ln28_8

]]></Node>
<StgValue><ssdm name="sext_ln28_36"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:750 %add_ln28_9 = add i20 %sext_ln28_36, i20 %sext_ln28_34

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:754 %add_ln28_11 = add i18 %mul_ln28_5, i18 %mul_ln28_92

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:96 %zext_ln27_30 = zext i8 %T_15

]]></Node>
<StgValue><ssdm name="zext_ln27_30"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:97 %zext_ln27_31 = zext i8 %I_15

]]></Node>
<StgValue><ssdm name="zext_ln27_31"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:98 %diff_15 = sub i9 %zext_ln27_30, i9 %zext_ln27_31

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:120 %zext_ln27_38 = zext i8 %T_19

]]></Node>
<StgValue><ssdm name="zext_ln27_38"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:121 %zext_ln27_39 = zext i8 %I_19

]]></Node>
<StgValue><ssdm name="zext_ln27_39"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:122 %diff_19 = sub i9 %zext_ln27_38, i9 %zext_ln27_39

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:124 %I_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_20"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:125 %T_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_20"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:638 %mul_ln28_26 = mul i18 %sext_ln27_12, i18 %sext_ln27_12

]]></Node>
<StgValue><ssdm name="mul_ln28_26"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:639 %sext_ln28_8 = sext i18 %mul_ln28_26

]]></Node>
<StgValue><ssdm name="sext_ln28_8"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:693 %mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17

]]></Node>
<StgValue><ssdm name="mul_ln28_69"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:741 %sext_ln28_32 = sext i20 %add_ln28_4

]]></Node>
<StgValue><ssdm name="sext_ln28_32"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:751 %sext_ln28_37 = sext i20 %add_ln28_9

]]></Node>
<StgValue><ssdm name="sext_ln28_37"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:752 %add_ln28_10 = add i21 %sext_ln28_37, i21 %sext_ln28_32

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:755 %sext_ln28_39 = sext i18 %add_ln28_11

]]></Node>
<StgValue><ssdm name="sext_ln28_39"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:756 %add_ln28_12 = add i19 %sext_ln28_39, i19 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:99 %sext_ln27_15 = sext i9 %diff_15

]]></Node>
<StgValue><ssdm name="sext_ln27_15"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:123 %sext_ln27_19 = sext i9 %diff_19

]]></Node>
<StgValue><ssdm name="sext_ln27_19"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:126 %zext_ln27_40 = zext i8 %T_20

]]></Node>
<StgValue><ssdm name="zext_ln27_40"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:127 %zext_ln27_41 = zext i8 %I_20

]]></Node>
<StgValue><ssdm name="zext_ln27_41"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:128 %diff_20 = sub i9 %zext_ln27_40, i9 %zext_ln27_41

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:130 %I_21 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_21"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:131 %T_21 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_21"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:633 %mul_ln28_22 = mul i18 %sext_ln27_19, i18 %sext_ln27_19

]]></Node>
<StgValue><ssdm name="mul_ln28_22"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:693 %mul_ln28_69 = mul i18 %sext_ln27_17, i18 %sext_ln27_17

]]></Node>
<StgValue><ssdm name="mul_ln28_69"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:697 %mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15

]]></Node>
<StgValue><ssdm name="mul_ln28_72"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:756 %add_ln28_12 = add i19 %sext_ln28_39, i19 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:758 %add_ln28_13 = add i18 %mul_ln28_76, i18 %mul_ln28_69

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:129 %sext_ln27_20 = sext i9 %diff_20

]]></Node>
<StgValue><ssdm name="sext_ln27_20"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:132 %zext_ln27_42 = zext i8 %T_21

]]></Node>
<StgValue><ssdm name="zext_ln27_42"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:133 %zext_ln27_43 = zext i8 %I_21

]]></Node>
<StgValue><ssdm name="zext_ln27_43"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:134 %diff_21 = sub i9 %zext_ln27_42, i9 %zext_ln27_43

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:136 %I_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_22"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:137 %T_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_22"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:633 %mul_ln28_22 = mul i18 %sext_ln27_19, i18 %sext_ln27_19

]]></Node>
<StgValue><ssdm name="mul_ln28_22"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:691 %mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20

]]></Node>
<StgValue><ssdm name="mul_ln28_67"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:697 %mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15

]]></Node>
<StgValue><ssdm name="mul_ln28_72"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:758 %add_ln28_13 = add i18 %mul_ln28_76, i18 %mul_ln28_69

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:135 %sext_ln27_21 = sext i9 %diff_21

]]></Node>
<StgValue><ssdm name="sext_ln27_21"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:138 %zext_ln27_44 = zext i8 %T_22

]]></Node>
<StgValue><ssdm name="zext_ln27_44"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:139 %zext_ln27_45 = zext i8 %I_22

]]></Node>
<StgValue><ssdm name="zext_ln27_45"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:140 %diff_22 = sub i9 %zext_ln27_44, i9 %zext_ln27_45

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:142 %I_23 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_23"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:143 %T_23 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_23"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:614 %mul_ln28_7 = mul i18 %sext_ln27_21, i18 %sext_ln27_21

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:691 %mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20

]]></Node>
<StgValue><ssdm name="mul_ln28_67"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:697 %mul_ln28_72 = mul i18 %sext_ln27_15, i18 %sext_ln27_15

]]></Node>
<StgValue><ssdm name="mul_ln28_72"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:698 %sext_ln28_21 = sext i18 %mul_ln28_72

]]></Node>
<StgValue><ssdm name="sext_ln28_21"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:759 %sext_ln28_41 = sext i18 %add_ln28_13

]]></Node>
<StgValue><ssdm name="sext_ln28_41"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:760 %add_ln28_14 = add i19 %sext_ln28_41, i19 %sext_ln28_21

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="392" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:114 %zext_ln27_36 = zext i8 %T_18

]]></Node>
<StgValue><ssdm name="zext_ln27_36"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:115 %zext_ln27_37 = zext i8 %I_18

]]></Node>
<StgValue><ssdm name="zext_ln27_37"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:116 %diff_18 = sub i9 %zext_ln27_36, i9 %zext_ln27_37

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:141 %sext_ln27_22 = sext i9 %diff_22

]]></Node>
<StgValue><ssdm name="sext_ln27_22"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:144 %zext_ln27_46 = zext i8 %T_23

]]></Node>
<StgValue><ssdm name="zext_ln27_46"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:145 %zext_ln27_47 = zext i8 %I_23

]]></Node>
<StgValue><ssdm name="zext_ln27_47"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:146 %diff_23 = sub i9 %zext_ln27_46, i9 %zext_ln27_47

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:148 %I_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_24"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:149 %T_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_24"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:614 %mul_ln28_7 = mul i18 %sext_ln27_21, i18 %sext_ln27_21

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:688 %mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22

]]></Node>
<StgValue><ssdm name="mul_ln28_64"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:691 %mul_ln28_67 = mul i18 %sext_ln27_20, i18 %sext_ln27_20

]]></Node>
<StgValue><ssdm name="mul_ln28_67"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:760 %add_ln28_14 = add i19 %sext_ln28_41, i19 %sext_ln28_21

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:764 %add_ln28_16 = add i18 %mul_ln28_22, i18 %mul_ln28_67

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="406" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:117 %sext_ln27_18 = sext i9 %diff_18

]]></Node>
<StgValue><ssdm name="sext_ln27_18"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:147 %sext_ln27_23 = sext i9 %diff_23

]]></Node>
<StgValue><ssdm name="sext_ln27_23"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:150 %zext_ln27_48 = zext i8 %T_24

]]></Node>
<StgValue><ssdm name="zext_ln27_48"/></StgValue>
</operation>

<operation id="409" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:151 %zext_ln27_49 = zext i8 %I_24

]]></Node>
<StgValue><ssdm name="zext_ln27_49"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:152 %diff_24 = sub i9 %zext_ln27_48, i9 %zext_ln27_49

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:154 %I_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_25"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:155 %T_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_25"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:608 %mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:622 %mul_ln28_15 = mul i18 %sext_ln27_23, i18 %sext_ln27_23

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:688 %mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22

]]></Node>
<StgValue><ssdm name="mul_ln28_64"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:757 %sext_ln28_40 = sext i19 %add_ln28_12

]]></Node>
<StgValue><ssdm name="sext_ln28_40"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:761 %sext_ln28_42 = sext i19 %add_ln28_14

]]></Node>
<StgValue><ssdm name="sext_ln28_42"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:762 %add_ln28_15 = add i20 %sext_ln28_42, i20 %sext_ln28_40

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:764 %add_ln28_16 = add i18 %mul_ln28_22, i18 %mul_ln28_67

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:153 %sext_ln27_24 = sext i9 %diff_24

]]></Node>
<StgValue><ssdm name="sext_ln27_24"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:160 %I_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_26"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:161 %T_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_26"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:608 %mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:622 %mul_ln28_15 = mul i18 %sext_ln27_23, i18 %sext_ln27_23

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:688 %mul_ln28_64 = mul i18 %sext_ln27_22, i18 %sext_ln27_22

]]></Node>
<StgValue><ssdm name="mul_ln28_64"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:718 %mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24

]]></Node>
<StgValue><ssdm name="mul_ln28_88"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:768 %add_ln28_18 = add i18 %mul_ln28_7, i18 %mul_ln28_64

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:162 %zext_ln27_52 = zext i8 %T_26

]]></Node>
<StgValue><ssdm name="zext_ln27_52"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:163 %zext_ln27_53 = zext i8 %I_26

]]></Node>
<StgValue><ssdm name="zext_ln27_53"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:164 %diff_26 = sub i9 %zext_ln27_52, i9 %zext_ln27_53

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:166 %I_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_27"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:167 %T_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_27"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:608 %mul_ln28_3 = mul i18 %sext_ln27_18, i18 %sext_ln27_18

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:609 %sext_ln28_1 = sext i18 %mul_ln28_3

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:718 %mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24

]]></Node>
<StgValue><ssdm name="mul_ln28_88"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:765 %sext_ln28_44 = sext i18 %add_ln28_16

]]></Node>
<StgValue><ssdm name="sext_ln28_44"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:766 %add_ln28_17 = add i19 %sext_ln28_44, i19 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_17"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:768 %add_ln28_18 = add i18 %mul_ln28_7, i18 %mul_ln28_64

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:165 %sext_ln27_26 = sext i9 %diff_26

]]></Node>
<StgValue><ssdm name="sext_ln27_26"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:168 %zext_ln27_54 = zext i8 %T_27

]]></Node>
<StgValue><ssdm name="zext_ln27_54"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:169 %zext_ln27_55 = zext i8 %I_27

]]></Node>
<StgValue><ssdm name="zext_ln27_55"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:170 %diff_27 = sub i9 %zext_ln27_54, i9 %zext_ln27_55

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:172 %I_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_28"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:173 %T_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_28"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:636 %mul_ln28_24 = mul i18 %sext_ln27_26, i18 %sext_ln27_26

]]></Node>
<StgValue><ssdm name="mul_ln28_24"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:718 %mul_ln28_88 = mul i18 %sext_ln27_24, i18 %sext_ln27_24

]]></Node>
<StgValue><ssdm name="mul_ln28_88"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:766 %add_ln28_17 = add i19 %sext_ln28_44, i19 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_17"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:770 %add_ln28_19 = add i18 %mul_ln28_15, i18 %mul_ln28_88

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="449" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:171 %sext_ln27_27 = sext i9 %diff_27

]]></Node>
<StgValue><ssdm name="sext_ln27_27"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:178 %I_29 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_29"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:179 %T_29 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_29"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:615 %mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:636 %mul_ln28_24 = mul i18 %sext_ln27_26, i18 %sext_ln27_26

]]></Node>
<StgValue><ssdm name="mul_ln28_24"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:770 %add_ln28_19 = add i18 %mul_ln28_15, i18 %mul_ln28_88

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:156 %zext_ln27_50 = zext i8 %T_25

]]></Node>
<StgValue><ssdm name="zext_ln27_50"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:157 %zext_ln27_51 = zext i8 %I_25

]]></Node>
<StgValue><ssdm name="zext_ln27_51"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:158 %diff_25 = sub i9 %zext_ln27_50, i9 %zext_ln27_51

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:180 %zext_ln27_58 = zext i8 %T_29

]]></Node>
<StgValue><ssdm name="zext_ln27_58"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:181 %zext_ln27_59 = zext i8 %I_29

]]></Node>
<StgValue><ssdm name="zext_ln27_59"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:182 %diff_29 = sub i9 %zext_ln27_58, i9 %zext_ln27_59

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:184 %I_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_30"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:185 %T_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_30"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:615 %mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:769 %sext_ln28_46 = sext i18 %add_ln28_18

]]></Node>
<StgValue><ssdm name="sext_ln28_46"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:771 %sext_ln28_47 = sext i18 %add_ln28_19

]]></Node>
<StgValue><ssdm name="sext_ln28_47"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:772 %add_ln28_20 = add i19 %sext_ln28_47, i19 %sext_ln28_46

]]></Node>
<StgValue><ssdm name="add_ln28_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="467" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:159 %sext_ln27_25 = sext i9 %diff_25

]]></Node>
<StgValue><ssdm name="sext_ln27_25"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:183 %sext_ln27_29 = sext i9 %diff_29

]]></Node>
<StgValue><ssdm name="sext_ln27_29"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:186 %zext_ln27_60 = zext i8 %T_30

]]></Node>
<StgValue><ssdm name="zext_ln27_60"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:187 %zext_ln27_61 = zext i8 %I_30

]]></Node>
<StgValue><ssdm name="zext_ln27_61"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:188 %diff_30 = sub i9 %zext_ln27_60, i9 %zext_ln27_61

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:190 %I_31 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_31"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:191 %T_31 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_31"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:615 %mul_ln28_8 = mul i18 %sext_ln27_27, i18 %sext_ln27_27

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:674 %mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25

]]></Node>
<StgValue><ssdm name="mul_ln28_53"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:711 %mul_ln28_82 = mul i18 %sext_ln27_29, i18 %sext_ln27_29

]]></Node>
<StgValue><ssdm name="mul_ln28_82"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:767 %sext_ln28_45 = sext i19 %add_ln28_17

]]></Node>
<StgValue><ssdm name="sext_ln28_45"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:773 %sext_ln28_48 = sext i19 %add_ln28_20

]]></Node>
<StgValue><ssdm name="sext_ln28_48"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:774 %add_ln28_21 = add i20 %sext_ln28_48, i20 %sext_ln28_45

]]></Node>
<StgValue><ssdm name="add_ln28_21"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:780 %add_ln28_24 = add i18 %mul_ln28_24, i18 %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_24"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:189 %sext_ln27_30 = sext i9 %diff_30

]]></Node>
<StgValue><ssdm name="sext_ln27_30"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:196 %I_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_32"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:197 %T_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_32"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:671 %mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30

]]></Node>
<StgValue><ssdm name="mul_ln28_51"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:674 %mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25

]]></Node>
<StgValue><ssdm name="mul_ln28_53"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:711 %mul_ln28_82 = mul i18 %sext_ln27_29, i18 %sext_ln27_29

]]></Node>
<StgValue><ssdm name="mul_ln28_82"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:763 %sext_ln28_43 = sext i20 %add_ln28_15

]]></Node>
<StgValue><ssdm name="sext_ln28_43"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:775 %sext_ln28_49 = sext i20 %add_ln28_21

]]></Node>
<StgValue><ssdm name="sext_ln28_49"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:776 %add_ln28_22 = add i21 %sext_ln28_49, i21 %sext_ln28_43

]]></Node>
<StgValue><ssdm name="add_ln28_22"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:780 %add_ln28_24 = add i18 %mul_ln28_24, i18 %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_24"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="491" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:174 %zext_ln27_56 = zext i8 %T_28

]]></Node>
<StgValue><ssdm name="zext_ln27_56"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:175 %zext_ln27_57 = zext i8 %I_28

]]></Node>
<StgValue><ssdm name="zext_ln27_57"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:176 %diff_28 = sub i9 %zext_ln27_56, i9 %zext_ln27_57

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:198 %zext_ln27_64 = zext i8 %T_32

]]></Node>
<StgValue><ssdm name="zext_ln27_64"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:199 %zext_ln27_65 = zext i8 %I_32

]]></Node>
<StgValue><ssdm name="zext_ln27_65"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:200 %diff_32 = sub i9 %zext_ln27_64, i9 %zext_ln27_65

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:202 %I_33 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_33"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:203 %T_33 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_33"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:671 %mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30

]]></Node>
<StgValue><ssdm name="mul_ln28_51"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:674 %mul_ln28_53 = mul i18 %sext_ln27_25, i18 %sext_ln27_25

]]></Node>
<StgValue><ssdm name="mul_ln28_53"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:675 %sext_ln28_17 = sext i18 %mul_ln28_53

]]></Node>
<StgValue><ssdm name="sext_ln28_17"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:753 %sext_ln28_38 = sext i21 %add_ln28_10

]]></Node>
<StgValue><ssdm name="sext_ln28_38"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:777 %sext_ln28_50 = sext i21 %add_ln28_22

]]></Node>
<StgValue><ssdm name="sext_ln28_50"/></StgValue>
</operation>

<operation id="504" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc29:778 %add_ln28_23 = add i22 %sext_ln28_50, i22 %sext_ln28_38

]]></Node>
<StgValue><ssdm name="add_ln28_23"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:781 %sext_ln28_52 = sext i18 %add_ln28_24

]]></Node>
<StgValue><ssdm name="sext_ln28_52"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:782 %add_ln28_25 = add i19 %sext_ln28_52, i19 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:177 %sext_ln27_28 = sext i9 %diff_28

]]></Node>
<StgValue><ssdm name="sext_ln27_28"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:201 %sext_ln27_32 = sext i9 %diff_32

]]></Node>
<StgValue><ssdm name="sext_ln27_32"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:204 %zext_ln27_66 = zext i8 %T_33

]]></Node>
<StgValue><ssdm name="zext_ln27_66"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:205 %zext_ln27_67 = zext i8 %I_33

]]></Node>
<StgValue><ssdm name="zext_ln27_67"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:206 %diff_33 = sub i9 %zext_ln27_66, i9 %zext_ln27_67

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:208 %I_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_34"/></StgValue>
</operation>

<operation id="513" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:209 %T_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_34"/></StgValue>
</operation>

<operation id="514" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:605 %mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="515" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:671 %mul_ln28_51 = mul i18 %sext_ln27_30, i18 %sext_ln27_30

]]></Node>
<StgValue><ssdm name="mul_ln28_51"/></StgValue>
</operation>

<operation id="516" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:704 %mul_ln28_77 = mul i18 %sext_ln27_32, i18 %sext_ln27_32

]]></Node>
<StgValue><ssdm name="mul_ln28_77"/></StgValue>
</operation>

<operation id="517" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:782 %add_ln28_25 = add i19 %sext_ln28_52, i19 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>

<operation id="518" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:784 %add_ln28_26 = add i18 %mul_ln28_82, i18 %mul_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_26"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:207 %sext_ln27_33 = sext i9 %diff_33

]]></Node>
<StgValue><ssdm name="sext_ln27_33"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:214 %I_35 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_35"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:215 %T_35 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_35"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:605 %mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:664 %mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33

]]></Node>
<StgValue><ssdm name="mul_ln28_46"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:704 %mul_ln28_77 = mul i18 %sext_ln27_32, i18 %sext_ln27_32

]]></Node>
<StgValue><ssdm name="mul_ln28_77"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:784 %add_ln28_26 = add i18 %mul_ln28_82, i18 %mul_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:192 %zext_ln27_62 = zext i8 %T_31

]]></Node>
<StgValue><ssdm name="zext_ln27_62"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:193 %zext_ln27_63 = zext i8 %I_31

]]></Node>
<StgValue><ssdm name="zext_ln27_63"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:194 %diff_31 = sub i9 %zext_ln27_62, i9 %zext_ln27_63

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:216 %zext_ln27_70 = zext i8 %T_35

]]></Node>
<StgValue><ssdm name="zext_ln27_70"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:217 %zext_ln27_71 = zext i8 %I_35

]]></Node>
<StgValue><ssdm name="zext_ln27_71"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:218 %diff_35 = sub i9 %zext_ln27_70, i9 %zext_ln27_71

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:220 %I_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_36"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:221 %T_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_36"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:605 %mul_ln28_1 = mul i18 %sext_ln27_28, i18 %sext_ln27_28

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:606 %sext_ln28 = sext i18 %mul_ln28_1

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:664 %mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33

]]></Node>
<StgValue><ssdm name="mul_ln28_46"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:785 %sext_ln28_54 = sext i18 %add_ln28_26

]]></Node>
<StgValue><ssdm name="sext_ln28_54"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:786 %add_ln28_27 = add i19 %sext_ln28_54, i19 %sext_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="539" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:195 %sext_ln27_31 = sext i9 %diff_31

]]></Node>
<StgValue><ssdm name="sext_ln27_31"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:219 %sext_ln27_35 = sext i9 %diff_35

]]></Node>
<StgValue><ssdm name="sext_ln27_35"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:222 %zext_ln27_72 = zext i8 %T_36

]]></Node>
<StgValue><ssdm name="zext_ln27_72"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:223 %zext_ln27_73 = zext i8 %I_36

]]></Node>
<StgValue><ssdm name="zext_ln27_73"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:224 %diff_36 = sub i9 %zext_ln27_72, i9 %zext_ln27_73

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:226 %I_37 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_37"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:227 %T_37 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_37"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:664 %mul_ln28_46 = mul i18 %sext_ln27_33, i18 %sext_ln27_33

]]></Node>
<StgValue><ssdm name="mul_ln28_46"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:706 %mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31

]]></Node>
<StgValue><ssdm name="mul_ln28_79"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:728 %mul_ln28_97 = mul i18 %sext_ln27_35, i18 %sext_ln27_35

]]></Node>
<StgValue><ssdm name="mul_ln28_97"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:786 %add_ln28_27 = add i19 %sext_ln28_54, i19 %sext_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_27"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:790 %add_ln28_29 = add i18 %mul_ln28_77, i18 %mul_ln28_46

]]></Node>
<StgValue><ssdm name="add_ln28_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:225 %sext_ln27_36 = sext i9 %diff_36

]]></Node>
<StgValue><ssdm name="sext_ln27_36"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:232 %I_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_38"/></StgValue>
</operation>

<operation id="553" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:233 %T_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_38"/></StgValue>
</operation>

<operation id="554" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:619 %mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="555" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:706 %mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31

]]></Node>
<StgValue><ssdm name="mul_ln28_79"/></StgValue>
</operation>

<operation id="556" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:728 %mul_ln28_97 = mul i18 %sext_ln27_35, i18 %sext_ln27_35

]]></Node>
<StgValue><ssdm name="mul_ln28_97"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:783 %sext_ln28_53 = sext i19 %add_ln28_25

]]></Node>
<StgValue><ssdm name="sext_ln28_53"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:787 %sext_ln28_55 = sext i19 %add_ln28_27

]]></Node>
<StgValue><ssdm name="sext_ln28_55"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:788 %add_ln28_28 = add i20 %sext_ln28_55, i20 %sext_ln28_53

]]></Node>
<StgValue><ssdm name="add_ln28_28"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:790 %add_ln28_29 = add i18 %mul_ln28_77, i18 %mul_ln28_46

]]></Node>
<StgValue><ssdm name="add_ln28_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:210 %zext_ln27_68 = zext i8 %T_34

]]></Node>
<StgValue><ssdm name="zext_ln27_68"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:211 %zext_ln27_69 = zext i8 %I_34

]]></Node>
<StgValue><ssdm name="zext_ln27_69"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:212 %diff_34 = sub i9 %zext_ln27_68, i9 %zext_ln27_69

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:234 %zext_ln27_76 = zext i8 %T_38

]]></Node>
<StgValue><ssdm name="zext_ln27_76"/></StgValue>
</operation>

<operation id="565" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:235 %zext_ln27_77 = zext i8 %I_38

]]></Node>
<StgValue><ssdm name="zext_ln27_77"/></StgValue>
</operation>

<operation id="566" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:236 %diff_38 = sub i9 %zext_ln27_76, i9 %zext_ln27_77

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="567" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:238 %I_39 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_39"/></StgValue>
</operation>

<operation id="568" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:239 %T_39 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_39"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:619 %mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:706 %mul_ln28_79 = mul i18 %sext_ln27_31, i18 %sext_ln27_31

]]></Node>
<StgValue><ssdm name="mul_ln28_79"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:707 %sext_ln28_23 = sext i18 %mul_ln28_79

]]></Node>
<StgValue><ssdm name="sext_ln28_23"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:791 %sext_ln28_57 = sext i18 %add_ln28_29

]]></Node>
<StgValue><ssdm name="sext_ln28_57"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:792 %add_ln28_30 = add i19 %sext_ln28_57, i19 %sext_ln28_23

]]></Node>
<StgValue><ssdm name="add_ln28_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:213 %sext_ln27_34 = sext i9 %diff_34

]]></Node>
<StgValue><ssdm name="sext_ln27_34"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:237 %sext_ln27_38 = sext i9 %diff_38

]]></Node>
<StgValue><ssdm name="sext_ln27_38"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:240 %zext_ln27_78 = zext i8 %T_39

]]></Node>
<StgValue><ssdm name="zext_ln27_78"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:241 %zext_ln27_79 = zext i8 %I_39

]]></Node>
<StgValue><ssdm name="zext_ln27_79"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:242 %diff_39 = sub i9 %zext_ln27_78, i9 %zext_ln27_79

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:244 %I_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_40"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:245 %T_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_40"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:619 %mul_ln28_12 = mul i18 %sext_ln27_36, i18 %sext_ln27_36

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:695 %mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34

]]></Node>
<StgValue><ssdm name="mul_ln28_71"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:699 %mul_ln28_73 = mul i18 %sext_ln27_38, i18 %sext_ln27_38

]]></Node>
<StgValue><ssdm name="mul_ln28_73"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:792 %add_ln28_30 = add i19 %sext_ln28_57, i19 %sext_ln28_23

]]></Node>
<StgValue><ssdm name="add_ln28_30"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:794 %add_ln28_31 = add i18 %mul_ln28_97, i18 %mul_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="586" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:243 %sext_ln27_39 = sext i9 %diff_39

]]></Node>
<StgValue><ssdm name="sext_ln27_39"/></StgValue>
</operation>

<operation id="587" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:250 %I_41 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_41"/></StgValue>
</operation>

<operation id="588" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:251 %T_41 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_41"/></StgValue>
</operation>

<operation id="589" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:613 %mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:695 %mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34

]]></Node>
<StgValue><ssdm name="mul_ln28_71"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:699 %mul_ln28_73 = mul i18 %sext_ln27_38, i18 %sext_ln27_38

]]></Node>
<StgValue><ssdm name="mul_ln28_73"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:794 %add_ln28_31 = add i18 %mul_ln28_97, i18 %mul_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_31"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="593" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:228 %zext_ln27_74 = zext i8 %T_37

]]></Node>
<StgValue><ssdm name="zext_ln27_74"/></StgValue>
</operation>

<operation id="594" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:229 %zext_ln27_75 = zext i8 %I_37

]]></Node>
<StgValue><ssdm name="zext_ln27_75"/></StgValue>
</operation>

<operation id="595" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:230 %diff_37 = sub i9 %zext_ln27_74, i9 %zext_ln27_75

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="596" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:252 %zext_ln27_82 = zext i8 %T_41

]]></Node>
<StgValue><ssdm name="zext_ln27_82"/></StgValue>
</operation>

<operation id="597" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:253 %zext_ln27_83 = zext i8 %I_41

]]></Node>
<StgValue><ssdm name="zext_ln27_83"/></StgValue>
</operation>

<operation id="598" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:254 %diff_41 = sub i9 %zext_ln27_82, i9 %zext_ln27_83

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>

<operation id="599" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:256 %I_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_42"/></StgValue>
</operation>

<operation id="600" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:257 %T_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_42"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:613 %mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:695 %mul_ln28_71 = mul i18 %sext_ln27_34, i18 %sext_ln27_34

]]></Node>
<StgValue><ssdm name="mul_ln28_71"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:696 %sext_ln28_20 = sext i18 %mul_ln28_71

]]></Node>
<StgValue><ssdm name="sext_ln28_20"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:795 %sext_ln28_59 = sext i18 %add_ln28_31

]]></Node>
<StgValue><ssdm name="sext_ln28_59"/></StgValue>
</operation>

<operation id="605" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:796 %add_ln28_32 = add i19 %sext_ln28_59, i19 %sext_ln28_20

]]></Node>
<StgValue><ssdm name="add_ln28_32"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="606" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:231 %sext_ln27_37 = sext i9 %diff_37

]]></Node>
<StgValue><ssdm name="sext_ln27_37"/></StgValue>
</operation>

<operation id="607" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:255 %sext_ln27_41 = sext i9 %diff_41

]]></Node>
<StgValue><ssdm name="sext_ln27_41"/></StgValue>
</operation>

<operation id="608" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:258 %zext_ln27_84 = zext i8 %T_42

]]></Node>
<StgValue><ssdm name="zext_ln27_84"/></StgValue>
</operation>

<operation id="609" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:259 %zext_ln27_85 = zext i8 %I_42

]]></Node>
<StgValue><ssdm name="zext_ln27_85"/></StgValue>
</operation>

<operation id="610" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:260 %diff_42 = sub i9 %zext_ln27_84, i9 %zext_ln27_85

]]></Node>
<StgValue><ssdm name="diff_42"/></StgValue>
</operation>

<operation id="611" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:262 %I_43 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_43"/></StgValue>
</operation>

<operation id="612" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:263 %T_43 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_43"/></StgValue>
</operation>

<operation id="613" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:613 %mul_ln28_6 = mul i18 %sext_ln27_39, i18 %sext_ln27_39

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="614" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:650 %mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37

]]></Node>
<StgValue><ssdm name="mul_ln28_36"/></StgValue>
</operation>

<operation id="615" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:719 %mul_ln28_89 = mul i18 %sext_ln27_41, i18 %sext_ln27_41

]]></Node>
<StgValue><ssdm name="mul_ln28_89"/></StgValue>
</operation>

<operation id="616" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:796 %add_ln28_32 = add i19 %sext_ln28_59, i19 %sext_ln28_20

]]></Node>
<StgValue><ssdm name="add_ln28_32"/></StgValue>
</operation>

<operation id="617" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:802 %add_ln28_35 = add i18 %mul_ln28_73, i18 %mul_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_35"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="618" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:261 %sext_ln27_42 = sext i9 %diff_42

]]></Node>
<StgValue><ssdm name="sext_ln27_42"/></StgValue>
</operation>

<operation id="619" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:268 %I_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_44"/></StgValue>
</operation>

<operation id="620" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:269 %T_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_44"/></StgValue>
</operation>

<operation id="621" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:642 %mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42

]]></Node>
<StgValue><ssdm name="mul_ln28_29"/></StgValue>
</operation>

<operation id="622" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:650 %mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37

]]></Node>
<StgValue><ssdm name="mul_ln28_36"/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:719 %mul_ln28_89 = mul i18 %sext_ln27_41, i18 %sext_ln27_41

]]></Node>
<StgValue><ssdm name="mul_ln28_89"/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:793 %sext_ln28_58 = sext i19 %add_ln28_30

]]></Node>
<StgValue><ssdm name="sext_ln28_58"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:797 %sext_ln28_60 = sext i19 %add_ln28_32

]]></Node>
<StgValue><ssdm name="sext_ln28_60"/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:798 %add_ln28_33 = add i20 %sext_ln28_60, i20 %sext_ln28_58

]]></Node>
<StgValue><ssdm name="add_ln28_33"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:802 %add_ln28_35 = add i18 %mul_ln28_73, i18 %mul_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_35"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="628" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:246 %zext_ln27_80 = zext i8 %T_40

]]></Node>
<StgValue><ssdm name="zext_ln27_80"/></StgValue>
</operation>

<operation id="629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:247 %zext_ln27_81 = zext i8 %I_40

]]></Node>
<StgValue><ssdm name="zext_ln27_81"/></StgValue>
</operation>

<operation id="630" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:248 %diff_40 = sub i9 %zext_ln27_80, i9 %zext_ln27_81

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="631" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:270 %zext_ln27_88 = zext i8 %T_44

]]></Node>
<StgValue><ssdm name="zext_ln27_88"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:271 %zext_ln27_89 = zext i8 %I_44

]]></Node>
<StgValue><ssdm name="zext_ln27_89"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:272 %diff_44 = sub i9 %zext_ln27_88, i9 %zext_ln27_89

]]></Node>
<StgValue><ssdm name="diff_44"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:274 %I_45 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_45"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:275 %T_45 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_45"/></StgValue>
</operation>

<operation id="636" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:642 %mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42

]]></Node>
<StgValue><ssdm name="mul_ln28_29"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:650 %mul_ln28_36 = mul i18 %sext_ln27_37, i18 %sext_ln27_37

]]></Node>
<StgValue><ssdm name="mul_ln28_36"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:651 %sext_ln28_10 = sext i18 %mul_ln28_36

]]></Node>
<StgValue><ssdm name="sext_ln28_10"/></StgValue>
</operation>

<operation id="639" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:789 %sext_ln28_56 = sext i20 %add_ln28_28

]]></Node>
<StgValue><ssdm name="sext_ln28_56"/></StgValue>
</operation>

<operation id="640" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:799 %sext_ln28_61 = sext i20 %add_ln28_33

]]></Node>
<StgValue><ssdm name="sext_ln28_61"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:800 %add_ln28_34 = add i21 %sext_ln28_61, i21 %sext_ln28_56

]]></Node>
<StgValue><ssdm name="add_ln28_34"/></StgValue>
</operation>

<operation id="642" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:803 %sext_ln28_63 = sext i18 %add_ln28_35

]]></Node>
<StgValue><ssdm name="sext_ln28_63"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:804 %add_ln28_36 = add i19 %sext_ln28_63, i19 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_36"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="644" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:249 %sext_ln27_40 = sext i9 %diff_40

]]></Node>
<StgValue><ssdm name="sext_ln27_40"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:273 %sext_ln27_44 = sext i9 %diff_44

]]></Node>
<StgValue><ssdm name="sext_ln27_44"/></StgValue>
</operation>

<operation id="646" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:276 %zext_ln27_90 = zext i8 %T_45

]]></Node>
<StgValue><ssdm name="zext_ln27_90"/></StgValue>
</operation>

<operation id="647" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:277 %zext_ln27_91 = zext i8 %I_45

]]></Node>
<StgValue><ssdm name="zext_ln27_91"/></StgValue>
</operation>

<operation id="648" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:278 %diff_45 = sub i9 %zext_ln27_90, i9 %zext_ln27_91

]]></Node>
<StgValue><ssdm name="diff_45"/></StgValue>
</operation>

<operation id="649" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:280 %I_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_46"/></StgValue>
</operation>

<operation id="650" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:281 %T_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_46"/></StgValue>
</operation>

<operation id="651" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:642 %mul_ln28_29 = mul i18 %sext_ln27_42, i18 %sext_ln27_42

]]></Node>
<StgValue><ssdm name="mul_ln28_29"/></StgValue>
</operation>

<operation id="652" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:645 %mul_ln28_31 = mul i18 %sext_ln27_44, i18 %sext_ln27_44

]]></Node>
<StgValue><ssdm name="mul_ln28_31"/></StgValue>
</operation>

<operation id="653" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:655 %mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40

]]></Node>
<StgValue><ssdm name="mul_ln28_39"/></StgValue>
</operation>

<operation id="654" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:804 %add_ln28_36 = add i19 %sext_ln28_63, i19 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_36"/></StgValue>
</operation>

<operation id="655" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:806 %add_ln28_37 = add i18 %mul_ln28_89, i18 %mul_ln28_29

]]></Node>
<StgValue><ssdm name="add_ln28_37"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="656" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:279 %sext_ln27_45 = sext i9 %diff_45

]]></Node>
<StgValue><ssdm name="sext_ln27_45"/></StgValue>
</operation>

<operation id="657" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:282 %zext_ln27_92 = zext i8 %T_46

]]></Node>
<StgValue><ssdm name="zext_ln27_92"/></StgValue>
</operation>

<operation id="658" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:283 %zext_ln27_93 = zext i8 %I_46

]]></Node>
<StgValue><ssdm name="zext_ln27_93"/></StgValue>
</operation>

<operation id="659" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:284 %diff_46 = sub i9 %zext_ln27_92, i9 %zext_ln27_93

]]></Node>
<StgValue><ssdm name="diff_46"/></StgValue>
</operation>

<operation id="660" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:286 %I_47 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_47"/></StgValue>
</operation>

<operation id="661" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:287 %T_47 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_47"/></StgValue>
</operation>

<operation id="662" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:645 %mul_ln28_31 = mul i18 %sext_ln27_44, i18 %sext_ln27_44

]]></Node>
<StgValue><ssdm name="mul_ln28_31"/></StgValue>
</operation>

<operation id="663" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:655 %mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40

]]></Node>
<StgValue><ssdm name="mul_ln28_39"/></StgValue>
</operation>

<operation id="664" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:725 %mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45

]]></Node>
<StgValue><ssdm name="mul_ln28_94"/></StgValue>
</operation>

<operation id="665" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:806 %add_ln28_37 = add i18 %mul_ln28_89, i18 %mul_ln28_29

]]></Node>
<StgValue><ssdm name="add_ln28_37"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="666" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:285 %sext_ln27_46 = sext i9 %diff_46

]]></Node>
<StgValue><ssdm name="sext_ln27_46"/></StgValue>
</operation>

<operation id="667" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:288 %zext_ln27_94 = zext i8 %T_47

]]></Node>
<StgValue><ssdm name="zext_ln27_94"/></StgValue>
</operation>

<operation id="668" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:289 %zext_ln27_95 = zext i8 %I_47

]]></Node>
<StgValue><ssdm name="zext_ln27_95"/></StgValue>
</operation>

<operation id="669" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:290 %diff_47 = sub i9 %zext_ln27_94, i9 %zext_ln27_95

]]></Node>
<StgValue><ssdm name="diff_47"/></StgValue>
</operation>

<operation id="670" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:292 %I_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_48"/></StgValue>
</operation>

<operation id="671" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:293 %T_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_48"/></StgValue>
</operation>

<operation id="672" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:655 %mul_ln28_39 = mul i18 %sext_ln27_40, i18 %sext_ln27_40

]]></Node>
<StgValue><ssdm name="mul_ln28_39"/></StgValue>
</operation>

<operation id="673" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:656 %sext_ln28_12 = sext i18 %mul_ln28_39

]]></Node>
<StgValue><ssdm name="sext_ln28_12"/></StgValue>
</operation>

<operation id="674" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:686 %mul_ln28_62 = mul i18 %sext_ln27_46, i18 %sext_ln27_46

]]></Node>
<StgValue><ssdm name="mul_ln28_62"/></StgValue>
</operation>

<operation id="675" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:725 %mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45

]]></Node>
<StgValue><ssdm name="mul_ln28_94"/></StgValue>
</operation>

<operation id="676" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:807 %sext_ln28_65 = sext i18 %add_ln28_37

]]></Node>
<StgValue><ssdm name="sext_ln28_65"/></StgValue>
</operation>

<operation id="677" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:808 %add_ln28_38 = add i19 %sext_ln28_65, i19 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_38"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="678" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:264 %zext_ln27_86 = zext i8 %T_43

]]></Node>
<StgValue><ssdm name="zext_ln27_86"/></StgValue>
</operation>

<operation id="679" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:265 %zext_ln27_87 = zext i8 %I_43

]]></Node>
<StgValue><ssdm name="zext_ln27_87"/></StgValue>
</operation>

<operation id="680" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:266 %diff_43 = sub i9 %zext_ln27_86, i9 %zext_ln27_87

]]></Node>
<StgValue><ssdm name="diff_43"/></StgValue>
</operation>

<operation id="681" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:291 %sext_ln27_47 = sext i9 %diff_47

]]></Node>
<StgValue><ssdm name="sext_ln27_47"/></StgValue>
</operation>

<operation id="682" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:294 %zext_ln27_96 = zext i8 %T_48

]]></Node>
<StgValue><ssdm name="zext_ln27_96"/></StgValue>
</operation>

<operation id="683" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:295 %zext_ln27_97 = zext i8 %I_48

]]></Node>
<StgValue><ssdm name="zext_ln27_97"/></StgValue>
</operation>

<operation id="684" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:296 %diff_48 = sub i9 %zext_ln27_96, i9 %zext_ln27_97

]]></Node>
<StgValue><ssdm name="diff_48"/></StgValue>
</operation>

<operation id="685" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:298 %I_49 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_49"/></StgValue>
</operation>

<operation id="686" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:299 %T_49 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_49"/></StgValue>
</operation>

<operation id="687" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:620 %mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="688" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:686 %mul_ln28_62 = mul i18 %sext_ln27_46, i18 %sext_ln27_46

]]></Node>
<StgValue><ssdm name="mul_ln28_62"/></StgValue>
</operation>

<operation id="689" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:725 %mul_ln28_94 = mul i18 %sext_ln27_45, i18 %sext_ln27_45

]]></Node>
<StgValue><ssdm name="mul_ln28_94"/></StgValue>
</operation>

<operation id="690" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:808 %add_ln28_38 = add i19 %sext_ln28_65, i19 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_38"/></StgValue>
</operation>

<operation id="691" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:812 %add_ln28_40 = add i18 %mul_ln28_31, i18 %mul_ln28_94

]]></Node>
<StgValue><ssdm name="add_ln28_40"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="692" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:267 %sext_ln27_43 = sext i9 %diff_43

]]></Node>
<StgValue><ssdm name="sext_ln27_43"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:297 %sext_ln27_48 = sext i9 %diff_48

]]></Node>
<StgValue><ssdm name="sext_ln27_48"/></StgValue>
</operation>

<operation id="694" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:300 %zext_ln27_98 = zext i8 %T_49

]]></Node>
<StgValue><ssdm name="zext_ln27_98"/></StgValue>
</operation>

<operation id="695" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:301 %zext_ln27_99 = zext i8 %I_49

]]></Node>
<StgValue><ssdm name="zext_ln27_99"/></StgValue>
</operation>

<operation id="696" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:302 %diff_49 = sub i9 %zext_ln27_98, i9 %zext_ln27_99

]]></Node>
<StgValue><ssdm name="diff_49"/></StgValue>
</operation>

<operation id="697" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:304 %I_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_50"/></StgValue>
</operation>

<operation id="698" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:305 %T_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_50"/></StgValue>
</operation>

<operation id="699" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:620 %mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="700" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:714 %mul_ln28_85 = mul i18 %sext_ln27_48, i18 %sext_ln27_48

]]></Node>
<StgValue><ssdm name="mul_ln28_85"/></StgValue>
</operation>

<operation id="701" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:715 %mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43

]]></Node>
<StgValue><ssdm name="mul_ln28_86"/></StgValue>
</operation>

<operation id="702" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:805 %sext_ln28_64 = sext i19 %add_ln28_36

]]></Node>
<StgValue><ssdm name="sext_ln28_64"/></StgValue>
</operation>

<operation id="703" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:809 %sext_ln28_66 = sext i19 %add_ln28_38

]]></Node>
<StgValue><ssdm name="sext_ln28_66"/></StgValue>
</operation>

<operation id="704" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:810 %add_ln28_39 = add i20 %sext_ln28_66, i20 %sext_ln28_64

]]></Node>
<StgValue><ssdm name="add_ln28_39"/></StgValue>
</operation>

<operation id="705" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:812 %add_ln28_40 = add i18 %mul_ln28_31, i18 %mul_ln28_94

]]></Node>
<StgValue><ssdm name="add_ln28_40"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:303 %sext_ln27_49 = sext i9 %diff_49

]]></Node>
<StgValue><ssdm name="sext_ln27_49"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:310 %I_51 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_51"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:311 %T_51 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_51"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:620 %mul_ln28_13 = mul i18 %sext_ln27_47, i18 %sext_ln27_47

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:683 %mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49

]]></Node>
<StgValue><ssdm name="mul_ln28_59"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:714 %mul_ln28_85 = mul i18 %sext_ln27_48, i18 %sext_ln27_48

]]></Node>
<StgValue><ssdm name="mul_ln28_85"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:715 %mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43

]]></Node>
<StgValue><ssdm name="mul_ln28_86"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:816 %add_ln28_42 = add i18 %mul_ln28_62, i18 %mul_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_42"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="714" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:312 %zext_ln27_102 = zext i8 %T_51

]]></Node>
<StgValue><ssdm name="zext_ln27_102"/></StgValue>
</operation>

<operation id="715" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:313 %zext_ln27_103 = zext i8 %I_51

]]></Node>
<StgValue><ssdm name="zext_ln27_103"/></StgValue>
</operation>

<operation id="716" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:314 %diff_51 = sub i9 %zext_ln27_102, i9 %zext_ln27_103

]]></Node>
<StgValue><ssdm name="diff_51"/></StgValue>
</operation>

<operation id="717" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:316 %I_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_52"/></StgValue>
</operation>

<operation id="718" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:317 %T_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_52"/></StgValue>
</operation>

<operation id="719" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:683 %mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49

]]></Node>
<StgValue><ssdm name="mul_ln28_59"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:715 %mul_ln28_86 = mul i18 %sext_ln27_43, i18 %sext_ln27_43

]]></Node>
<StgValue><ssdm name="mul_ln28_86"/></StgValue>
</operation>

<operation id="721" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:716 %sext_ln28_25 = sext i18 %mul_ln28_86

]]></Node>
<StgValue><ssdm name="sext_ln28_25"/></StgValue>
</operation>

<operation id="722" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:813 %sext_ln28_68 = sext i18 %add_ln28_40

]]></Node>
<StgValue><ssdm name="sext_ln28_68"/></StgValue>
</operation>

<operation id="723" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:814 %add_ln28_41 = add i19 %sext_ln28_68, i19 %sext_ln28_25

]]></Node>
<StgValue><ssdm name="add_ln28_41"/></StgValue>
</operation>

<operation id="724" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:816 %add_ln28_42 = add i18 %mul_ln28_62, i18 %mul_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_42"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="725" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:315 %sext_ln27_51 = sext i9 %diff_51

]]></Node>
<StgValue><ssdm name="sext_ln27_51"/></StgValue>
</operation>

<operation id="726" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:318 %zext_ln27_104 = zext i8 %T_52

]]></Node>
<StgValue><ssdm name="zext_ln27_104"/></StgValue>
</operation>

<operation id="727" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:319 %zext_ln27_105 = zext i8 %I_52

]]></Node>
<StgValue><ssdm name="zext_ln27_105"/></StgValue>
</operation>

<operation id="728" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:320 %diff_52 = sub i9 %zext_ln27_104, i9 %zext_ln27_105

]]></Node>
<StgValue><ssdm name="diff_52"/></StgValue>
</operation>

<operation id="729" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:322 %I_53 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_53"/></StgValue>
</operation>

<operation id="730" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:323 %T_53 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_53"/></StgValue>
</operation>

<operation id="731" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:683 %mul_ln28_59 = mul i18 %sext_ln27_49, i18 %sext_ln27_49

]]></Node>
<StgValue><ssdm name="mul_ln28_59"/></StgValue>
</operation>

<operation id="732" st_id="54" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:727 %mul_ln28_96 = mul i18 %sext_ln27_51, i18 %sext_ln27_51

]]></Node>
<StgValue><ssdm name="mul_ln28_96"/></StgValue>
</operation>

<operation id="733" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:814 %add_ln28_41 = add i19 %sext_ln28_68, i19 %sext_ln28_25

]]></Node>
<StgValue><ssdm name="add_ln28_41"/></StgValue>
</operation>

<operation id="734" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:818 %add_ln28_43 = add i18 %mul_ln28_85, i18 %mul_ln28_59

]]></Node>
<StgValue><ssdm name="add_ln28_43"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="735" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:321 %sext_ln27_52 = sext i9 %diff_52

]]></Node>
<StgValue><ssdm name="sext_ln27_52"/></StgValue>
</operation>

<operation id="736" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:328 %I_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_54"/></StgValue>
</operation>

<operation id="737" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:329 %T_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_54"/></StgValue>
</operation>

<operation id="738" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:670 %mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52

]]></Node>
<StgValue><ssdm name="mul_ln28_50"/></StgValue>
</operation>

<operation id="739" st_id="55" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:727 %mul_ln28_96 = mul i18 %sext_ln27_51, i18 %sext_ln27_51

]]></Node>
<StgValue><ssdm name="mul_ln28_96"/></StgValue>
</operation>

<operation id="740" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:818 %add_ln28_43 = add i18 %mul_ln28_85, i18 %mul_ln28_59

]]></Node>
<StgValue><ssdm name="add_ln28_43"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="741" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:306 %zext_ln27_100 = zext i8 %T_50

]]></Node>
<StgValue><ssdm name="zext_ln27_100"/></StgValue>
</operation>

<operation id="742" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:307 %zext_ln27_101 = zext i8 %I_50

]]></Node>
<StgValue><ssdm name="zext_ln27_101"/></StgValue>
</operation>

<operation id="743" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:308 %diff_50 = sub i9 %zext_ln27_100, i9 %zext_ln27_101

]]></Node>
<StgValue><ssdm name="diff_50"/></StgValue>
</operation>

<operation id="744" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:330 %zext_ln27_108 = zext i8 %T_54

]]></Node>
<StgValue><ssdm name="zext_ln27_108"/></StgValue>
</operation>

<operation id="745" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:331 %zext_ln27_109 = zext i8 %I_54

]]></Node>
<StgValue><ssdm name="zext_ln27_109"/></StgValue>
</operation>

<operation id="746" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:332 %diff_54 = sub i9 %zext_ln27_108, i9 %zext_ln27_109

]]></Node>
<StgValue><ssdm name="diff_54"/></StgValue>
</operation>

<operation id="747" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:334 %I_55 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_55"/></StgValue>
</operation>

<operation id="748" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:335 %T_55 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_55"/></StgValue>
</operation>

<operation id="749" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:670 %mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52

]]></Node>
<StgValue><ssdm name="mul_ln28_50"/></StgValue>
</operation>

<operation id="750" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:817 %sext_ln28_70 = sext i18 %add_ln28_42

]]></Node>
<StgValue><ssdm name="sext_ln28_70"/></StgValue>
</operation>

<operation id="751" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:819 %sext_ln28_71 = sext i18 %add_ln28_43

]]></Node>
<StgValue><ssdm name="sext_ln28_71"/></StgValue>
</operation>

<operation id="752" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:820 %add_ln28_44 = add i19 %sext_ln28_71, i19 %sext_ln28_70

]]></Node>
<StgValue><ssdm name="add_ln28_44"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="753" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:309 %sext_ln27_50 = sext i9 %diff_50

]]></Node>
<StgValue><ssdm name="sext_ln27_50"/></StgValue>
</operation>

<operation id="754" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:333 %sext_ln27_54 = sext i9 %diff_54

]]></Node>
<StgValue><ssdm name="sext_ln27_54"/></StgValue>
</operation>

<operation id="755" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:336 %zext_ln27_110 = zext i8 %T_55

]]></Node>
<StgValue><ssdm name="zext_ln27_110"/></StgValue>
</operation>

<operation id="756" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:337 %zext_ln27_111 = zext i8 %I_55

]]></Node>
<StgValue><ssdm name="zext_ln27_111"/></StgValue>
</operation>

<operation id="757" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:338 %diff_55 = sub i9 %zext_ln27_110, i9 %zext_ln27_111

]]></Node>
<StgValue><ssdm name="diff_55"/></StgValue>
</operation>

<operation id="758" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:340 %I_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_56"/></StgValue>
</operation>

<operation id="759" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:341 %T_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_56"/></StgValue>
</operation>

<operation id="760" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:628 %mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50

]]></Node>
<StgValue><ssdm name="mul_ln28_19"/></StgValue>
</operation>

<operation id="761" st_id="57" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:640 %mul_ln28_27 = mul i18 %sext_ln27_54, i18 %sext_ln27_54

]]></Node>
<StgValue><ssdm name="mul_ln28_27"/></StgValue>
</operation>

<operation id="762" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:670 %mul_ln28_50 = mul i18 %sext_ln27_52, i18 %sext_ln27_52

]]></Node>
<StgValue><ssdm name="mul_ln28_50"/></StgValue>
</operation>

<operation id="763" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:815 %sext_ln28_69 = sext i19 %add_ln28_41

]]></Node>
<StgValue><ssdm name="sext_ln28_69"/></StgValue>
</operation>

<operation id="764" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:821 %sext_ln28_72 = sext i19 %add_ln28_44

]]></Node>
<StgValue><ssdm name="sext_ln28_72"/></StgValue>
</operation>

<operation id="765" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:822 %add_ln28_45 = add i20 %sext_ln28_72, i20 %sext_ln28_69

]]></Node>
<StgValue><ssdm name="add_ln28_45"/></StgValue>
</operation>

<operation id="766" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:830 %add_ln28_49 = add i18 %mul_ln28_96, i18 %mul_ln28_50

]]></Node>
<StgValue><ssdm name="add_ln28_49"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="767" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:339 %sext_ln27_55 = sext i9 %diff_55

]]></Node>
<StgValue><ssdm name="sext_ln27_55"/></StgValue>
</operation>

<operation id="768" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:346 %I_57 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_57"/></StgValue>
</operation>

<operation id="769" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:347 %T_57 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_57"/></StgValue>
</operation>

<operation id="770" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:618 %mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="771" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:628 %mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50

]]></Node>
<StgValue><ssdm name="mul_ln28_19"/></StgValue>
</operation>

<operation id="772" st_id="58" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:640 %mul_ln28_27 = mul i18 %sext_ln27_54, i18 %sext_ln27_54

]]></Node>
<StgValue><ssdm name="mul_ln28_27"/></StgValue>
</operation>

<operation id="773" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:811 %sext_ln28_67 = sext i20 %add_ln28_39

]]></Node>
<StgValue><ssdm name="sext_ln28_67"/></StgValue>
</operation>

<operation id="774" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:823 %sext_ln28_73 = sext i20 %add_ln28_45

]]></Node>
<StgValue><ssdm name="sext_ln28_73"/></StgValue>
</operation>

<operation id="775" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:824 %add_ln28_46 = add i21 %sext_ln28_73, i21 %sext_ln28_67

]]></Node>
<StgValue><ssdm name="add_ln28_46"/></StgValue>
</operation>

<operation id="776" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:830 %add_ln28_49 = add i18 %mul_ln28_96, i18 %mul_ln28_50

]]></Node>
<StgValue><ssdm name="add_ln28_49"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="777" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:324 %zext_ln27_106 = zext i8 %T_53

]]></Node>
<StgValue><ssdm name="zext_ln27_106"/></StgValue>
</operation>

<operation id="778" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:325 %zext_ln27_107 = zext i8 %I_53

]]></Node>
<StgValue><ssdm name="zext_ln27_107"/></StgValue>
</operation>

<operation id="779" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:326 %diff_53 = sub i9 %zext_ln27_106, i9 %zext_ln27_107

]]></Node>
<StgValue><ssdm name="diff_53"/></StgValue>
</operation>

<operation id="780" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:348 %zext_ln27_114 = zext i8 %T_57

]]></Node>
<StgValue><ssdm name="zext_ln27_114"/></StgValue>
</operation>

<operation id="781" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:349 %zext_ln27_115 = zext i8 %I_57

]]></Node>
<StgValue><ssdm name="zext_ln27_115"/></StgValue>
</operation>

<operation id="782" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:350 %diff_57 = sub i9 %zext_ln27_114, i9 %zext_ln27_115

]]></Node>
<StgValue><ssdm name="diff_57"/></StgValue>
</operation>

<operation id="783" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:352 %I_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_58"/></StgValue>
</operation>

<operation id="784" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:353 %T_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_58"/></StgValue>
</operation>

<operation id="785" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:618 %mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="786" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:628 %mul_ln28_19 = mul i18 %sext_ln27_50, i18 %sext_ln27_50

]]></Node>
<StgValue><ssdm name="mul_ln28_19"/></StgValue>
</operation>

<operation id="787" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:629 %sext_ln28_5 = sext i18 %mul_ln28_19

]]></Node>
<StgValue><ssdm name="sext_ln28_5"/></StgValue>
</operation>

<operation id="788" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:801 %sext_ln28_62 = sext i21 %add_ln28_34

]]></Node>
<StgValue><ssdm name="sext_ln28_62"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:825 %sext_ln28_74 = sext i21 %add_ln28_46

]]></Node>
<StgValue><ssdm name="sext_ln28_74"/></StgValue>
</operation>

<operation id="790" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc29:826 %add_ln28_47 = add i22 %sext_ln28_74, i22 %sext_ln28_62

]]></Node>
<StgValue><ssdm name="add_ln28_47"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:831 %sext_ln28_77 = sext i18 %add_ln28_49

]]></Node>
<StgValue><ssdm name="sext_ln28_77"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:832 %add_ln28_50 = add i19 %sext_ln28_77, i19 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_50"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="793" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:327 %sext_ln27_53 = sext i9 %diff_53

]]></Node>
<StgValue><ssdm name="sext_ln27_53"/></StgValue>
</operation>

<operation id="794" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:351 %sext_ln27_57 = sext i9 %diff_57

]]></Node>
<StgValue><ssdm name="sext_ln27_57"/></StgValue>
</operation>

<operation id="795" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:354 %zext_ln27_116 = zext i8 %T_58

]]></Node>
<StgValue><ssdm name="zext_ln27_116"/></StgValue>
</operation>

<operation id="796" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:355 %zext_ln27_117 = zext i8 %I_58

]]></Node>
<StgValue><ssdm name="zext_ln27_117"/></StgValue>
</operation>

<operation id="797" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:356 %diff_58 = sub i9 %zext_ln27_116, i9 %zext_ln27_117

]]></Node>
<StgValue><ssdm name="diff_58"/></StgValue>
</operation>

<operation id="798" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:358 %I_59 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_59"/></StgValue>
</operation>

<operation id="799" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:359 %T_59 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_59"/></StgValue>
</operation>

<operation id="800" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:618 %mul_ln28_11 = mul i18 %sext_ln27_55, i18 %sext_ln27_55

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="801" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:678 %mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53

]]></Node>
<StgValue><ssdm name="mul_ln28_55"/></StgValue>
</operation>

<operation id="802" st_id="60" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:717 %mul_ln28_87 = mul i18 %sext_ln27_57, i18 %sext_ln27_57

]]></Node>
<StgValue><ssdm name="mul_ln28_87"/></StgValue>
</operation>

<operation id="803" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="23" op_0_bw="22">
<![CDATA[
for.inc29:779 %sext_ln28_51 = sext i22 %add_ln28_23

]]></Node>
<StgValue><ssdm name="sext_ln28_51"/></StgValue>
</operation>

<operation id="804" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="23" op_0_bw="22">
<![CDATA[
for.inc29:827 %sext_ln28_75 = sext i22 %add_ln28_47

]]></Node>
<StgValue><ssdm name="sext_ln28_75"/></StgValue>
</operation>

<operation id="805" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc29:828 %add_ln28_48 = add i23 %sext_ln28_75, i23 %sext_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_48"/></StgValue>
</operation>

<operation id="806" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:832 %add_ln28_50 = add i19 %sext_ln28_77, i19 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_50"/></StgValue>
</operation>

<operation id="807" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:834 %add_ln28_51 = add i18 %mul_ln28_27, i18 %mul_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_51"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="808" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:357 %sext_ln27_58 = sext i9 %diff_58

]]></Node>
<StgValue><ssdm name="sext_ln27_58"/></StgValue>
</operation>

<operation id="809" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:364 %I_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_60"/></StgValue>
</operation>

<operation id="810" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:365 %T_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_60"/></StgValue>
</operation>

<operation id="811" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:678 %mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53

]]></Node>
<StgValue><ssdm name="mul_ln28_55"/></StgValue>
</operation>

<operation id="812" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:692 %mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58

]]></Node>
<StgValue><ssdm name="mul_ln28_68"/></StgValue>
</operation>

<operation id="813" st_id="61" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:717 %mul_ln28_87 = mul i18 %sext_ln27_57, i18 %sext_ln27_57

]]></Node>
<StgValue><ssdm name="mul_ln28_87"/></StgValue>
</operation>

<operation id="814" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:834 %add_ln28_51 = add i18 %mul_ln28_27, i18 %mul_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="815" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:342 %zext_ln27_112 = zext i8 %T_56

]]></Node>
<StgValue><ssdm name="zext_ln27_112"/></StgValue>
</operation>

<operation id="816" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:343 %zext_ln27_113 = zext i8 %I_56

]]></Node>
<StgValue><ssdm name="zext_ln27_113"/></StgValue>
</operation>

<operation id="817" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:344 %diff_56 = sub i9 %zext_ln27_112, i9 %zext_ln27_113

]]></Node>
<StgValue><ssdm name="diff_56"/></StgValue>
</operation>

<operation id="818" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:366 %zext_ln27_120 = zext i8 %T_60

]]></Node>
<StgValue><ssdm name="zext_ln27_120"/></StgValue>
</operation>

<operation id="819" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:367 %zext_ln27_121 = zext i8 %I_60

]]></Node>
<StgValue><ssdm name="zext_ln27_121"/></StgValue>
</operation>

<operation id="820" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:368 %diff_60 = sub i9 %zext_ln27_120, i9 %zext_ln27_121

]]></Node>
<StgValue><ssdm name="diff_60"/></StgValue>
</operation>

<operation id="821" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:370 %I_61 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_61"/></StgValue>
</operation>

<operation id="822" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:371 %T_61 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_61"/></StgValue>
</operation>

<operation id="823" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:678 %mul_ln28_55 = mul i18 %sext_ln27_53, i18 %sext_ln27_53

]]></Node>
<StgValue><ssdm name="mul_ln28_55"/></StgValue>
</operation>

<operation id="824" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:679 %sext_ln28_19 = sext i18 %mul_ln28_55

]]></Node>
<StgValue><ssdm name="sext_ln28_19"/></StgValue>
</operation>

<operation id="825" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:692 %mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58

]]></Node>
<StgValue><ssdm name="mul_ln28_68"/></StgValue>
</operation>

<operation id="826" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:835 %sext_ln28_79 = sext i18 %add_ln28_51

]]></Node>
<StgValue><ssdm name="sext_ln28_79"/></StgValue>
</operation>

<operation id="827" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:836 %add_ln28_52 = add i19 %sext_ln28_79, i19 %sext_ln28_19

]]></Node>
<StgValue><ssdm name="add_ln28_52"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="828" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:345 %sext_ln27_56 = sext i9 %diff_56

]]></Node>
<StgValue><ssdm name="sext_ln27_56"/></StgValue>
</operation>

<operation id="829" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:369 %sext_ln27_60 = sext i9 %diff_60

]]></Node>
<StgValue><ssdm name="sext_ln27_60"/></StgValue>
</operation>

<operation id="830" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:372 %zext_ln27_122 = zext i8 %T_61

]]></Node>
<StgValue><ssdm name="zext_ln27_122"/></StgValue>
</operation>

<operation id="831" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:373 %zext_ln27_123 = zext i8 %I_61

]]></Node>
<StgValue><ssdm name="zext_ln27_123"/></StgValue>
</operation>

<operation id="832" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:374 %diff_61 = sub i9 %zext_ln27_122, i9 %zext_ln27_123

]]></Node>
<StgValue><ssdm name="diff_61"/></StgValue>
</operation>

<operation id="833" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:376 %I_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_62"/></StgValue>
</operation>

<operation id="834" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:377 %T_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_62"/></StgValue>
</operation>

<operation id="835" st_id="63" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:690 %mul_ln28_66 = mul i18 %sext_ln27_60, i18 %sext_ln27_60

]]></Node>
<StgValue><ssdm name="mul_ln28_66"/></StgValue>
</operation>

<operation id="836" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:692 %mul_ln28_68 = mul i18 %sext_ln27_58, i18 %sext_ln27_58

]]></Node>
<StgValue><ssdm name="mul_ln28_68"/></StgValue>
</operation>

<operation id="837" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:729 %mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56

]]></Node>
<StgValue><ssdm name="mul_ln28_98"/></StgValue>
</operation>

<operation id="838" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:836 %add_ln28_52 = add i19 %sext_ln28_79, i19 %sext_ln28_19

]]></Node>
<StgValue><ssdm name="add_ln28_52"/></StgValue>
</operation>

<operation id="839" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:840 %add_ln28_54 = add i18 %mul_ln28_87, i18 %mul_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_54"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="840" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:375 %sext_ln27_61 = sext i9 %diff_61

]]></Node>
<StgValue><ssdm name="sext_ln27_61"/></StgValue>
</operation>

<operation id="841" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:382 %I_63 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_63"/></StgValue>
</operation>

<operation id="842" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:383 %T_63 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_63"/></StgValue>
</operation>

<operation id="843" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:684 %mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61

]]></Node>
<StgValue><ssdm name="mul_ln28_60"/></StgValue>
</operation>

<operation id="844" st_id="64" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:690 %mul_ln28_66 = mul i18 %sext_ln27_60, i18 %sext_ln27_60

]]></Node>
<StgValue><ssdm name="mul_ln28_66"/></StgValue>
</operation>

<operation id="845" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:729 %mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56

]]></Node>
<StgValue><ssdm name="mul_ln28_98"/></StgValue>
</operation>

<operation id="846" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:833 %sext_ln28_78 = sext i19 %add_ln28_50

]]></Node>
<StgValue><ssdm name="sext_ln28_78"/></StgValue>
</operation>

<operation id="847" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:837 %sext_ln28_80 = sext i19 %add_ln28_52

]]></Node>
<StgValue><ssdm name="sext_ln28_80"/></StgValue>
</operation>

<operation id="848" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:838 %add_ln28_53 = add i20 %sext_ln28_80, i20 %sext_ln28_78

]]></Node>
<StgValue><ssdm name="add_ln28_53"/></StgValue>
</operation>

<operation id="849" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:840 %add_ln28_54 = add i18 %mul_ln28_87, i18 %mul_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_54"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="850" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:360 %zext_ln27_118 = zext i8 %T_59

]]></Node>
<StgValue><ssdm name="zext_ln27_118"/></StgValue>
</operation>

<operation id="851" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:361 %zext_ln27_119 = zext i8 %I_59

]]></Node>
<StgValue><ssdm name="zext_ln27_119"/></StgValue>
</operation>

<operation id="852" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:362 %diff_59 = sub i9 %zext_ln27_118, i9 %zext_ln27_119

]]></Node>
<StgValue><ssdm name="diff_59"/></StgValue>
</operation>

<operation id="853" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:384 %zext_ln27_126 = zext i8 %T_63

]]></Node>
<StgValue><ssdm name="zext_ln27_126"/></StgValue>
</operation>

<operation id="854" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:385 %zext_ln27_127 = zext i8 %I_63

]]></Node>
<StgValue><ssdm name="zext_ln27_127"/></StgValue>
</operation>

<operation id="855" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:386 %diff_63 = sub i9 %zext_ln27_126, i9 %zext_ln27_127

]]></Node>
<StgValue><ssdm name="diff_63"/></StgValue>
</operation>

<operation id="856" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:388 %I_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_64"/></StgValue>
</operation>

<operation id="857" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:389 %T_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_64"/></StgValue>
</operation>

<operation id="858" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:684 %mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61

]]></Node>
<StgValue><ssdm name="mul_ln28_60"/></StgValue>
</operation>

<operation id="859" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:729 %mul_ln28_98 = mul i18 %sext_ln27_56, i18 %sext_ln27_56

]]></Node>
<StgValue><ssdm name="mul_ln28_98"/></StgValue>
</operation>

<operation id="860" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:730 %sext_ln28_27 = sext i18 %mul_ln28_98

]]></Node>
<StgValue><ssdm name="sext_ln28_27"/></StgValue>
</operation>

<operation id="861" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:841 %sext_ln28_82 = sext i18 %add_ln28_54

]]></Node>
<StgValue><ssdm name="sext_ln28_82"/></StgValue>
</operation>

<operation id="862" st_id="65" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:842 %add_ln28_55 = add i19 %sext_ln28_82, i19 %sext_ln28_27

]]></Node>
<StgValue><ssdm name="add_ln28_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="863" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:363 %sext_ln27_59 = sext i9 %diff_59

]]></Node>
<StgValue><ssdm name="sext_ln27_59"/></StgValue>
</operation>

<operation id="864" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:387 %sext_ln27_63 = sext i9 %diff_63

]]></Node>
<StgValue><ssdm name="sext_ln27_63"/></StgValue>
</operation>

<operation id="865" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:390 %zext_ln27_128 = zext i8 %T_64

]]></Node>
<StgValue><ssdm name="zext_ln27_128"/></StgValue>
</operation>

<operation id="866" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:391 %zext_ln27_129 = zext i8 %I_64

]]></Node>
<StgValue><ssdm name="zext_ln27_129"/></StgValue>
</operation>

<operation id="867" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:392 %diff_64 = sub i9 %zext_ln27_128, i9 %zext_ln27_129

]]></Node>
<StgValue><ssdm name="diff_64"/></StgValue>
</operation>

<operation id="868" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:394 %I_65 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_65"/></StgValue>
</operation>

<operation id="869" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:395 %T_65 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_65"/></StgValue>
</operation>

<operation id="870" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:660 %mul_ln28_43 = mul i18 %sext_ln27_63, i18 %sext_ln27_63

]]></Node>
<StgValue><ssdm name="mul_ln28_43"/></StgValue>
</operation>

<operation id="871" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:661 %mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59

]]></Node>
<StgValue><ssdm name="mul_ln28_44"/></StgValue>
</operation>

<operation id="872" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:684 %mul_ln28_60 = mul i18 %sext_ln27_61, i18 %sext_ln27_61

]]></Node>
<StgValue><ssdm name="mul_ln28_60"/></StgValue>
</operation>

<operation id="873" st_id="66" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:842 %add_ln28_55 = add i19 %sext_ln28_82, i19 %sext_ln28_27

]]></Node>
<StgValue><ssdm name="add_ln28_55"/></StgValue>
</operation>

<operation id="874" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:844 %add_ln28_56 = add i18 %mul_ln28_66, i18 %mul_ln28_60

]]></Node>
<StgValue><ssdm name="add_ln28_56"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="875" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:393 %sext_ln27_64 = sext i9 %diff_64

]]></Node>
<StgValue><ssdm name="sext_ln27_64"/></StgValue>
</operation>

<operation id="876" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:400 %I_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_66"/></StgValue>
</operation>

<operation id="877" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:401 %T_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_66"/></StgValue>
</operation>

<operation id="878" st_id="67" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:659 %mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64

]]></Node>
<StgValue><ssdm name="mul_ln28_42"/></StgValue>
</operation>

<operation id="879" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:660 %mul_ln28_43 = mul i18 %sext_ln27_63, i18 %sext_ln27_63

]]></Node>
<StgValue><ssdm name="mul_ln28_43"/></StgValue>
</operation>

<operation id="880" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:661 %mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59

]]></Node>
<StgValue><ssdm name="mul_ln28_44"/></StgValue>
</operation>

<operation id="881" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:844 %add_ln28_56 = add i18 %mul_ln28_66, i18 %mul_ln28_60

]]></Node>
<StgValue><ssdm name="add_ln28_56"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="882" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:378 %zext_ln27_124 = zext i8 %T_62

]]></Node>
<StgValue><ssdm name="zext_ln27_124"/></StgValue>
</operation>

<operation id="883" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:379 %zext_ln27_125 = zext i8 %I_62

]]></Node>
<StgValue><ssdm name="zext_ln27_125"/></StgValue>
</operation>

<operation id="884" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:380 %diff_62 = sub i9 %zext_ln27_124, i9 %zext_ln27_125

]]></Node>
<StgValue><ssdm name="diff_62"/></StgValue>
</operation>

<operation id="885" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:402 %zext_ln27_132 = zext i8 %T_66

]]></Node>
<StgValue><ssdm name="zext_ln27_132"/></StgValue>
</operation>

<operation id="886" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:403 %zext_ln27_133 = zext i8 %I_66

]]></Node>
<StgValue><ssdm name="zext_ln27_133"/></StgValue>
</operation>

<operation id="887" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:404 %diff_66 = sub i9 %zext_ln27_132, i9 %zext_ln27_133

]]></Node>
<StgValue><ssdm name="diff_66"/></StgValue>
</operation>

<operation id="888" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:406 %I_67 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_67"/></StgValue>
</operation>

<operation id="889" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:407 %T_67 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_67"/></StgValue>
</operation>

<operation id="890" st_id="68" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:659 %mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64

]]></Node>
<StgValue><ssdm name="mul_ln28_42"/></StgValue>
</operation>

<operation id="891" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:661 %mul_ln28_44 = mul i18 %sext_ln27_59, i18 %sext_ln27_59

]]></Node>
<StgValue><ssdm name="mul_ln28_44"/></StgValue>
</operation>

<operation id="892" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:662 %sext_ln28_13 = sext i18 %mul_ln28_44

]]></Node>
<StgValue><ssdm name="sext_ln28_13"/></StgValue>
</operation>

<operation id="893" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:845 %sext_ln28_84 = sext i18 %add_ln28_56

]]></Node>
<StgValue><ssdm name="sext_ln28_84"/></StgValue>
</operation>

<operation id="894" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:846 %add_ln28_57 = add i19 %sext_ln28_84, i19 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_57"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="895" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:381 %sext_ln27_62 = sext i9 %diff_62

]]></Node>
<StgValue><ssdm name="sext_ln27_62"/></StgValue>
</operation>

<operation id="896" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:405 %sext_ln27_66 = sext i9 %diff_66

]]></Node>
<StgValue><ssdm name="sext_ln27_66"/></StgValue>
</operation>

<operation id="897" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:408 %zext_ln27_134 = zext i8 %T_67

]]></Node>
<StgValue><ssdm name="zext_ln27_134"/></StgValue>
</operation>

<operation id="898" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:409 %zext_ln27_135 = zext i8 %I_67

]]></Node>
<StgValue><ssdm name="zext_ln27_135"/></StgValue>
</operation>

<operation id="899" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:410 %diff_67 = sub i9 %zext_ln27_134, i9 %zext_ln27_135

]]></Node>
<StgValue><ssdm name="diff_67"/></StgValue>
</operation>

<operation id="900" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:412 %I_68 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_68"/></StgValue>
</operation>

<operation id="901" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:413 %T_68 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_68"/></StgValue>
</operation>

<operation id="902" st_id="69" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:659 %mul_ln28_42 = mul i18 %sext_ln27_64, i18 %sext_ln27_64

]]></Node>
<StgValue><ssdm name="mul_ln28_42"/></StgValue>
</operation>

<operation id="903" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:676 %mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62

]]></Node>
<StgValue><ssdm name="mul_ln28_54"/></StgValue>
</operation>

<operation id="904" st_id="69" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:680 %mul_ln28_56 = mul i18 %sext_ln27_66, i18 %sext_ln27_66

]]></Node>
<StgValue><ssdm name="mul_ln28_56"/></StgValue>
</operation>

<operation id="905" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:846 %add_ln28_57 = add i19 %sext_ln28_84, i19 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_57"/></StgValue>
</operation>

<operation id="906" st_id="69" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:852 %add_ln28_60 = add i18 %mul_ln28_43, i18 %mul_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_60"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="907" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:411 %sext_ln27_67 = sext i9 %diff_67

]]></Node>
<StgValue><ssdm name="sext_ln27_67"/></StgValue>
</operation>

<operation id="908" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:418 %I_69 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_69"/></StgValue>
</operation>

<operation id="909" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:419 %T_69 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_69"/></StgValue>
</operation>

<operation id="910" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:676 %mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62

]]></Node>
<StgValue><ssdm name="mul_ln28_54"/></StgValue>
</operation>

<operation id="911" st_id="70" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:680 %mul_ln28_56 = mul i18 %sext_ln27_66, i18 %sext_ln27_66

]]></Node>
<StgValue><ssdm name="mul_ln28_56"/></StgValue>
</operation>

<operation id="912" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:689 %mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67

]]></Node>
<StgValue><ssdm name="mul_ln28_65"/></StgValue>
</operation>

<operation id="913" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:843 %sext_ln28_83 = sext i19 %add_ln28_55

]]></Node>
<StgValue><ssdm name="sext_ln28_83"/></StgValue>
</operation>

<operation id="914" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:847 %sext_ln28_85 = sext i19 %add_ln28_57

]]></Node>
<StgValue><ssdm name="sext_ln28_85"/></StgValue>
</operation>

<operation id="915" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:848 %add_ln28_58 = add i20 %sext_ln28_85, i20 %sext_ln28_83

]]></Node>
<StgValue><ssdm name="add_ln28_58"/></StgValue>
</operation>

<operation id="916" st_id="70" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:852 %add_ln28_60 = add i18 %mul_ln28_43, i18 %mul_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_60"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="917" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:396 %zext_ln27_130 = zext i8 %T_65

]]></Node>
<StgValue><ssdm name="zext_ln27_130"/></StgValue>
</operation>

<operation id="918" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:397 %zext_ln27_131 = zext i8 %I_65

]]></Node>
<StgValue><ssdm name="zext_ln27_131"/></StgValue>
</operation>

<operation id="919" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:398 %diff_65 = sub i9 %zext_ln27_130, i9 %zext_ln27_131

]]></Node>
<StgValue><ssdm name="diff_65"/></StgValue>
</operation>

<operation id="920" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:420 %zext_ln27_138 = zext i8 %T_69

]]></Node>
<StgValue><ssdm name="zext_ln27_138"/></StgValue>
</operation>

<operation id="921" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:421 %zext_ln27_139 = zext i8 %I_69

]]></Node>
<StgValue><ssdm name="zext_ln27_139"/></StgValue>
</operation>

<operation id="922" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:422 %diff_69 = sub i9 %zext_ln27_138, i9 %zext_ln27_139

]]></Node>
<StgValue><ssdm name="diff_69"/></StgValue>
</operation>

<operation id="923" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:424 %I_70 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_70"/></StgValue>
</operation>

<operation id="924" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:425 %T_70 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_70"/></StgValue>
</operation>

<operation id="925" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:676 %mul_ln28_54 = mul i18 %sext_ln27_62, i18 %sext_ln27_62

]]></Node>
<StgValue><ssdm name="mul_ln28_54"/></StgValue>
</operation>

<operation id="926" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:677 %sext_ln28_18 = sext i18 %mul_ln28_54

]]></Node>
<StgValue><ssdm name="sext_ln28_18"/></StgValue>
</operation>

<operation id="927" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:689 %mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67

]]></Node>
<StgValue><ssdm name="mul_ln28_65"/></StgValue>
</operation>

<operation id="928" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:839 %sext_ln28_81 = sext i20 %add_ln28_53

]]></Node>
<StgValue><ssdm name="sext_ln28_81"/></StgValue>
</operation>

<operation id="929" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:849 %sext_ln28_86 = sext i20 %add_ln28_58

]]></Node>
<StgValue><ssdm name="sext_ln28_86"/></StgValue>
</operation>

<operation id="930" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:850 %add_ln28_59 = add i21 %sext_ln28_86, i21 %sext_ln28_81

]]></Node>
<StgValue><ssdm name="add_ln28_59"/></StgValue>
</operation>

<operation id="931" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:853 %sext_ln28_88 = sext i18 %add_ln28_60

]]></Node>
<StgValue><ssdm name="sext_ln28_88"/></StgValue>
</operation>

<operation id="932" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:854 %add_ln28_61 = add i19 %sext_ln28_88, i19 %sext_ln28_18

]]></Node>
<StgValue><ssdm name="add_ln28_61"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="933" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:399 %sext_ln27_65 = sext i9 %diff_65

]]></Node>
<StgValue><ssdm name="sext_ln27_65"/></StgValue>
</operation>

<operation id="934" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:423 %sext_ln27_69 = sext i9 %diff_69

]]></Node>
<StgValue><ssdm name="sext_ln27_69"/></StgValue>
</operation>

<operation id="935" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:426 %zext_ln27_140 = zext i8 %T_70

]]></Node>
<StgValue><ssdm name="zext_ln27_140"/></StgValue>
</operation>

<operation id="936" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:427 %zext_ln27_141 = zext i8 %I_70

]]></Node>
<StgValue><ssdm name="zext_ln27_141"/></StgValue>
</operation>

<operation id="937" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:428 %diff_70 = sub i9 %zext_ln27_140, i9 %zext_ln27_141

]]></Node>
<StgValue><ssdm name="diff_70"/></StgValue>
</operation>

<operation id="938" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:430 %I_71 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_71"/></StgValue>
</operation>

<operation id="939" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:431 %T_71 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_71"/></StgValue>
</operation>

<operation id="940" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:672 %mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65

]]></Node>
<StgValue><ssdm name="mul_ln28_52"/></StgValue>
</operation>

<operation id="941" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:689 %mul_ln28_65 = mul i18 %sext_ln27_67, i18 %sext_ln27_67

]]></Node>
<StgValue><ssdm name="mul_ln28_65"/></StgValue>
</operation>

<operation id="942" st_id="72" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:712 %mul_ln28_83 = mul i18 %sext_ln27_69, i18 %sext_ln27_69

]]></Node>
<StgValue><ssdm name="mul_ln28_83"/></StgValue>
</operation>

<operation id="943" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:854 %add_ln28_61 = add i19 %sext_ln28_88, i19 %sext_ln28_18

]]></Node>
<StgValue><ssdm name="add_ln28_61"/></StgValue>
</operation>

<operation id="944" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:856 %add_ln28_62 = add i18 %mul_ln28_56, i18 %mul_ln28_65

]]></Node>
<StgValue><ssdm name="add_ln28_62"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="945" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:429 %sext_ln27_70 = sext i9 %diff_70

]]></Node>
<StgValue><ssdm name="sext_ln27_70"/></StgValue>
</operation>

<operation id="946" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:432 %zext_ln27_142 = zext i8 %T_71

]]></Node>
<StgValue><ssdm name="zext_ln27_142"/></StgValue>
</operation>

<operation id="947" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:433 %zext_ln27_143 = zext i8 %I_71

]]></Node>
<StgValue><ssdm name="zext_ln27_143"/></StgValue>
</operation>

<operation id="948" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:434 %diff_71 = sub i9 %zext_ln27_142, i9 %zext_ln27_143

]]></Node>
<StgValue><ssdm name="diff_71"/></StgValue>
</operation>

<operation id="949" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:436 %I_72 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_72"/></StgValue>
</operation>

<operation id="950" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:437 %T_72 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_72"/></StgValue>
</operation>

<operation id="951" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:604 %mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="952" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:672 %mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65

]]></Node>
<StgValue><ssdm name="mul_ln28_52"/></StgValue>
</operation>

<operation id="953" st_id="73" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:712 %mul_ln28_83 = mul i18 %sext_ln27_69, i18 %sext_ln27_69

]]></Node>
<StgValue><ssdm name="mul_ln28_83"/></StgValue>
</operation>

<operation id="954" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:856 %add_ln28_62 = add i18 %mul_ln28_56, i18 %mul_ln28_65

]]></Node>
<StgValue><ssdm name="add_ln28_62"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="955" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:435 %sext_ln27_71 = sext i9 %diff_71

]]></Node>
<StgValue><ssdm name="sext_ln27_71"/></StgValue>
</operation>

<operation id="956" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:438 %zext_ln27_144 = zext i8 %T_72

]]></Node>
<StgValue><ssdm name="zext_ln27_144"/></StgValue>
</operation>

<operation id="957" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:439 %zext_ln27_145 = zext i8 %I_72

]]></Node>
<StgValue><ssdm name="zext_ln27_145"/></StgValue>
</operation>

<operation id="958" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:440 %diff_72 = sub i9 %zext_ln27_144, i9 %zext_ln27_145

]]></Node>
<StgValue><ssdm name="diff_72"/></StgValue>
</operation>

<operation id="959" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:442 %I_73 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_73"/></StgValue>
</operation>

<operation id="960" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:443 %T_73 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_73"/></StgValue>
</operation>

<operation id="961" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:604 %mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="962" st_id="74" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:623 %mul_ln28_16 = mul i18 %sext_ln27_71, i18 %sext_ln27_71

]]></Node>
<StgValue><ssdm name="mul_ln28_16"/></StgValue>
</operation>

<operation id="963" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:672 %mul_ln28_52 = mul i18 %sext_ln27_65, i18 %sext_ln27_65

]]></Node>
<StgValue><ssdm name="mul_ln28_52"/></StgValue>
</operation>

<operation id="964" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:673 %sext_ln28_16 = sext i18 %mul_ln28_52

]]></Node>
<StgValue><ssdm name="sext_ln28_16"/></StgValue>
</operation>

<operation id="965" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:857 %sext_ln28_90 = sext i18 %add_ln28_62

]]></Node>
<StgValue><ssdm name="sext_ln28_90"/></StgValue>
</operation>

<operation id="966" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:858 %add_ln28_63 = add i19 %sext_ln28_90, i19 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="add_ln28_63"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="967" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:414 %zext_ln27_136 = zext i8 %T_68

]]></Node>
<StgValue><ssdm name="zext_ln27_136"/></StgValue>
</operation>

<operation id="968" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:415 %zext_ln27_137 = zext i8 %I_68

]]></Node>
<StgValue><ssdm name="zext_ln27_137"/></StgValue>
</operation>

<operation id="969" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:416 %diff_68 = sub i9 %zext_ln27_136, i9 %zext_ln27_137

]]></Node>
<StgValue><ssdm name="diff_68"/></StgValue>
</operation>

<operation id="970" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:441 %sext_ln27_72 = sext i9 %diff_72

]]></Node>
<StgValue><ssdm name="sext_ln27_72"/></StgValue>
</operation>

<operation id="971" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:444 %zext_ln27_146 = zext i8 %T_73

]]></Node>
<StgValue><ssdm name="zext_ln27_146"/></StgValue>
</operation>

<operation id="972" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:445 %zext_ln27_147 = zext i8 %I_73

]]></Node>
<StgValue><ssdm name="zext_ln27_147"/></StgValue>
</operation>

<operation id="973" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:446 %diff_73 = sub i9 %zext_ln27_146, i9 %zext_ln27_147

]]></Node>
<StgValue><ssdm name="diff_73"/></StgValue>
</operation>

<operation id="974" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:448 %I_74 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_74"/></StgValue>
</operation>

<operation id="975" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:449 %T_74 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_74"/></StgValue>
</operation>

<operation id="976" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:604 %mul_ln28 = mul i18 %sext_ln27_70, i18 %sext_ln27_70

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="977" st_id="75" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:623 %mul_ln28_16 = mul i18 %sext_ln27_71, i18 %sext_ln27_71

]]></Node>
<StgValue><ssdm name="mul_ln28_16"/></StgValue>
</operation>

<operation id="978" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:658 %mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72

]]></Node>
<StgValue><ssdm name="mul_ln28_41"/></StgValue>
</operation>

<operation id="979" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:858 %add_ln28_63 = add i19 %sext_ln28_90, i19 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="add_ln28_63"/></StgValue>
</operation>

<operation id="980" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:862 %add_ln28_65 = add i18 %mul_ln28_83, i18 %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_65"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="981" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:417 %sext_ln27_68 = sext i9 %diff_68

]]></Node>
<StgValue><ssdm name="sext_ln27_68"/></StgValue>
</operation>

<operation id="982" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:447 %sext_ln27_73 = sext i9 %diff_73

]]></Node>
<StgValue><ssdm name="sext_ln27_73"/></StgValue>
</operation>

<operation id="983" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:450 %zext_ln27_148 = zext i8 %T_74

]]></Node>
<StgValue><ssdm name="zext_ln27_148"/></StgValue>
</operation>

<operation id="984" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:451 %zext_ln27_149 = zext i8 %I_74

]]></Node>
<StgValue><ssdm name="zext_ln27_149"/></StgValue>
</operation>

<operation id="985" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:452 %diff_74 = sub i9 %zext_ln27_148, i9 %zext_ln27_149

]]></Node>
<StgValue><ssdm name="diff_74"/></StgValue>
</operation>

<operation id="986" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:454 %I_75 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_75"/></StgValue>
</operation>

<operation id="987" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:455 %T_75 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_75"/></StgValue>
</operation>

<operation id="988" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:658 %mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72

]]></Node>
<StgValue><ssdm name="mul_ln28_41"/></StgValue>
</operation>

<operation id="989" st_id="76" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:665 %mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68

]]></Node>
<StgValue><ssdm name="mul_ln28_47"/></StgValue>
</operation>

<operation id="990" st_id="76" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:705 %mul_ln28_78 = mul i18 %sext_ln27_73, i18 %sext_ln27_73

]]></Node>
<StgValue><ssdm name="mul_ln28_78"/></StgValue>
</operation>

<operation id="991" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:855 %sext_ln28_89 = sext i19 %add_ln28_61

]]></Node>
<StgValue><ssdm name="sext_ln28_89"/></StgValue>
</operation>

<operation id="992" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:859 %sext_ln28_91 = sext i19 %add_ln28_63

]]></Node>
<StgValue><ssdm name="sext_ln28_91"/></StgValue>
</operation>

<operation id="993" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:860 %add_ln28_64 = add i20 %sext_ln28_91, i20 %sext_ln28_89

]]></Node>
<StgValue><ssdm name="add_ln28_64"/></StgValue>
</operation>

<operation id="994" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:862 %add_ln28_65 = add i18 %mul_ln28_83, i18 %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_65"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="995" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:453 %sext_ln27_74 = sext i9 %diff_74

]]></Node>
<StgValue><ssdm name="sext_ln27_74"/></StgValue>
</operation>

<operation id="996" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:460 %I_76 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_76"/></StgValue>
</operation>

<operation id="997" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:461 %T_76 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_76"/></StgValue>
</operation>

<operation id="998" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:658 %mul_ln28_41 = mul i18 %sext_ln27_72, i18 %sext_ln27_72

]]></Node>
<StgValue><ssdm name="mul_ln28_41"/></StgValue>
</operation>

<operation id="999" st_id="77" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:665 %mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68

]]></Node>
<StgValue><ssdm name="mul_ln28_47"/></StgValue>
</operation>

<operation id="1000" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:705 %mul_ln28_78 = mul i18 %sext_ln27_73, i18 %sext_ln27_73

]]></Node>
<StgValue><ssdm name="mul_ln28_78"/></StgValue>
</operation>

<operation id="1001" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:722 %mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74

]]></Node>
<StgValue><ssdm name="mul_ln28_91"/></StgValue>
</operation>

<operation id="1002" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:866 %add_ln28_67 = add i18 %mul_ln28_16, i18 %mul_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_67"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1003" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:462 %zext_ln27_152 = zext i8 %T_76

]]></Node>
<StgValue><ssdm name="zext_ln27_152"/></StgValue>
</operation>

<operation id="1004" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:463 %zext_ln27_153 = zext i8 %I_76

]]></Node>
<StgValue><ssdm name="zext_ln27_153"/></StgValue>
</operation>

<operation id="1005" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:464 %diff_76 = sub i9 %zext_ln27_152, i9 %zext_ln27_153

]]></Node>
<StgValue><ssdm name="diff_76"/></StgValue>
</operation>

<operation id="1006" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:466 %I_77 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_77"/></StgValue>
</operation>

<operation id="1007" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:467 %T_77 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_77"/></StgValue>
</operation>

<operation id="1008" st_id="78" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:665 %mul_ln28_47 = mul i18 %sext_ln27_68, i18 %sext_ln27_68

]]></Node>
<StgValue><ssdm name="mul_ln28_47"/></StgValue>
</operation>

<operation id="1009" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:666 %sext_ln28_14 = sext i18 %mul_ln28_47

]]></Node>
<StgValue><ssdm name="sext_ln28_14"/></StgValue>
</operation>

<operation id="1010" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:722 %mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74

]]></Node>
<StgValue><ssdm name="mul_ln28_91"/></StgValue>
</operation>

<operation id="1011" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:863 %sext_ln28_93 = sext i18 %add_ln28_65

]]></Node>
<StgValue><ssdm name="sext_ln28_93"/></StgValue>
</operation>

<operation id="1012" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:864 %add_ln28_66 = add i19 %sext_ln28_93, i19 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_66"/></StgValue>
</operation>

<operation id="1013" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:866 %add_ln28_67 = add i18 %mul_ln28_16, i18 %mul_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_67"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1014" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:465 %sext_ln27_76 = sext i9 %diff_76

]]></Node>
<StgValue><ssdm name="sext_ln27_76"/></StgValue>
</operation>

<operation id="1015" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:468 %zext_ln27_154 = zext i8 %T_77

]]></Node>
<StgValue><ssdm name="zext_ln27_154"/></StgValue>
</operation>

<operation id="1016" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:469 %zext_ln27_155 = zext i8 %I_77

]]></Node>
<StgValue><ssdm name="zext_ln27_155"/></StgValue>
</operation>

<operation id="1017" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:470 %diff_77 = sub i9 %zext_ln27_154, i9 %zext_ln27_155

]]></Node>
<StgValue><ssdm name="diff_77"/></StgValue>
</operation>

<operation id="1018" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:472 %I_78 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_78"/></StgValue>
</operation>

<operation id="1019" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:473 %T_78 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_78"/></StgValue>
</operation>

<operation id="1020" st_id="79" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:682 %mul_ln28_58 = mul i18 %sext_ln27_76, i18 %sext_ln27_76

]]></Node>
<StgValue><ssdm name="mul_ln28_58"/></StgValue>
</operation>

<operation id="1021" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:722 %mul_ln28_91 = mul i18 %sext_ln27_74, i18 %sext_ln27_74

]]></Node>
<StgValue><ssdm name="mul_ln28_91"/></StgValue>
</operation>

<operation id="1022" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:864 %add_ln28_66 = add i19 %sext_ln28_93, i19 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_66"/></StgValue>
</operation>

<operation id="1023" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:868 %add_ln28_68 = add i18 %mul_ln28_78, i18 %mul_ln28_91

]]></Node>
<StgValue><ssdm name="add_ln28_68"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1024" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:471 %sext_ln27_77 = sext i9 %diff_77

]]></Node>
<StgValue><ssdm name="sext_ln27_77"/></StgValue>
</operation>

<operation id="1025" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:478 %I_79 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_79"/></StgValue>
</operation>

<operation id="1026" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:479 %T_79 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_79"/></StgValue>
</operation>

<operation id="1027" st_id="80" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:682 %mul_ln28_58 = mul i18 %sext_ln27_76, i18 %sext_ln27_76

]]></Node>
<StgValue><ssdm name="mul_ln28_58"/></StgValue>
</operation>

<operation id="1028" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:713 %mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77

]]></Node>
<StgValue><ssdm name="mul_ln28_84"/></StgValue>
</operation>

<operation id="1029" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:868 %add_ln28_68 = add i18 %mul_ln28_78, i18 %mul_ln28_91

]]></Node>
<StgValue><ssdm name="add_ln28_68"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:456 %zext_ln27_150 = zext i8 %T_75

]]></Node>
<StgValue><ssdm name="zext_ln27_150"/></StgValue>
</operation>

<operation id="1031" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:457 %zext_ln27_151 = zext i8 %I_75

]]></Node>
<StgValue><ssdm name="zext_ln27_151"/></StgValue>
</operation>

<operation id="1032" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:458 %diff_75 = sub i9 %zext_ln27_150, i9 %zext_ln27_151

]]></Node>
<StgValue><ssdm name="diff_75"/></StgValue>
</operation>

<operation id="1033" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:480 %zext_ln27_158 = zext i8 %T_79

]]></Node>
<StgValue><ssdm name="zext_ln27_158"/></StgValue>
</operation>

<operation id="1034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:481 %zext_ln27_159 = zext i8 %I_79

]]></Node>
<StgValue><ssdm name="zext_ln27_159"/></StgValue>
</operation>

<operation id="1035" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:482 %diff_79 = sub i9 %zext_ln27_158, i9 %zext_ln27_159

]]></Node>
<StgValue><ssdm name="diff_79"/></StgValue>
</operation>

<operation id="1036" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:484 %I_80 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_80"/></StgValue>
</operation>

<operation id="1037" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:485 %T_80 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_80"/></StgValue>
</operation>

<operation id="1038" st_id="81" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:713 %mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77

]]></Node>
<StgValue><ssdm name="mul_ln28_84"/></StgValue>
</operation>

<operation id="1039" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:867 %sext_ln28_95 = sext i18 %add_ln28_67

]]></Node>
<StgValue><ssdm name="sext_ln28_95"/></StgValue>
</operation>

<operation id="1040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:869 %sext_ln28_96 = sext i18 %add_ln28_68

]]></Node>
<StgValue><ssdm name="sext_ln28_96"/></StgValue>
</operation>

<operation id="1041" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:870 %add_ln28_69 = add i19 %sext_ln28_96, i19 %sext_ln28_95

]]></Node>
<StgValue><ssdm name="add_ln28_69"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1042" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:459 %sext_ln27_75 = sext i9 %diff_75

]]></Node>
<StgValue><ssdm name="sext_ln27_75"/></StgValue>
</operation>

<operation id="1043" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:483 %sext_ln27_79 = sext i9 %diff_79

]]></Node>
<StgValue><ssdm name="sext_ln27_79"/></StgValue>
</operation>

<operation id="1044" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:486 %zext_ln27_160 = zext i8 %T_80

]]></Node>
<StgValue><ssdm name="zext_ln27_160"/></StgValue>
</operation>

<operation id="1045" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:487 %zext_ln27_161 = zext i8 %I_80

]]></Node>
<StgValue><ssdm name="zext_ln27_161"/></StgValue>
</operation>

<operation id="1046" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:488 %diff_80 = sub i9 %zext_ln27_160, i9 %zext_ln27_161

]]></Node>
<StgValue><ssdm name="diff_80"/></StgValue>
</operation>

<operation id="1047" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:490 %I_81 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_81"/></StgValue>
</operation>

<operation id="1048" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:491 %T_81 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_81"/></StgValue>
</operation>

<operation id="1049" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:626 %mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75

]]></Node>
<StgValue><ssdm name="mul_ln28_18"/></StgValue>
</operation>

<operation id="1050" st_id="82" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:687 %mul_ln28_63 = mul i18 %sext_ln27_79, i18 %sext_ln27_79

]]></Node>
<StgValue><ssdm name="mul_ln28_63"/></StgValue>
</operation>

<operation id="1051" st_id="82" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:713 %mul_ln28_84 = mul i18 %sext_ln27_77, i18 %sext_ln27_77

]]></Node>
<StgValue><ssdm name="mul_ln28_84"/></StgValue>
</operation>

<operation id="1052" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:865 %sext_ln28_94 = sext i19 %add_ln28_66

]]></Node>
<StgValue><ssdm name="sext_ln28_94"/></StgValue>
</operation>

<operation id="1053" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:871 %sext_ln28_97 = sext i19 %add_ln28_69

]]></Node>
<StgValue><ssdm name="sext_ln28_97"/></StgValue>
</operation>

<operation id="1054" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:872 %add_ln28_70 = add i20 %sext_ln28_97, i20 %sext_ln28_94

]]></Node>
<StgValue><ssdm name="add_ln28_70"/></StgValue>
</operation>

<operation id="1055" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:878 %add_ln28_73 = add i18 %mul_ln28_58, i18 %mul_ln28_84

]]></Node>
<StgValue><ssdm name="add_ln28_73"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1056" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:489 %sext_ln27_80 = sext i9 %diff_80

]]></Node>
<StgValue><ssdm name="sext_ln27_80"/></StgValue>
</operation>

<operation id="1057" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:496 %I_82 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_82"/></StgValue>
</operation>

<operation id="1058" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:497 %T_82 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_82"/></StgValue>
</operation>

<operation id="1059" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:626 %mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75

]]></Node>
<StgValue><ssdm name="mul_ln28_18"/></StgValue>
</operation>

<operation id="1060" st_id="83" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:687 %mul_ln28_63 = mul i18 %sext_ln27_79, i18 %sext_ln27_79

]]></Node>
<StgValue><ssdm name="mul_ln28_63"/></StgValue>
</operation>

<operation id="1061" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:726 %mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80

]]></Node>
<StgValue><ssdm name="mul_ln28_95"/></StgValue>
</operation>

<operation id="1062" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:861 %sext_ln28_92 = sext i20 %add_ln28_64

]]></Node>
<StgValue><ssdm name="sext_ln28_92"/></StgValue>
</operation>

<operation id="1063" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:873 %sext_ln28_98 = sext i20 %add_ln28_70

]]></Node>
<StgValue><ssdm name="sext_ln28_98"/></StgValue>
</operation>

<operation id="1064" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:874 %add_ln28_71 = add i21 %sext_ln28_98, i21 %sext_ln28_92

]]></Node>
<StgValue><ssdm name="add_ln28_71"/></StgValue>
</operation>

<operation id="1065" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:878 %add_ln28_73 = add i18 %mul_ln28_58, i18 %mul_ln28_84

]]></Node>
<StgValue><ssdm name="add_ln28_73"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1066" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:474 %zext_ln27_156 = zext i8 %T_78

]]></Node>
<StgValue><ssdm name="zext_ln27_156"/></StgValue>
</operation>

<operation id="1067" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:475 %zext_ln27_157 = zext i8 %I_78

]]></Node>
<StgValue><ssdm name="zext_ln27_157"/></StgValue>
</operation>

<operation id="1068" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:476 %diff_78 = sub i9 %zext_ln27_156, i9 %zext_ln27_157

]]></Node>
<StgValue><ssdm name="diff_78"/></StgValue>
</operation>

<operation id="1069" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:498 %zext_ln27_164 = zext i8 %T_82

]]></Node>
<StgValue><ssdm name="zext_ln27_164"/></StgValue>
</operation>

<operation id="1070" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:499 %zext_ln27_165 = zext i8 %I_82

]]></Node>
<StgValue><ssdm name="zext_ln27_165"/></StgValue>
</operation>

<operation id="1071" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:500 %diff_82 = sub i9 %zext_ln27_164, i9 %zext_ln27_165

]]></Node>
<StgValue><ssdm name="diff_82"/></StgValue>
</operation>

<operation id="1072" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:502 %I_83 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_83"/></StgValue>
</operation>

<operation id="1073" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:503 %T_83 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_83"/></StgValue>
</operation>

<operation id="1074" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:626 %mul_ln28_18 = mul i18 %sext_ln27_75, i18 %sext_ln27_75

]]></Node>
<StgValue><ssdm name="mul_ln28_18"/></StgValue>
</operation>

<operation id="1075" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:627 %sext_ln28_4 = sext i18 %mul_ln28_18

]]></Node>
<StgValue><ssdm name="sext_ln28_4"/></StgValue>
</operation>

<operation id="1076" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:726 %mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80

]]></Node>
<StgValue><ssdm name="mul_ln28_95"/></StgValue>
</operation>

<operation id="1077" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:851 %sext_ln28_87 = sext i21 %add_ln28_59

]]></Node>
<StgValue><ssdm name="sext_ln28_87"/></StgValue>
</operation>

<operation id="1078" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:875 %sext_ln28_99 = sext i21 %add_ln28_71

]]></Node>
<StgValue><ssdm name="sext_ln28_99"/></StgValue>
</operation>

<operation id="1079" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc29:876 %add_ln28_72 = add i22 %sext_ln28_99, i22 %sext_ln28_87

]]></Node>
<StgValue><ssdm name="add_ln28_72"/></StgValue>
</operation>

<operation id="1080" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:879 %sext_ln28_101 = sext i18 %add_ln28_73

]]></Node>
<StgValue><ssdm name="sext_ln28_101"/></StgValue>
</operation>

<operation id="1081" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:880 %add_ln28_74 = add i19 %sext_ln28_101, i19 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_74"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1082" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:477 %sext_ln27_78 = sext i9 %diff_78

]]></Node>
<StgValue><ssdm name="sext_ln27_78"/></StgValue>
</operation>

<operation id="1083" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:501 %sext_ln27_82 = sext i9 %diff_82

]]></Node>
<StgValue><ssdm name="sext_ln27_82"/></StgValue>
</operation>

<operation id="1084" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:504 %zext_ln27_166 = zext i8 %T_83

]]></Node>
<StgValue><ssdm name="zext_ln27_166"/></StgValue>
</operation>

<operation id="1085" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:505 %zext_ln27_167 = zext i8 %I_83

]]></Node>
<StgValue><ssdm name="zext_ln27_167"/></StgValue>
</operation>

<operation id="1086" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:506 %diff_83 = sub i9 %zext_ln27_166, i9 %zext_ln27_167

]]></Node>
<StgValue><ssdm name="diff_83"/></StgValue>
</operation>

<operation id="1087" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:508 %I_84 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_84"/></StgValue>
</operation>

<operation id="1088" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:509 %T_84 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_84"/></StgValue>
</operation>

<operation id="1089" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:624 %mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78

]]></Node>
<StgValue><ssdm name="mul_ln28_17"/></StgValue>
</operation>

<operation id="1090" st_id="85" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:710 %mul_ln28_81 = mul i18 %sext_ln27_82, i18 %sext_ln27_82

]]></Node>
<StgValue><ssdm name="mul_ln28_81"/></StgValue>
</operation>

<operation id="1091" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:726 %mul_ln28_95 = mul i18 %sext_ln27_80, i18 %sext_ln27_80

]]></Node>
<StgValue><ssdm name="mul_ln28_95"/></StgValue>
</operation>

<operation id="1092" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:880 %add_ln28_74 = add i19 %sext_ln28_101, i19 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_74"/></StgValue>
</operation>

<operation id="1093" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:882 %add_ln28_75 = add i18 %mul_ln28_63, i18 %mul_ln28_95

]]></Node>
<StgValue><ssdm name="add_ln28_75"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1094" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:507 %sext_ln27_83 = sext i9 %diff_83

]]></Node>
<StgValue><ssdm name="sext_ln27_83"/></StgValue>
</operation>

<operation id="1095" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:514 %I_85 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_85"/></StgValue>
</operation>

<operation id="1096" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:515 %T_85 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_85"/></StgValue>
</operation>

<operation id="1097" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:624 %mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78

]]></Node>
<StgValue><ssdm name="mul_ln28_17"/></StgValue>
</operation>

<operation id="1098" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:637 %mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83

]]></Node>
<StgValue><ssdm name="mul_ln28_25"/></StgValue>
</operation>

<operation id="1099" st_id="86" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:710 %mul_ln28_81 = mul i18 %sext_ln27_82, i18 %sext_ln27_82

]]></Node>
<StgValue><ssdm name="mul_ln28_81"/></StgValue>
</operation>

<operation id="1100" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:882 %add_ln28_75 = add i18 %mul_ln28_63, i18 %mul_ln28_95

]]></Node>
<StgValue><ssdm name="add_ln28_75"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1101" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:492 %zext_ln27_162 = zext i8 %T_81

]]></Node>
<StgValue><ssdm name="zext_ln27_162"/></StgValue>
</operation>

<operation id="1102" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:493 %zext_ln27_163 = zext i8 %I_81

]]></Node>
<StgValue><ssdm name="zext_ln27_163"/></StgValue>
</operation>

<operation id="1103" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:494 %diff_81 = sub i9 %zext_ln27_162, i9 %zext_ln27_163

]]></Node>
<StgValue><ssdm name="diff_81"/></StgValue>
</operation>

<operation id="1104" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:516 %zext_ln27_170 = zext i8 %T_85

]]></Node>
<StgValue><ssdm name="zext_ln27_170"/></StgValue>
</operation>

<operation id="1105" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:517 %zext_ln27_171 = zext i8 %I_85

]]></Node>
<StgValue><ssdm name="zext_ln27_171"/></StgValue>
</operation>

<operation id="1106" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:518 %diff_85 = sub i9 %zext_ln27_170, i9 %zext_ln27_171

]]></Node>
<StgValue><ssdm name="diff_85"/></StgValue>
</operation>

<operation id="1107" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:520 %I_86 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_86"/></StgValue>
</operation>

<operation id="1108" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:521 %T_86 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_86"/></StgValue>
</operation>

<operation id="1109" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:624 %mul_ln28_17 = mul i18 %sext_ln27_78, i18 %sext_ln27_78

]]></Node>
<StgValue><ssdm name="mul_ln28_17"/></StgValue>
</operation>

<operation id="1110" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:625 %sext_ln28_3 = sext i18 %mul_ln28_17

]]></Node>
<StgValue><ssdm name="sext_ln28_3"/></StgValue>
</operation>

<operation id="1111" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:637 %mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83

]]></Node>
<StgValue><ssdm name="mul_ln28_25"/></StgValue>
</operation>

<operation id="1112" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:883 %sext_ln28_103 = sext i18 %add_ln28_75

]]></Node>
<StgValue><ssdm name="sext_ln28_103"/></StgValue>
</operation>

<operation id="1113" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:884 %add_ln28_76 = add i19 %sext_ln28_103, i19 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_76"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1114" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:495 %sext_ln27_81 = sext i9 %diff_81

]]></Node>
<StgValue><ssdm name="sext_ln27_81"/></StgValue>
</operation>

<operation id="1115" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:519 %sext_ln27_85 = sext i9 %diff_85

]]></Node>
<StgValue><ssdm name="sext_ln27_85"/></StgValue>
</operation>

<operation id="1116" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:522 %zext_ln27_172 = zext i8 %T_86

]]></Node>
<StgValue><ssdm name="zext_ln27_172"/></StgValue>
</operation>

<operation id="1117" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:523 %zext_ln27_173 = zext i8 %I_86

]]></Node>
<StgValue><ssdm name="zext_ln27_173"/></StgValue>
</operation>

<operation id="1118" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:524 %diff_86 = sub i9 %zext_ln27_172, i9 %zext_ln27_173

]]></Node>
<StgValue><ssdm name="diff_86"/></StgValue>
</operation>

<operation id="1119" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:526 %I_87 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_87"/></StgValue>
</operation>

<operation id="1120" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:527 %T_87 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_87"/></StgValue>
</operation>

<operation id="1121" st_id="88" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:630 %mul_ln28_20 = mul i18 %sext_ln27_85, i18 %sext_ln27_85

]]></Node>
<StgValue><ssdm name="mul_ln28_20"/></StgValue>
</operation>

<operation id="1122" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:637 %mul_ln28_25 = mul i18 %sext_ln27_83, i18 %sext_ln27_83

]]></Node>
<StgValue><ssdm name="mul_ln28_25"/></StgValue>
</operation>

<operation id="1123" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:653 %mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81

]]></Node>
<StgValue><ssdm name="mul_ln28_38"/></StgValue>
</operation>

<operation id="1124" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:884 %add_ln28_76 = add i19 %sext_ln28_103, i19 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_76"/></StgValue>
</operation>

<operation id="1125" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:888 %add_ln28_78 = add i18 %mul_ln28_81, i18 %mul_ln28_25

]]></Node>
<StgValue><ssdm name="add_ln28_78"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1126" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:525 %sext_ln27_86 = sext i9 %diff_86

]]></Node>
<StgValue><ssdm name="sext_ln27_86"/></StgValue>
</operation>

<operation id="1127" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:532 %I_88 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_88"/></StgValue>
</operation>

<operation id="1128" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:533 %T_88 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_88"/></StgValue>
</operation>

<operation id="1129" st_id="89" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:630 %mul_ln28_20 = mul i18 %sext_ln27_85, i18 %sext_ln27_85

]]></Node>
<StgValue><ssdm name="mul_ln28_20"/></StgValue>
</operation>

<operation id="1130" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:653 %mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81

]]></Node>
<StgValue><ssdm name="mul_ln28_38"/></StgValue>
</operation>

<operation id="1131" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:700 %mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86

]]></Node>
<StgValue><ssdm name="mul_ln28_74"/></StgValue>
</operation>

<operation id="1132" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:881 %sext_ln28_102 = sext i19 %add_ln28_74

]]></Node>
<StgValue><ssdm name="sext_ln28_102"/></StgValue>
</operation>

<operation id="1133" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:885 %sext_ln28_104 = sext i19 %add_ln28_76

]]></Node>
<StgValue><ssdm name="sext_ln28_104"/></StgValue>
</operation>

<operation id="1134" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:886 %add_ln28_77 = add i20 %sext_ln28_104, i20 %sext_ln28_102

]]></Node>
<StgValue><ssdm name="add_ln28_77"/></StgValue>
</operation>

<operation id="1135" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:888 %add_ln28_78 = add i18 %mul_ln28_81, i18 %mul_ln28_25

]]></Node>
<StgValue><ssdm name="add_ln28_78"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1136" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:510 %zext_ln27_168 = zext i8 %T_84

]]></Node>
<StgValue><ssdm name="zext_ln27_168"/></StgValue>
</operation>

<operation id="1137" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:511 %zext_ln27_169 = zext i8 %I_84

]]></Node>
<StgValue><ssdm name="zext_ln27_169"/></StgValue>
</operation>

<operation id="1138" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:512 %diff_84 = sub i9 %zext_ln27_168, i9 %zext_ln27_169

]]></Node>
<StgValue><ssdm name="diff_84"/></StgValue>
</operation>

<operation id="1139" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:534 %zext_ln27_176 = zext i8 %T_88

]]></Node>
<StgValue><ssdm name="zext_ln27_176"/></StgValue>
</operation>

<operation id="1140" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:535 %zext_ln27_177 = zext i8 %I_88

]]></Node>
<StgValue><ssdm name="zext_ln27_177"/></StgValue>
</operation>

<operation id="1141" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:536 %diff_88 = sub i9 %zext_ln27_176, i9 %zext_ln27_177

]]></Node>
<StgValue><ssdm name="diff_88"/></StgValue>
</operation>

<operation id="1142" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:538 %I_89 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_89"/></StgValue>
</operation>

<operation id="1143" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:539 %T_89 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_89"/></StgValue>
</operation>

<operation id="1144" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:653 %mul_ln28_38 = mul i18 %sext_ln27_81, i18 %sext_ln27_81

]]></Node>
<StgValue><ssdm name="mul_ln28_38"/></StgValue>
</operation>

<operation id="1145" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:654 %sext_ln28_11 = sext i18 %mul_ln28_38

]]></Node>
<StgValue><ssdm name="sext_ln28_11"/></StgValue>
</operation>

<operation id="1146" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:700 %mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86

]]></Node>
<StgValue><ssdm name="mul_ln28_74"/></StgValue>
</operation>

<operation id="1147" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:889 %sext_ln28_106 = sext i18 %add_ln28_78

]]></Node>
<StgValue><ssdm name="sext_ln28_106"/></StgValue>
</operation>

<operation id="1148" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:890 %add_ln28_79 = add i19 %sext_ln28_106, i19 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_79"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1149" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:513 %sext_ln27_84 = sext i9 %diff_84

]]></Node>
<StgValue><ssdm name="sext_ln27_84"/></StgValue>
</operation>

<operation id="1150" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:537 %sext_ln27_88 = sext i9 %diff_88

]]></Node>
<StgValue><ssdm name="sext_ln27_88"/></StgValue>
</operation>

<operation id="1151" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:540 %zext_ln27_178 = zext i8 %T_89

]]></Node>
<StgValue><ssdm name="zext_ln27_178"/></StgValue>
</operation>

<operation id="1152" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:541 %zext_ln27_179 = zext i8 %I_89

]]></Node>
<StgValue><ssdm name="zext_ln27_179"/></StgValue>
</operation>

<operation id="1153" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:542 %diff_89 = sub i9 %zext_ln27_178, i9 %zext_ln27_179

]]></Node>
<StgValue><ssdm name="diff_89"/></StgValue>
</operation>

<operation id="1154" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:544 %I_90 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_90"/></StgValue>
</operation>

<operation id="1155" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:545 %T_90 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_90"/></StgValue>
</operation>

<operation id="1156" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:668 %mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84

]]></Node>
<StgValue><ssdm name="mul_ln28_49"/></StgValue>
</operation>

<operation id="1157" st_id="91" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:694 %mul_ln28_70 = mul i18 %sext_ln27_88, i18 %sext_ln27_88

]]></Node>
<StgValue><ssdm name="mul_ln28_70"/></StgValue>
</operation>

<operation id="1158" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:700 %mul_ln28_74 = mul i18 %sext_ln27_86, i18 %sext_ln27_86

]]></Node>
<StgValue><ssdm name="mul_ln28_74"/></StgValue>
</operation>

<operation id="1159" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:890 %add_ln28_79 = add i19 %sext_ln28_106, i19 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_79"/></StgValue>
</operation>

<operation id="1160" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:892 %add_ln28_80 = add i18 %mul_ln28_20, i18 %mul_ln28_74

]]></Node>
<StgValue><ssdm name="add_ln28_80"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1161" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:543 %sext_ln27_89 = sext i9 %diff_89

]]></Node>
<StgValue><ssdm name="sext_ln27_89"/></StgValue>
</operation>

<operation id="1162" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:550 %I_91 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_91"/></StgValue>
</operation>

<operation id="1163" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:551 %T_91 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_91"/></StgValue>
</operation>

<operation id="1164" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:646 %mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89

]]></Node>
<StgValue><ssdm name="mul_ln28_32"/></StgValue>
</operation>

<operation id="1165" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:668 %mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84

]]></Node>
<StgValue><ssdm name="mul_ln28_49"/></StgValue>
</operation>

<operation id="1166" st_id="92" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:694 %mul_ln28_70 = mul i18 %sext_ln27_88, i18 %sext_ln27_88

]]></Node>
<StgValue><ssdm name="mul_ln28_70"/></StgValue>
</operation>

<operation id="1167" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:892 %add_ln28_80 = add i18 %mul_ln28_20, i18 %mul_ln28_74

]]></Node>
<StgValue><ssdm name="add_ln28_80"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1168" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:528 %zext_ln27_174 = zext i8 %T_87

]]></Node>
<StgValue><ssdm name="zext_ln27_174"/></StgValue>
</operation>

<operation id="1169" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:529 %zext_ln27_175 = zext i8 %I_87

]]></Node>
<StgValue><ssdm name="zext_ln27_175"/></StgValue>
</operation>

<operation id="1170" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:530 %diff_87 = sub i9 %zext_ln27_174, i9 %zext_ln27_175

]]></Node>
<StgValue><ssdm name="diff_87"/></StgValue>
</operation>

<operation id="1171" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:552 %zext_ln27_182 = zext i8 %T_91

]]></Node>
<StgValue><ssdm name="zext_ln27_182"/></StgValue>
</operation>

<operation id="1172" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:553 %zext_ln27_183 = zext i8 %I_91

]]></Node>
<StgValue><ssdm name="zext_ln27_183"/></StgValue>
</operation>

<operation id="1173" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:554 %diff_91 = sub i9 %zext_ln27_182, i9 %zext_ln27_183

]]></Node>
<StgValue><ssdm name="diff_91"/></StgValue>
</operation>

<operation id="1174" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:556 %I_92 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_92"/></StgValue>
</operation>

<operation id="1175" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:557 %T_92 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_92"/></StgValue>
</operation>

<operation id="1176" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:646 %mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89

]]></Node>
<StgValue><ssdm name="mul_ln28_32"/></StgValue>
</operation>

<operation id="1177" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:668 %mul_ln28_49 = mul i18 %sext_ln27_84, i18 %sext_ln27_84

]]></Node>
<StgValue><ssdm name="mul_ln28_49"/></StgValue>
</operation>

<operation id="1178" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:669 %sext_ln28_15 = sext i18 %mul_ln28_49

]]></Node>
<StgValue><ssdm name="sext_ln28_15"/></StgValue>
</operation>

<operation id="1179" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:893 %sext_ln28_108 = sext i18 %add_ln28_80

]]></Node>
<StgValue><ssdm name="sext_ln28_108"/></StgValue>
</operation>

<operation id="1180" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:894 %add_ln28_81 = add i19 %sext_ln28_108, i19 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_81"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1181" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:531 %sext_ln27_87 = sext i9 %diff_87

]]></Node>
<StgValue><ssdm name="sext_ln27_87"/></StgValue>
</operation>

<operation id="1182" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:555 %sext_ln27_91 = sext i9 %diff_91

]]></Node>
<StgValue><ssdm name="sext_ln27_91"/></StgValue>
</operation>

<operation id="1183" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:558 %zext_ln27_184 = zext i8 %T_92

]]></Node>
<StgValue><ssdm name="zext_ln27_184"/></StgValue>
</operation>

<operation id="1184" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:559 %zext_ln27_185 = zext i8 %I_92

]]></Node>
<StgValue><ssdm name="zext_ln27_185"/></StgValue>
</operation>

<operation id="1185" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:560 %diff_92 = sub i9 %zext_ln27_184, i9 %zext_ln27_185

]]></Node>
<StgValue><ssdm name="diff_92"/></StgValue>
</operation>

<operation id="1186" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:562 %I_93 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_93"/></StgValue>
</operation>

<operation id="1187" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:563 %T_93 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_93"/></StgValue>
</operation>

<operation id="1188" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:634 %mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87

]]></Node>
<StgValue><ssdm name="mul_ln28_23"/></StgValue>
</operation>

<operation id="1189" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:646 %mul_ln28_32 = mul i18 %sext_ln27_89, i18 %sext_ln27_89

]]></Node>
<StgValue><ssdm name="mul_ln28_32"/></StgValue>
</operation>

<operation id="1190" st_id="94" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:681 %mul_ln28_57 = mul i18 %sext_ln27_91, i18 %sext_ln27_91

]]></Node>
<StgValue><ssdm name="mul_ln28_57"/></StgValue>
</operation>

<operation id="1191" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:894 %add_ln28_81 = add i19 %sext_ln28_108, i19 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_81"/></StgValue>
</operation>

<operation id="1192" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:900 %add_ln28_84 = add i18 %mul_ln28_70, i18 %mul_ln28_32

]]></Node>
<StgValue><ssdm name="add_ln28_84"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1193" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:561 %sext_ln27_92 = sext i9 %diff_92

]]></Node>
<StgValue><ssdm name="sext_ln27_92"/></StgValue>
</operation>

<operation id="1194" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:568 %I_94 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_94"/></StgValue>
</operation>

<operation id="1195" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:569 %T_94 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_94"/></StgValue>
</operation>

<operation id="1196" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:617 %mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="1197" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:634 %mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87

]]></Node>
<StgValue><ssdm name="mul_ln28_23"/></StgValue>
</operation>

<operation id="1198" st_id="95" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:681 %mul_ln28_57 = mul i18 %sext_ln27_91, i18 %sext_ln27_91

]]></Node>
<StgValue><ssdm name="mul_ln28_57"/></StgValue>
</operation>

<operation id="1199" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:891 %sext_ln28_107 = sext i19 %add_ln28_79

]]></Node>
<StgValue><ssdm name="sext_ln28_107"/></StgValue>
</operation>

<operation id="1200" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:895 %sext_ln28_109 = sext i19 %add_ln28_81

]]></Node>
<StgValue><ssdm name="sext_ln28_109"/></StgValue>
</operation>

<operation id="1201" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:896 %add_ln28_82 = add i20 %sext_ln28_109, i20 %sext_ln28_107

]]></Node>
<StgValue><ssdm name="add_ln28_82"/></StgValue>
</operation>

<operation id="1202" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:900 %add_ln28_84 = add i18 %mul_ln28_70, i18 %mul_ln28_32

]]></Node>
<StgValue><ssdm name="add_ln28_84"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1203" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:546 %zext_ln27_180 = zext i8 %T_90

]]></Node>
<StgValue><ssdm name="zext_ln27_180"/></StgValue>
</operation>

<operation id="1204" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:547 %zext_ln27_181 = zext i8 %I_90

]]></Node>
<StgValue><ssdm name="zext_ln27_181"/></StgValue>
</operation>

<operation id="1205" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:548 %diff_90 = sub i9 %zext_ln27_180, i9 %zext_ln27_181

]]></Node>
<StgValue><ssdm name="diff_90"/></StgValue>
</operation>

<operation id="1206" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:570 %zext_ln27_188 = zext i8 %T_94

]]></Node>
<StgValue><ssdm name="zext_ln27_188"/></StgValue>
</operation>

<operation id="1207" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:571 %zext_ln27_189 = zext i8 %I_94

]]></Node>
<StgValue><ssdm name="zext_ln27_189"/></StgValue>
</operation>

<operation id="1208" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:572 %diff_94 = sub i9 %zext_ln27_188, i9 %zext_ln27_189

]]></Node>
<StgValue><ssdm name="diff_94"/></StgValue>
</operation>

<operation id="1209" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:574 %I_95 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_95"/></StgValue>
</operation>

<operation id="1210" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:575 %T_95 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_95"/></StgValue>
</operation>

<operation id="1211" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:617 %mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="1212" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:634 %mul_ln28_23 = mul i18 %sext_ln27_87, i18 %sext_ln27_87

]]></Node>
<StgValue><ssdm name="mul_ln28_23"/></StgValue>
</operation>

<operation id="1213" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:635 %sext_ln28_7 = sext i18 %mul_ln28_23

]]></Node>
<StgValue><ssdm name="sext_ln28_7"/></StgValue>
</operation>

<operation id="1214" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:887 %sext_ln28_105 = sext i20 %add_ln28_77

]]></Node>
<StgValue><ssdm name="sext_ln28_105"/></StgValue>
</operation>

<operation id="1215" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:897 %sext_ln28_110 = sext i20 %add_ln28_82

]]></Node>
<StgValue><ssdm name="sext_ln28_110"/></StgValue>
</operation>

<operation id="1216" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:898 %add_ln28_83 = add i21 %sext_ln28_110, i21 %sext_ln28_105

]]></Node>
<StgValue><ssdm name="add_ln28_83"/></StgValue>
</operation>

<operation id="1217" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:901 %sext_ln28_112 = sext i18 %add_ln28_84

]]></Node>
<StgValue><ssdm name="sext_ln28_112"/></StgValue>
</operation>

<operation id="1218" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:902 %add_ln28_85 = add i19 %sext_ln28_112, i19 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_85"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1219" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:549 %sext_ln27_90 = sext i9 %diff_90

]]></Node>
<StgValue><ssdm name="sext_ln27_90"/></StgValue>
</operation>

<operation id="1220" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:573 %sext_ln27_94 = sext i9 %diff_94

]]></Node>
<StgValue><ssdm name="sext_ln27_94"/></StgValue>
</operation>

<operation id="1221" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:576 %zext_ln27_190 = zext i8 %T_95

]]></Node>
<StgValue><ssdm name="zext_ln27_190"/></StgValue>
</operation>

<operation id="1222" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:577 %zext_ln27_191 = zext i8 %I_95

]]></Node>
<StgValue><ssdm name="zext_ln27_191"/></StgValue>
</operation>

<operation id="1223" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:578 %diff_95 = sub i9 %zext_ln27_190, i9 %zext_ln27_191

]]></Node>
<StgValue><ssdm name="diff_95"/></StgValue>
</operation>

<operation id="1224" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:580 %I_96 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_96"/></StgValue>
</operation>

<operation id="1225" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:581 %T_96 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_96"/></StgValue>
</operation>

<operation id="1226" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:617 %mul_ln28_10 = mul i18 %sext_ln27_92, i18 %sext_ln27_92

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="1227" st_id="97" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:649 %mul_ln28_35 = mul i18 %sext_ln27_94, i18 %sext_ln27_94

]]></Node>
<StgValue><ssdm name="mul_ln28_35"/></StgValue>
</operation>

<operation id="1228" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:720 %mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90

]]></Node>
<StgValue><ssdm name="mul_ln28_90"/></StgValue>
</operation>

<operation id="1229" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:902 %add_ln28_85 = add i19 %sext_ln28_112, i19 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_85"/></StgValue>
</operation>

<operation id="1230" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:904 %add_ln28_86 = add i18 %mul_ln28_57, i18 %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_86"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1231" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:579 %sext_ln27_95 = sext i9 %diff_95

]]></Node>
<StgValue><ssdm name="sext_ln27_95"/></StgValue>
</operation>

<operation id="1232" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:582 %zext_ln27_192 = zext i8 %T_96

]]></Node>
<StgValue><ssdm name="zext_ln27_192"/></StgValue>
</operation>

<operation id="1233" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:583 %zext_ln27_193 = zext i8 %I_96

]]></Node>
<StgValue><ssdm name="zext_ln27_193"/></StgValue>
</operation>

<operation id="1234" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:584 %diff_96 = sub i9 %zext_ln27_192, i9 %zext_ln27_193

]]></Node>
<StgValue><ssdm name="diff_96"/></StgValue>
</operation>

<operation id="1235" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:586 %I_97 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_97"/></StgValue>
</operation>

<operation id="1236" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:587 %T_97 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_97"/></StgValue>
</operation>

<operation id="1237" st_id="98" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:649 %mul_ln28_35 = mul i18 %sext_ln27_94, i18 %sext_ln27_94

]]></Node>
<StgValue><ssdm name="mul_ln28_35"/></StgValue>
</operation>

<operation id="1238" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:720 %mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90

]]></Node>
<StgValue><ssdm name="mul_ln28_90"/></StgValue>
</operation>

<operation id="1239" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:731 %mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95

]]></Node>
<StgValue><ssdm name="mul_ln28_99"/></StgValue>
</operation>

<operation id="1240" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:904 %add_ln28_86 = add i18 %mul_ln28_57, i18 %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_86"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1241" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:585 %sext_ln27_96 = sext i9 %diff_96

]]></Node>
<StgValue><ssdm name="sext_ln27_96"/></StgValue>
</operation>

<operation id="1242" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:588 %zext_ln27_194 = zext i8 %T_97

]]></Node>
<StgValue><ssdm name="zext_ln27_194"/></StgValue>
</operation>

<operation id="1243" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:589 %zext_ln27_195 = zext i8 %I_97

]]></Node>
<StgValue><ssdm name="zext_ln27_195"/></StgValue>
</operation>

<operation id="1244" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:590 %diff_97 = sub i9 %zext_ln27_194, i9 %zext_ln27_195

]]></Node>
<StgValue><ssdm name="diff_97"/></StgValue>
</operation>

<operation id="1245" st_id="99" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:592 %I_98 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_98"/></StgValue>
</operation>

<operation id="1246" st_id="99" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:593 %T_98 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_98"/></StgValue>
</operation>

<operation id="1247" st_id="99" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:663 %mul_ln28_45 = mul i18 %sext_ln27_96, i18 %sext_ln27_96

]]></Node>
<StgValue><ssdm name="mul_ln28_45"/></StgValue>
</operation>

<operation id="1248" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:720 %mul_ln28_90 = mul i18 %sext_ln27_90, i18 %sext_ln27_90

]]></Node>
<StgValue><ssdm name="mul_ln28_90"/></StgValue>
</operation>

<operation id="1249" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:721 %sext_ln28_26 = sext i18 %mul_ln28_90

]]></Node>
<StgValue><ssdm name="sext_ln28_26"/></StgValue>
</operation>

<operation id="1250" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:731 %mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95

]]></Node>
<StgValue><ssdm name="mul_ln28_99"/></StgValue>
</operation>

<operation id="1251" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:905 %sext_ln28_114 = sext i18 %add_ln28_86

]]></Node>
<StgValue><ssdm name="sext_ln28_114"/></StgValue>
</operation>

<operation id="1252" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:906 %add_ln28_87 = add i19 %sext_ln28_114, i19 %sext_ln28_26

]]></Node>
<StgValue><ssdm name="add_ln28_87"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1253" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:564 %zext_ln27_186 = zext i8 %T_93

]]></Node>
<StgValue><ssdm name="zext_ln27_186"/></StgValue>
</operation>

<operation id="1254" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:565 %zext_ln27_187 = zext i8 %I_93

]]></Node>
<StgValue><ssdm name="zext_ln27_187"/></StgValue>
</operation>

<operation id="1255" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:566 %diff_93 = sub i9 %zext_ln27_186, i9 %zext_ln27_187

]]></Node>
<StgValue><ssdm name="diff_93"/></StgValue>
</operation>

<operation id="1256" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:591 %sext_ln27_97 = sext i9 %diff_97

]]></Node>
<StgValue><ssdm name="sext_ln27_97"/></StgValue>
</operation>

<operation id="1257" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:594 %zext_ln27_196 = zext i8 %T_98

]]></Node>
<StgValue><ssdm name="zext_ln27_196"/></StgValue>
</operation>

<operation id="1258" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:595 %zext_ln27_197 = zext i8 %I_98

]]></Node>
<StgValue><ssdm name="zext_ln27_197"/></StgValue>
</operation>

<operation id="1259" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:596 %diff_98 = sub i9 %zext_ln27_196, i9 %zext_ln27_197

]]></Node>
<StgValue><ssdm name="diff_98"/></StgValue>
</operation>

<operation id="1260" st_id="100" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:598 %I_99 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_in_data

]]></Node>
<StgValue><ssdm name="I_99"/></StgValue>
</operation>

<operation id="1261" st_id="100" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc29:599 %T_99 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_template_data

]]></Node>
<StgValue><ssdm name="T_99"/></StgValue>
</operation>

<operation id="1262" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:647 %mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97

]]></Node>
<StgValue><ssdm name="mul_ln28_33"/></StgValue>
</operation>

<operation id="1263" st_id="100" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:663 %mul_ln28_45 = mul i18 %sext_ln27_96, i18 %sext_ln27_96

]]></Node>
<StgValue><ssdm name="mul_ln28_45"/></StgValue>
</operation>

<operation id="1264" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:731 %mul_ln28_99 = mul i18 %sext_ln27_95, i18 %sext_ln27_95

]]></Node>
<StgValue><ssdm name="mul_ln28_99"/></StgValue>
</operation>

<operation id="1265" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:906 %add_ln28_87 = add i19 %sext_ln28_114, i19 %sext_ln28_26

]]></Node>
<StgValue><ssdm name="add_ln28_87"/></StgValue>
</operation>

<operation id="1266" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:910 %add_ln28_89 = add i18 %mul_ln28_35, i18 %mul_ln28_99

]]></Node>
<StgValue><ssdm name="add_ln28_89"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1267" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:567 %sext_ln27_93 = sext i9 %diff_93

]]></Node>
<StgValue><ssdm name="sext_ln27_93"/></StgValue>
</operation>

<operation id="1268" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:597 %sext_ln27_98 = sext i9 %diff_98

]]></Node>
<StgValue><ssdm name="sext_ln27_98"/></StgValue>
</operation>

<operation id="1269" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:600 %zext_ln27_198 = zext i8 %T_99

]]></Node>
<StgValue><ssdm name="zext_ln27_198"/></StgValue>
</operation>

<operation id="1270" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="8">
<![CDATA[
for.inc29:601 %zext_ln27_199 = zext i8 %I_99

]]></Node>
<StgValue><ssdm name="zext_ln27_199"/></StgValue>
</operation>

<operation id="1271" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc29:602 %diff_99 = sub i9 %zext_ln27_198, i9 %zext_ln27_199

]]></Node>
<StgValue><ssdm name="diff_99"/></StgValue>
</operation>

<operation id="1272" st_id="101" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:607 %mul_ln28_2 = mul i18 %sext_ln27_98, i18 %sext_ln27_98

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="1273" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:647 %mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97

]]></Node>
<StgValue><ssdm name="mul_ln28_33"/></StgValue>
</operation>

<operation id="1274" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:701 %mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93

]]></Node>
<StgValue><ssdm name="mul_ln28_75"/></StgValue>
</operation>

<operation id="1275" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:903 %sext_ln28_113 = sext i19 %add_ln28_85

]]></Node>
<StgValue><ssdm name="sext_ln28_113"/></StgValue>
</operation>

<operation id="1276" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:907 %sext_ln28_115 = sext i19 %add_ln28_87

]]></Node>
<StgValue><ssdm name="sext_ln28_115"/></StgValue>
</operation>

<operation id="1277" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:908 %add_ln28_88 = add i20 %sext_ln28_115, i20 %sext_ln28_113

]]></Node>
<StgValue><ssdm name="add_ln28_88"/></StgValue>
</operation>

<operation id="1278" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:910 %add_ln28_89 = add i18 %mul_ln28_35, i18 %mul_ln28_99

]]></Node>
<StgValue><ssdm name="add_ln28_89"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1279" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="9">
<![CDATA[
for.inc29:603 %sext_ln27_99 = sext i9 %diff_99

]]></Node>
<StgValue><ssdm name="sext_ln27_99"/></StgValue>
</operation>

<operation id="1280" st_id="102" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:607 %mul_ln28_2 = mul i18 %sext_ln27_98, i18 %sext_ln27_98

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="1281" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:647 %mul_ln28_33 = mul i18 %sext_ln27_97, i18 %sext_ln27_97

]]></Node>
<StgValue><ssdm name="mul_ln28_33"/></StgValue>
</operation>

<operation id="1282" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:667 %mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99

]]></Node>
<StgValue><ssdm name="mul_ln28_48"/></StgValue>
</operation>

<operation id="1283" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:701 %mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93

]]></Node>
<StgValue><ssdm name="mul_ln28_75"/></StgValue>
</operation>

<operation id="1284" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:914 %add_ln28_91 = add i18 %mul_ln28_45, i18 %mul_ln28_33

]]></Node>
<StgValue><ssdm name="add_ln28_91"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1285" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:667 %mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99

]]></Node>
<StgValue><ssdm name="mul_ln28_48"/></StgValue>
</operation>

<operation id="1286" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:701 %mul_ln28_75 = mul i18 %sext_ln27_93, i18 %sext_ln27_93

]]></Node>
<StgValue><ssdm name="mul_ln28_75"/></StgValue>
</operation>

<operation id="1287" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:702 %sext_ln28_22 = sext i18 %mul_ln28_75

]]></Node>
<StgValue><ssdm name="sext_ln28_22"/></StgValue>
</operation>

<operation id="1288" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:911 %sext_ln28_117 = sext i18 %add_ln28_89

]]></Node>
<StgValue><ssdm name="sext_ln28_117"/></StgValue>
</operation>

<operation id="1289" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:912 %add_ln28_90 = add i19 %sext_ln28_117, i19 %sext_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_90"/></StgValue>
</operation>

<operation id="1290" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:914 %add_ln28_91 = add i18 %mul_ln28_45, i18 %mul_ln28_33

]]></Node>
<StgValue><ssdm name="add_ln28_91"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1291" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:667 %mul_ln28_48 = mul i18 %sext_ln27_99, i18 %sext_ln27_99

]]></Node>
<StgValue><ssdm name="mul_ln28_48"/></StgValue>
</operation>

<operation id="1292" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:912 %add_ln28_90 = add i19 %sext_ln28_117, i19 %sext_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_90"/></StgValue>
</operation>

<operation id="1293" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:916 %add_ln28_92 = add i18 %mul_ln28_2, i18 %mul_ln28_48

]]></Node>
<StgValue><ssdm name="add_ln28_92"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1294" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc29:916 %add_ln28_92 = add i18 %mul_ln28_2, i18 %mul_ln28_48

]]></Node>
<StgValue><ssdm name="add_ln28_92"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1295" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:915 %sext_ln28_119 = sext i18 %add_ln28_91

]]></Node>
<StgValue><ssdm name="sext_ln28_119"/></StgValue>
</operation>

<operation id="1296" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="19" op_0_bw="18">
<![CDATA[
for.inc29:917 %sext_ln28_120 = sext i18 %add_ln28_92

]]></Node>
<StgValue><ssdm name="sext_ln28_120"/></StgValue>
</operation>

<operation id="1297" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc29:918 %add_ln28_93 = add i19 %sext_ln28_120, i19 %sext_ln28_119

]]></Node>
<StgValue><ssdm name="add_ln28_93"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1298" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:913 %sext_ln28_118 = sext i19 %add_ln28_90

]]></Node>
<StgValue><ssdm name="sext_ln28_118"/></StgValue>
</operation>

<operation id="1299" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="20" op_0_bw="19">
<![CDATA[
for.inc29:919 %sext_ln28_121 = sext i19 %add_ln28_93

]]></Node>
<StgValue><ssdm name="sext_ln28_121"/></StgValue>
</operation>

<operation id="1300" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc29:920 %add_ln28_94 = add i20 %sext_ln28_121, i20 %sext_ln28_118

]]></Node>
<StgValue><ssdm name="add_ln28_94"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1301" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:909 %sext_ln28_116 = sext i20 %add_ln28_88

]]></Node>
<StgValue><ssdm name="sext_ln28_116"/></StgValue>
</operation>

<operation id="1302" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="21" op_0_bw="20">
<![CDATA[
for.inc29:921 %sext_ln28_122 = sext i20 %add_ln28_94

]]></Node>
<StgValue><ssdm name="sext_ln28_122"/></StgValue>
</operation>

<operation id="1303" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc29:922 %add_ln28_95 = add i21 %sext_ln28_122, i21 %sext_ln28_116

]]></Node>
<StgValue><ssdm name="add_ln28_95"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1304" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:899 %sext_ln28_111 = sext i21 %add_ln28_83

]]></Node>
<StgValue><ssdm name="sext_ln28_111"/></StgValue>
</operation>

<operation id="1305" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="22" op_0_bw="21">
<![CDATA[
for.inc29:923 %sext_ln28_123 = sext i21 %add_ln28_95

]]></Node>
<StgValue><ssdm name="sext_ln28_123"/></StgValue>
</operation>

<operation id="1306" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc29:924 %add_ln28_96 = add i22 %sext_ln28_123, i22 %sext_ln28_111

]]></Node>
<StgValue><ssdm name="add_ln28_96"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1307" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="23" op_0_bw="22">
<![CDATA[
for.inc29:877 %sext_ln28_100 = sext i22 %add_ln28_72

]]></Node>
<StgValue><ssdm name="sext_ln28_100"/></StgValue>
</operation>

<operation id="1308" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="23" op_0_bw="22">
<![CDATA[
for.inc29:925 %sext_ln28_124 = sext i22 %add_ln28_96

]]></Node>
<StgValue><ssdm name="sext_ln28_124"/></StgValue>
</operation>

<operation id="1309" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc29:926 %add_ln28_97 = add i23 %sext_ln28_124, i23 %sext_ln28_100

]]></Node>
<StgValue><ssdm name="add_ln28_97"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1310" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="23">
<![CDATA[
for.inc29:829 %sext_ln28_76 = sext i23 %add_ln28_48

]]></Node>
<StgValue><ssdm name="sext_ln28_76"/></StgValue>
</operation>

<operation id="1311" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="24" op_0_bw="23">
<![CDATA[
for.inc29:927 %sext_ln28_125 = sext i23 %add_ln28_97

]]></Node>
<StgValue><ssdm name="sext_ln28_125"/></StgValue>
</operation>

<operation id="1312" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc29:928 %rsum = add i24 %sext_ln28_125, i24 %sext_ln28_76

]]></Node>
<StgValue><ssdm name="rsum"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1313" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="24">
<![CDATA[
for.inc29:929 %sext_ln33 = sext i24 %rsum

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="1314" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="55" op_0_bw="32">
<![CDATA[
for.inc29:930 %zext_ln33 = zext i32 %sext_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="1315" st_id="112" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc29:931 %mul_ln33 = mul i55 %zext_ln33, i55 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1316" st_id="113" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc29:931 %mul_ln33 = mul i55 %zext_ln33, i55 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1317" st_id="114" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc29:931 %mul_ln33 = mul i55 %zext_ln33, i55 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1318" st_id="115" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc29:931 %mul_ln33 = mul i55 %zext_ln33, i55 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1319" st_id="116" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc29:931 %mul_ln33 = mul i55 %zext_ln33, i55 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="1320" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29:932 %result = partselect i16 @_ssdm_op_PartSelect.i16.i55.i32.i32, i55 %mul_ln33, i32 39, i32 54

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1321" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1322" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8281, i64 8281, i64 8281

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29:3 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="1324" st_id="117" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc29:933 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %img_out_data, i16 %result

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="1325" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0">
<![CDATA[
for.end31:0 %ret_ln37 = ret

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
