#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 11:50:10 2025
# Process ID         : 8833
# Current directory  : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig
# Command line       : vivado -source build.tcl -nojournal
# Log file           : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.log
# Journal file       : 
# Running On         : hakam-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700KF
# CPU Frequency      : 1221.304 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 16617 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20912 MB
# Available Virtual  : 18081 MB
#-----------------------------------------------------------
start_gui
source build.tcl
# set top_module "RV32RocketCoreTop"
# set project_name "RV32Rocket"
# set project_dir "./RV32Rocket"
# set project_file "$project_dir/$project_name.xpr"
# if {![file exists $project_file]} {
#   puts "Project does not exist. Creating new project..."
#   create_project $project_name $project_dir
# } else {
#   puts "Project already exists. Opening existing project..."
#   open_project $project_file
# }
Project does not exist. Creating new project...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7876.285 ; gain = 424.137 ; free physical = 9046 ; free virtual = 16402
# set_property board_part avnet-tria:ultra96v2:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7k70tfbv676-1' does not match with the device on the 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part. A device change to match the device on 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [Project 1-152] Project part set to zynquplus (xczu3eg-sbva484-1-i)
# set lib_dir [file normalize "./chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig/gen-collateral"]
# set constraints_dir [file normalize "./constraints"]
# set fp [open "$lib_dir/../chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig.vsrcs.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "$line"
# }
# read_xdc "${constraints_dir}/constraints.xdc"
# update_compile_order -fileset sources_1
# create_bd_design BD
Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd> 
# open_bd_design "BD"
# update_compile_order -fileset sources_1
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
# endgroup
# set_property -dict [list \
#   CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
#   CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
#   CONFIG.PSU__USE__M_AXI_GP2 {0} \
#   CONFIG.PSU__USE__S_AXI_GP2 {1} \
#   CONFIG.PSU__USE__S_AXI_GP6 {1} \
# ] [get_bd_cells zynq_ultra_ps_e_0]
# set_property file_type Verilog [get_files RV32RocketCoreTop.v]
# set_property top RV32RocketCoreTop [get_filesets sources_1]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# create_bd_cell -type module -reference RV32RocketCoreTop core
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_io' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_tap' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_uncore' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MEM_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_MEM'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MMIO_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_MMIO'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'M_AXI_MEM_ACLK': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'M_AXI_MMIO_ACLK': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clock_tap': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_uncore' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock_uncore' has no FREQ_HZ parameter.
# connect_bd_intf_net [get_bd_intf_pins core/M_AXI_MMIO] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_LPD]
# connect_bd_intf_net [get_bd_intf_pins core/M_AXI_MEM] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
# connect_bd_net [get_bd_pins core/M_AXI_MMIO_ACLK] [get_bd_pins zynq_ultra_ps_e_0/saxi_lpd_aclk]
# connect_bd_net [get_bd_pins core/M_AXI_MEM_ACLK] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
# connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins core/reset_io]
# connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins core/clock_uncore]
# set bdFile [file normalize "BD.bd"]
WARNING: [Vivado 12-818] No files matched '/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/BD.bd'
# make_wrapper -top -fileset sources_1 -files [get_files $bdFile]
# puts "Wrapper generated and set as top module: BD_wrapper"
Wrapper generated and set as top module: BD_wrapper
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd] -top
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </core/M_AXI_MMIO>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </core/M_AXI_MMIO>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </core/M_AXI_MEM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </core/M_AXI_MEM>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /core/M_AXI_MMIO(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /core/M_AXI_MMIO(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /core/M_AXI_MEM(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /core/M_AXI_MEM(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/core/custom_boot
/core/jtag_TCK
/core/jtag_TMS
/core/jtag_TDI
/core/serial_tl_in_valid
/core/serial_tl_in_bits_phit
/core/serial_tl_out_ready
/core/serial_tl_clock_in

Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/core/M_AXI_MMIO_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/core/M_AXI_MMIO_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/core/M_AXI_MEM_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/core/M_AXI_MEM_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/synth/BD.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/core/M_AXI_MMIO_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/core/M_AXI_MMIO_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/core/M_AXI_MEM_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/core/M_AXI_MEM_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/sim/BD.v
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v
add_files -norecurse /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v
update_compile_order -fileset sources_1
set_property top BD_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd}
launch_runs synth_1 -jobs 10
INFO: [BD 41-1662] The design 'BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/core/custom_boot
/core/jtag_TCK
/core/jtag_TMS
/core/jtag_TDI
/core/serial_tl_in_valid
/core/serial_tl_in_bits_phit
/core/serial_tl_out_ready
/core/serial_tl_clock_in

Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/core/M_AXI_MMIO_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/core/M_AXI_MMIO_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/core/M_AXI_MEM_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/core/M_AXI_MEM_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/synth/BD.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/core/M_AXI_MMIO_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/core/M_AXI_MMIO_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MMIO_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_RID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/core/M_AXI_MEM_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/core/M_AXI_MEM_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/core/M_AXI_MEM_BID'(4) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/sim/BD.v
Verilog Output written to : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] BD_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x1ff00000 to 0x1fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block core .
Exporting to file /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Hardware Definition File /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/synth/BD.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_zynq_ultra_ps_e_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb  1 11:53:52 2025] Launched BD_core_0_synth_1, BD_zynq_ultra_ps_e_0_0_synth_1...
Run output will be captured here:
BD_core_0_synth_1: /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.runs/BD_core_0_synth_1/runme.log
BD_zynq_ultra_ps_e_0_0_synth_1: /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.runs/BD_zynq_ultra_ps_e_0_0_synth_1/runme.log
[Sat Feb  1 11:53:52 2025] Launched synth_1...
Run output will be captured here: /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 8474.465 ; gain = 202.012 ; free physical = 8660 ; free virtual = 16043
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/mref/RV32RocketCoreTop/component.xml. It will be created.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig/gen-collateral/RV32RocketCoreTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/hdl/BD_wrapper.v:]
