// Seed: 3016230917
module module_0;
  wire id_1;
  wire id_2;
  uwire id_3 = 1'h0;
  integer id_4;
  wand id_5 = id_3;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    output wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input wire id_19
);
  initial begin
    id_13 = id_16;
    id_9  = id_6;
  end
  module_0();
endmodule
