# RISC-V Project

To start with, we will implement this sheme which represent the datapath of the Reg-Reg ALU Instructions. Each box will have each directory with its VHDL code
![](https://raw.githubusercontent.com/rafacc1414/RISC-V/master/Images/RISCV_project.JPG)
