

================================================================
== Vitis HLS Report for 'rx_ringbuffer_header'
================================================================
* Date:           Thu Nov 10 17:24:42 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%log_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %log_ddr" [mac_logger.cpp:26]   --->   Operation 19 'read' 'log_ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %log_ddr_read, i32 2, i32 63" [mac_logger.cpp:28]   --->   Operation 20 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln28" [mac_logger.cpp:28]   --->   Operation 21 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ps_addr = getelementptr i32 %ps, i64 %sext_ln28" [mac_logger.cpp:28]   --->   Operation 22 'getelementptr' 'ps_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header" [mac_logger.cpp:28]   --->   Operation 30 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header" [mac_logger.cpp:28]   --->   Operation 31 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%tap_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tap_ddr" [mac_logger.cpp:26]   --->   Operation 32 'read' 'tap_ddr_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tap_ddr_read, i32 2, i32 63" [mac_logger.cpp:32]   --->   Operation 33 'partselect' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln32" [mac_logger.cpp:32]   --->   Operation 34 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%ps_addr_4 = getelementptr i32 %ps, i64 %sext_ln32" [mac_logger.cpp:32]   --->   Operation 35 'getelementptr' 'ps_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [7/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 36 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 37 [6/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 37 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 38 [5/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 38 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 39 [4/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 39 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 40 [3/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 40 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 41 [2/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 41 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 42 [1/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 42 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header" [mac_logger.cpp:32]   --->   Operation 43 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 102400, void @empty_37, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 64, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header" [mac_logger.cpp:32]   --->   Operation 45 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %log_ddr_read" [mac_logger.cpp:37]   --->   Operation 46 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %tap_ddr_read" [mac_logger.cpp:37]   --->   Operation 47 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i128 %mrv_1" [mac_logger.cpp:37]   --->   Operation 48 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('log_ddr', mac_logger.cpp:26) on port 'log_ddr' (mac_logger.cpp:26) [8]  (0 ns)
	'getelementptr' operation ('ps_addr', mac_logger.cpp:28) [11]  (0 ns)
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:28) on port 'ps' (mac_logger.cpp:28) [12]  (7.3 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 7.3ns
The critical path consists of the following:
	wire read operation ('tap_ddr', mac_logger.cpp:26) on port 'tap_ddr' (mac_logger.cpp:26) [7]  (0 ns)
	'getelementptr' operation ('ps_addr_4', mac_logger.cpp:32) [16]  (0 ns)
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_91', mac_logger.cpp:32) on port 'ps' (mac_logger.cpp:32) [17]  (7.3 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
