<module name="CKGEN_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_ABE_DSS_SYS_CLKSEL" acronym="CM_ABE_DSS_SYS_CLKSEL" offset="0x0" width="32" description="Select the SYS CLK for ABE and DSS subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Select SYS_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Select SYS_CLK divided by 2 Must be used for SYS_CLK &amp;gt; 26 MHz"/>
    </bitfield>
  </register>
  <register id="CM_L4_WKUP_CLKSEL" acronym="CM_L4_WKUP_CLKSEL" offset="0x8" width="32" description="Control the functional clock source of L4_WKUP, PRM and Smart Reflex functional clock.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0" description="Select the clock source for L4WKUP_ICLK and for ABE_DPLL_BYPASS_CLK clocks." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects SYS_CLK for L4WKUP_ICLK Selects SYS_CLK for ABE_DPLL_BYPASS_CLK"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects ABE_LP_CLK for L4WKUP_ICLK Selects 32K_FCLK for ABE_DPLL_BYPASS_CLK"/>
    </bitfield>
  </register>
  <register id="CM_ABE_PLL_REF_CLKSEL" acronym="CM_ABE_PLL_REF_CLKSEL" offset="0xC" width="32" description="Control the source of the reference clock for DPLL_ABE">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="1" description="Select the source for the DPLL_ABE reference clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects SYS_CLK"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects SYS_32K"/>
    </bitfield>
  </register>
  <register id="CM_SYS_CLKSEL" acronym="CM_SYS_CLKSEL" offset="0x10" width="32" description="Software sets the SYS_CLK configuration corresponding to the frequency of SYS_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="System clock input selection." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYS_CLKSEL_0" description="Uninitialized"/>
      <bitenum value="1" id="1" token="SYS_CLKSEL_1" description="Input clock is 12 MHz"/>
      <bitenum value="2" id="2" token="SYS_CLKSEL_2" description="Reserved"/>
      <bitenum value="3" id="3" token="SYS_CLKSEL_3" description="Input clock is 16.8 MHz"/>
      <bitenum value="4" id="4" token="SYS_CLKSEL_4" description="Input clock is 19.2 MHz"/>
      <bitenum value="5" id="5" token="SYS_CLKSEL_5" description="Input clock is 26 MHz"/>
      <bitenum value="6" id="6" token="SYS_CLKSEL_6" description="Reserved"/>
      <bitenum value="7" id="7" token="SYS_CLKSEL_7" description="Input clock is 38.4 MHz"/>
    </bitfield>
  </register>
</module>
