// Seed: 1610113300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1((id_1))
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'd0;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_3, id_3
  );
  assign id_3 = id_4;
  generate
    genvar id_5;
  endgenerate
endmodule
