
PWM_Calculation.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030f2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000120  00800060  000030f2  00003186  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003c  00800180  00800180  000032a6  2**0
                  ALLOC
  3 .stab         000024d8  00000000  00000000  000032a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011bc  00000000  00000000  00005780  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000693c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00006adc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00006cce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000090d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000a45f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b638  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000b7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000baee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c45c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 71 0c 	jmp	0x18e2	; 0x18e2 <__vector_1>
       8:	0c 94 a4 0c 	jmp	0x1948	; 0x1948 <__vector_2>
       c:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 68 15 	jmp	0x2ad0	; 0x2ad0 <__vector_6>
      1c:	0c 94 9b 15 	jmp	0x2b36	; 0x2b36 <__vector_7>
      20:	0c 94 0f 16 	jmp	0x2c1e	; 0x2c1e <__vector_8>
      24:	0c 94 83 16 	jmp	0x2d06	; 0x2d06 <__vector_9>
      28:	0c 94 70 12 	jmp	0x24e0	; 0x24e0 <__vector_10>
      2c:	0c 94 e4 12 	jmp	0x25c8	; 0x25c8 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ef       	ldi	r30, 0xF2	; 242
      68:	f0 e3       	ldi	r31, 0x30	; 48
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 3b       	cpi	r26, 0xBC	; 188
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 68 17 	call	0x2ed0	; 0x2ed0 <main>
      8a:	0c 94 77 18 	jmp	0x30ee	; 0x30ee <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 40 18 	jmp	0x3080	; 0x3080 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a7 e7       	ldi	r26, 0x77	; 119
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 5c 18 	jmp	0x30b8	; 0x30b8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 68 18 	jmp	0x30d0	; 0x30d0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 68 18 	jmp	0x30d0	; 0x30d0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 40 18 	jmp	0x3080	; 0x3080 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	87 e7       	ldi	r24, 0x77	; 119
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 5c 18 	jmp	0x30b8	; 0x30b8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 48 18 	jmp	0x3090	; 0x3090 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	67 e7       	ldi	r22, 0x77	; 119
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 64 18 	jmp	0x30c8	; 0x30c8 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 68 18 	jmp	0x30d0	; 0x30d0 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 68 18 	jmp	0x30d0	; 0x30d0 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 68 18 	jmp	0x30d0	; 0x30d0 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 50 18 	jmp	0x30a0	; 0x30a0 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 6c 18 	jmp	0x30d8	; 0x30d8 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 48 18 	jmp	0x3090	; 0x3090 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 64 18 	jmp	0x30c8	; 0x30c8 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e1 58       	subi	r30, 0x81	; 129
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <DIO_voidSetPinDirection>:
#include "Bit_Math.h"
#include "DIO_config.h"
#include "DIO_private.h"
#include "DIO_interface.h"

void DIO_voidSetPinDirection(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinDir){
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	27 97       	sbiw	r28, 0x07	; 7
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
     e42:	89 83       	std	Y+1, r24	; 0x01
     e44:	6a 83       	std	Y+2, r22	; 0x02
     e46:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinDir==PIN_OUTPUT){     //output
     e48:	8b 81       	ldd	r24, Y+3	; 0x03
     e4a:	81 30       	cpi	r24, 0x01	; 1
     e4c:	09 f0       	breq	.+2      	; 0xe50 <DIO_voidSetPinDirection+0x22>
     e4e:	6f c0       	rjmp	.+222    	; 0xf2e <DIO_voidSetPinDirection+0x100>
		switch(Copy_u8PortID){
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	28 2f       	mov	r18, r24
     e54:	30 e0       	ldi	r19, 0x00	; 0
     e56:	3f 83       	std	Y+7, r19	; 0x07
     e58:	2e 83       	std	Y+6, r18	; 0x06
     e5a:	8e 81       	ldd	r24, Y+6	; 0x06
     e5c:	9f 81       	ldd	r25, Y+7	; 0x07
     e5e:	81 30       	cpi	r24, 0x01	; 1
     e60:	91 05       	cpc	r25, r1
     e62:	49 f1       	breq	.+82     	; 0xeb6 <DIO_voidSetPinDirection+0x88>
     e64:	2e 81       	ldd	r18, Y+6	; 0x06
     e66:	3f 81       	ldd	r19, Y+7	; 0x07
     e68:	22 30       	cpi	r18, 0x02	; 2
     e6a:	31 05       	cpc	r19, r1
     e6c:	2c f4       	brge	.+10     	; 0xe78 <DIO_voidSetPinDirection+0x4a>
     e6e:	8e 81       	ldd	r24, Y+6	; 0x06
     e70:	9f 81       	ldd	r25, Y+7	; 0x07
     e72:	00 97       	sbiw	r24, 0x00	; 0
     e74:	61 f0       	breq	.+24     	; 0xe8e <DIO_voidSetPinDirection+0x60>
     e76:	d2 c0       	rjmp	.+420    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
     e78:	2e 81       	ldd	r18, Y+6	; 0x06
     e7a:	3f 81       	ldd	r19, Y+7	; 0x07
     e7c:	22 30       	cpi	r18, 0x02	; 2
     e7e:	31 05       	cpc	r19, r1
     e80:	71 f1       	breq	.+92     	; 0xede <DIO_voidSetPinDirection+0xb0>
     e82:	8e 81       	ldd	r24, Y+6	; 0x06
     e84:	9f 81       	ldd	r25, Y+7	; 0x07
     e86:	83 30       	cpi	r24, 0x03	; 3
     e88:	91 05       	cpc	r25, r1
     e8a:	e9 f1       	breq	.+122    	; 0xf06 <DIO_voidSetPinDirection+0xd8>
     e8c:	c7 c0       	rjmp	.+398    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTA/*Port A*/: SetBit(DDRA_REG,Copy_u8PinID);break;
     e8e:	aa e3       	ldi	r26, 0x3A	; 58
     e90:	b0 e0       	ldi	r27, 0x00	; 0
     e92:	ea e3       	ldi	r30, 0x3A	; 58
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	48 2f       	mov	r20, r24
     e9a:	8a 81       	ldd	r24, Y+2	; 0x02
     e9c:	28 2f       	mov	r18, r24
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	02 2e       	mov	r0, r18
     ea6:	02 c0       	rjmp	.+4      	; 0xeac <DIO_voidSetPinDirection+0x7e>
     ea8:	88 0f       	add	r24, r24
     eaa:	99 1f       	adc	r25, r25
     eac:	0a 94       	dec	r0
     eae:	e2 f7       	brpl	.-8      	; 0xea8 <DIO_voidSetPinDirection+0x7a>
     eb0:	84 2b       	or	r24, r20
     eb2:	8c 93       	st	X, r24
     eb4:	b3 c0       	rjmp	.+358    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTB/*Port B*/: SetBit(DDRB_REG,Copy_u8PinID);break;
     eb6:	a7 e3       	ldi	r26, 0x37	; 55
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	e7 e3       	ldi	r30, 0x37	; 55
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	48 2f       	mov	r20, r24
     ec2:	8a 81       	ldd	r24, Y+2	; 0x02
     ec4:	28 2f       	mov	r18, r24
     ec6:	30 e0       	ldi	r19, 0x00	; 0
     ec8:	81 e0       	ldi	r24, 0x01	; 1
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	02 2e       	mov	r0, r18
     ece:	02 c0       	rjmp	.+4      	; 0xed4 <DIO_voidSetPinDirection+0xa6>
     ed0:	88 0f       	add	r24, r24
     ed2:	99 1f       	adc	r25, r25
     ed4:	0a 94       	dec	r0
     ed6:	e2 f7       	brpl	.-8      	; 0xed0 <DIO_voidSetPinDirection+0xa2>
     ed8:	84 2b       	or	r24, r20
     eda:	8c 93       	st	X, r24
     edc:	9f c0       	rjmp	.+318    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTC/*Port C*/: SetBit(DDRC_REG,Copy_u8PinID);break;
     ede:	a4 e3       	ldi	r26, 0x34	; 52
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	e4 e3       	ldi	r30, 0x34	; 52
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	48 2f       	mov	r20, r24
     eea:	8a 81       	ldd	r24, Y+2	; 0x02
     eec:	28 2f       	mov	r18, r24
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	02 2e       	mov	r0, r18
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <DIO_voidSetPinDirection+0xce>
     ef8:	88 0f       	add	r24, r24
     efa:	99 1f       	adc	r25, r25
     efc:	0a 94       	dec	r0
     efe:	e2 f7       	brpl	.-8      	; 0xef8 <DIO_voidSetPinDirection+0xca>
     f00:	84 2b       	or	r24, r20
     f02:	8c 93       	st	X, r24
     f04:	8b c0       	rjmp	.+278    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTD/*Port D*/: SetBit(DDRD_REG,Copy_u8PinID);break;
     f06:	a1 e3       	ldi	r26, 0x31	; 49
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e1 e3       	ldi	r30, 0x31	; 49
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	48 2f       	mov	r20, r24
     f12:	8a 81       	ldd	r24, Y+2	; 0x02
     f14:	28 2f       	mov	r18, r24
     f16:	30 e0       	ldi	r19, 0x00	; 0
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	02 2e       	mov	r0, r18
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <DIO_voidSetPinDirection+0xf6>
     f20:	88 0f       	add	r24, r24
     f22:	99 1f       	adc	r25, r25
     f24:	0a 94       	dec	r0
     f26:	e2 f7       	brpl	.-8      	; 0xf20 <DIO_voidSetPinDirection+0xf2>
     f28:	84 2b       	or	r24, r20
     f2a:	8c 93       	st	X, r24
     f2c:	77 c0       	rjmp	.+238    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
		}
	}
	else if(Copy_u8PinDir==PIN_INPUT){ //input
     f2e:	8b 81       	ldd	r24, Y+3	; 0x03
     f30:	88 23       	and	r24, r24
     f32:	09 f0       	breq	.+2      	; 0xf36 <DIO_voidSetPinDirection+0x108>
     f34:	73 c0       	rjmp	.+230    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
		switch(Copy_u8PortID){
     f36:	89 81       	ldd	r24, Y+1	; 0x01
     f38:	28 2f       	mov	r18, r24
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	3d 83       	std	Y+5, r19	; 0x05
     f3e:	2c 83       	std	Y+4, r18	; 0x04
     f40:	8c 81       	ldd	r24, Y+4	; 0x04
     f42:	9d 81       	ldd	r25, Y+5	; 0x05
     f44:	81 30       	cpi	r24, 0x01	; 1
     f46:	91 05       	cpc	r25, r1
     f48:	59 f1       	breq	.+86     	; 0xfa0 <DIO_voidSetPinDirection+0x172>
     f4a:	2c 81       	ldd	r18, Y+4	; 0x04
     f4c:	3d 81       	ldd	r19, Y+5	; 0x05
     f4e:	22 30       	cpi	r18, 0x02	; 2
     f50:	31 05       	cpc	r19, r1
     f52:	2c f4       	brge	.+10     	; 0xf5e <DIO_voidSetPinDirection+0x130>
     f54:	8c 81       	ldd	r24, Y+4	; 0x04
     f56:	9d 81       	ldd	r25, Y+5	; 0x05
     f58:	00 97       	sbiw	r24, 0x00	; 0
     f5a:	69 f0       	breq	.+26     	; 0xf76 <DIO_voidSetPinDirection+0x148>
     f5c:	5f c0       	rjmp	.+190    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
     f5e:	2c 81       	ldd	r18, Y+4	; 0x04
     f60:	3d 81       	ldd	r19, Y+5	; 0x05
     f62:	22 30       	cpi	r18, 0x02	; 2
     f64:	31 05       	cpc	r19, r1
     f66:	89 f1       	breq	.+98     	; 0xfca <DIO_voidSetPinDirection+0x19c>
     f68:	8c 81       	ldd	r24, Y+4	; 0x04
     f6a:	9d 81       	ldd	r25, Y+5	; 0x05
     f6c:	83 30       	cpi	r24, 0x03	; 3
     f6e:	91 05       	cpc	r25, r1
     f70:	09 f4       	brne	.+2      	; 0xf74 <DIO_voidSetPinDirection+0x146>
     f72:	40 c0       	rjmp	.+128    	; 0xff4 <DIO_voidSetPinDirection+0x1c6>
     f74:	53 c0       	rjmp	.+166    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTA/*Port A*/: ClrBit(DDRA_REG,Copy_u8PinID);break;
     f76:	aa e3       	ldi	r26, 0x3A	; 58
     f78:	b0 e0       	ldi	r27, 0x00	; 0
     f7a:	ea e3       	ldi	r30, 0x3A	; 58
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	48 2f       	mov	r20, r24
     f82:	8a 81       	ldd	r24, Y+2	; 0x02
     f84:	28 2f       	mov	r18, r24
     f86:	30 e0       	ldi	r19, 0x00	; 0
     f88:	81 e0       	ldi	r24, 0x01	; 1
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	02 2e       	mov	r0, r18
     f8e:	02 c0       	rjmp	.+4      	; 0xf94 <DIO_voidSetPinDirection+0x166>
     f90:	88 0f       	add	r24, r24
     f92:	99 1f       	adc	r25, r25
     f94:	0a 94       	dec	r0
     f96:	e2 f7       	brpl	.-8      	; 0xf90 <DIO_voidSetPinDirection+0x162>
     f98:	80 95       	com	r24
     f9a:	84 23       	and	r24, r20
     f9c:	8c 93       	st	X, r24
     f9e:	3e c0       	rjmp	.+124    	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTB/*Port B*/: ClrBit(DDRB_REG,Copy_u8PinID);break;
     fa0:	a7 e3       	ldi	r26, 0x37	; 55
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e7 e3       	ldi	r30, 0x37	; 55
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	48 2f       	mov	r20, r24
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	02 2e       	mov	r0, r18
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <DIO_voidSetPinDirection+0x190>
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	0a 94       	dec	r0
     fc0:	e2 f7       	brpl	.-8      	; 0xfba <DIO_voidSetPinDirection+0x18c>
     fc2:	80 95       	com	r24
     fc4:	84 23       	and	r24, r20
     fc6:	8c 93       	st	X, r24
     fc8:	29 c0       	rjmp	.+82     	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTC/*Port C*/: ClrBit(DDRC_REG,Copy_u8PinID);break;
     fca:	a4 e3       	ldi	r26, 0x34	; 52
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	e4 e3       	ldi	r30, 0x34	; 52
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	48 2f       	mov	r20, r24
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
     fd8:	28 2f       	mov	r18, r24
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	02 2e       	mov	r0, r18
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <DIO_voidSetPinDirection+0x1ba>
     fe4:	88 0f       	add	r24, r24
     fe6:	99 1f       	adc	r25, r25
     fe8:	0a 94       	dec	r0
     fea:	e2 f7       	brpl	.-8      	; 0xfe4 <DIO_voidSetPinDirection+0x1b6>
     fec:	80 95       	com	r24
     fee:	84 23       	and	r24, r20
     ff0:	8c 93       	st	X, r24
     ff2:	14 c0       	rjmp	.+40     	; 0x101c <DIO_voidSetPinDirection+0x1ee>
			case PORTD/*Port D*/: ClrBit(DDRD_REG,Copy_u8PinID);break;
     ff4:	a1 e3       	ldi	r26, 0x31	; 49
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e1 e3       	ldi	r30, 0x31	; 49
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	48 2f       	mov	r20, r24
    1000:	8a 81       	ldd	r24, Y+2	; 0x02
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	02 2e       	mov	r0, r18
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <DIO_voidSetPinDirection+0x1e4>
    100e:	88 0f       	add	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	0a 94       	dec	r0
    1014:	e2 f7       	brpl	.-8      	; 0x100e <DIO_voidSetPinDirection+0x1e0>
    1016:	80 95       	com	r24
    1018:	84 23       	and	r24, r20
    101a:	8c 93       	st	X, r24
		}
	}
}
    101c:	27 96       	adiw	r28, 0x07	; 7
    101e:	0f b6       	in	r0, 0x3f	; 63
    1020:	f8 94       	cli
    1022:	de bf       	out	0x3e, r29	; 62
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	cd bf       	out	0x3d, r28	; 61
    1028:	cf 91       	pop	r28
    102a:	df 91       	pop	r29
    102c:	08 95       	ret

0000102e <DIO_voidSetPinValue>:

void DIO_voidSetPinValue(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinValue){
    102e:	df 93       	push	r29
    1030:	cf 93       	push	r28
    1032:	cd b7       	in	r28, 0x3d	; 61
    1034:	de b7       	in	r29, 0x3e	; 62
    1036:	27 97       	sbiw	r28, 0x07	; 7
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	f8 94       	cli
    103c:	de bf       	out	0x3e, r29	; 62
    103e:	0f be       	out	0x3f, r0	; 63
    1040:	cd bf       	out	0x3d, r28	; 61
    1042:	89 83       	std	Y+1, r24	; 0x01
    1044:	6a 83       	std	Y+2, r22	; 0x02
    1046:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinValue==PIN_HIGH){      //high
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	81 30       	cpi	r24, 0x01	; 1
    104c:	09 f0       	breq	.+2      	; 0x1050 <DIO_voidSetPinValue+0x22>
    104e:	6f c0       	rjmp	.+222    	; 0x112e <DIO_voidSetPinValue+0x100>
		switch(Copy_u8PortID){
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	28 2f       	mov	r18, r24
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	3f 83       	std	Y+7, r19	; 0x07
    1058:	2e 83       	std	Y+6, r18	; 0x06
    105a:	8e 81       	ldd	r24, Y+6	; 0x06
    105c:	9f 81       	ldd	r25, Y+7	; 0x07
    105e:	81 30       	cpi	r24, 0x01	; 1
    1060:	91 05       	cpc	r25, r1
    1062:	49 f1       	breq	.+82     	; 0x10b6 <DIO_voidSetPinValue+0x88>
    1064:	2e 81       	ldd	r18, Y+6	; 0x06
    1066:	3f 81       	ldd	r19, Y+7	; 0x07
    1068:	22 30       	cpi	r18, 0x02	; 2
    106a:	31 05       	cpc	r19, r1
    106c:	2c f4       	brge	.+10     	; 0x1078 <DIO_voidSetPinValue+0x4a>
    106e:	8e 81       	ldd	r24, Y+6	; 0x06
    1070:	9f 81       	ldd	r25, Y+7	; 0x07
    1072:	00 97       	sbiw	r24, 0x00	; 0
    1074:	61 f0       	breq	.+24     	; 0x108e <DIO_voidSetPinValue+0x60>
    1076:	d2 c0       	rjmp	.+420    	; 0x121c <DIO_voidSetPinValue+0x1ee>
    1078:	2e 81       	ldd	r18, Y+6	; 0x06
    107a:	3f 81       	ldd	r19, Y+7	; 0x07
    107c:	22 30       	cpi	r18, 0x02	; 2
    107e:	31 05       	cpc	r19, r1
    1080:	71 f1       	breq	.+92     	; 0x10de <DIO_voidSetPinValue+0xb0>
    1082:	8e 81       	ldd	r24, Y+6	; 0x06
    1084:	9f 81       	ldd	r25, Y+7	; 0x07
    1086:	83 30       	cpi	r24, 0x03	; 3
    1088:	91 05       	cpc	r25, r1
    108a:	e9 f1       	breq	.+122    	; 0x1106 <DIO_voidSetPinValue+0xd8>
    108c:	c7 c0       	rjmp	.+398    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTA/*Port A*/: SetBit(PORTA_REG,Copy_u8PinID);break;
    108e:	ab e3       	ldi	r26, 0x3B	; 59
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	eb e3       	ldi	r30, 0x3B	; 59
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	48 2f       	mov	r20, r24
    109a:	8a 81       	ldd	r24, Y+2	; 0x02
    109c:	28 2f       	mov	r18, r24
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	02 2e       	mov	r0, r18
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <DIO_voidSetPinValue+0x7e>
    10a8:	88 0f       	add	r24, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	0a 94       	dec	r0
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <DIO_voidSetPinValue+0x7a>
    10b0:	84 2b       	or	r24, r20
    10b2:	8c 93       	st	X, r24
    10b4:	b3 c0       	rjmp	.+358    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTB/*Port B*/: SetBit(PORTB_REG,Copy_u8PinID);break;
    10b6:	a8 e3       	ldi	r26, 0x38	; 56
    10b8:	b0 e0       	ldi	r27, 0x00	; 0
    10ba:	e8 e3       	ldi	r30, 0x38	; 56
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	80 81       	ld	r24, Z
    10c0:	48 2f       	mov	r20, r24
    10c2:	8a 81       	ldd	r24, Y+2	; 0x02
    10c4:	28 2f       	mov	r18, r24
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	02 2e       	mov	r0, r18
    10ce:	02 c0       	rjmp	.+4      	; 0x10d4 <DIO_voidSetPinValue+0xa6>
    10d0:	88 0f       	add	r24, r24
    10d2:	99 1f       	adc	r25, r25
    10d4:	0a 94       	dec	r0
    10d6:	e2 f7       	brpl	.-8      	; 0x10d0 <DIO_voidSetPinValue+0xa2>
    10d8:	84 2b       	or	r24, r20
    10da:	8c 93       	st	X, r24
    10dc:	9f c0       	rjmp	.+318    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTC/*Port C*/: SetBit(PORTC_REG,Copy_u8PinID);break;
    10de:	a5 e3       	ldi	r26, 0x35	; 53
    10e0:	b0 e0       	ldi	r27, 0x00	; 0
    10e2:	e5 e3       	ldi	r30, 0x35	; 53
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	48 2f       	mov	r20, r24
    10ea:	8a 81       	ldd	r24, Y+2	; 0x02
    10ec:	28 2f       	mov	r18, r24
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	02 2e       	mov	r0, r18
    10f6:	02 c0       	rjmp	.+4      	; 0x10fc <DIO_voidSetPinValue+0xce>
    10f8:	88 0f       	add	r24, r24
    10fa:	99 1f       	adc	r25, r25
    10fc:	0a 94       	dec	r0
    10fe:	e2 f7       	brpl	.-8      	; 0x10f8 <DIO_voidSetPinValue+0xca>
    1100:	84 2b       	or	r24, r20
    1102:	8c 93       	st	X, r24
    1104:	8b c0       	rjmp	.+278    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTD/*Port D*/: SetBit(PORTD_REG,Copy_u8PinID);break;
    1106:	a2 e3       	ldi	r26, 0x32	; 50
    1108:	b0 e0       	ldi	r27, 0x00	; 0
    110a:	e2 e3       	ldi	r30, 0x32	; 50
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	80 81       	ld	r24, Z
    1110:	48 2f       	mov	r20, r24
    1112:	8a 81       	ldd	r24, Y+2	; 0x02
    1114:	28 2f       	mov	r18, r24
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	02 2e       	mov	r0, r18
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <DIO_voidSetPinValue+0xf6>
    1120:	88 0f       	add	r24, r24
    1122:	99 1f       	adc	r25, r25
    1124:	0a 94       	dec	r0
    1126:	e2 f7       	brpl	.-8      	; 0x1120 <DIO_voidSetPinValue+0xf2>
    1128:	84 2b       	or	r24, r20
    112a:	8c 93       	st	X, r24
    112c:	77 c0       	rjmp	.+238    	; 0x121c <DIO_voidSetPinValue+0x1ee>
		}
	}
	else if(Copy_u8PinValue==PIN_LOW){  //low
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	88 23       	and	r24, r24
    1132:	09 f0       	breq	.+2      	; 0x1136 <DIO_voidSetPinValue+0x108>
    1134:	73 c0       	rjmp	.+230    	; 0x121c <DIO_voidSetPinValue+0x1ee>
		switch(Copy_u8PortID){
    1136:	89 81       	ldd	r24, Y+1	; 0x01
    1138:	28 2f       	mov	r18, r24
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	3d 83       	std	Y+5, r19	; 0x05
    113e:	2c 83       	std	Y+4, r18	; 0x04
    1140:	8c 81       	ldd	r24, Y+4	; 0x04
    1142:	9d 81       	ldd	r25, Y+5	; 0x05
    1144:	81 30       	cpi	r24, 0x01	; 1
    1146:	91 05       	cpc	r25, r1
    1148:	59 f1       	breq	.+86     	; 0x11a0 <DIO_voidSetPinValue+0x172>
    114a:	2c 81       	ldd	r18, Y+4	; 0x04
    114c:	3d 81       	ldd	r19, Y+5	; 0x05
    114e:	22 30       	cpi	r18, 0x02	; 2
    1150:	31 05       	cpc	r19, r1
    1152:	2c f4       	brge	.+10     	; 0x115e <DIO_voidSetPinValue+0x130>
    1154:	8c 81       	ldd	r24, Y+4	; 0x04
    1156:	9d 81       	ldd	r25, Y+5	; 0x05
    1158:	00 97       	sbiw	r24, 0x00	; 0
    115a:	69 f0       	breq	.+26     	; 0x1176 <DIO_voidSetPinValue+0x148>
    115c:	5f c0       	rjmp	.+190    	; 0x121c <DIO_voidSetPinValue+0x1ee>
    115e:	2c 81       	ldd	r18, Y+4	; 0x04
    1160:	3d 81       	ldd	r19, Y+5	; 0x05
    1162:	22 30       	cpi	r18, 0x02	; 2
    1164:	31 05       	cpc	r19, r1
    1166:	89 f1       	breq	.+98     	; 0x11ca <DIO_voidSetPinValue+0x19c>
    1168:	8c 81       	ldd	r24, Y+4	; 0x04
    116a:	9d 81       	ldd	r25, Y+5	; 0x05
    116c:	83 30       	cpi	r24, 0x03	; 3
    116e:	91 05       	cpc	r25, r1
    1170:	09 f4       	brne	.+2      	; 0x1174 <DIO_voidSetPinValue+0x146>
    1172:	40 c0       	rjmp	.+128    	; 0x11f4 <DIO_voidSetPinValue+0x1c6>
    1174:	53 c0       	rjmp	.+166    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTA/*Port A*/: ClrBit(PORTA_REG,Copy_u8PinID);break;
    1176:	ab e3       	ldi	r26, 0x3B	; 59
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	eb e3       	ldi	r30, 0x3B	; 59
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	80 81       	ld	r24, Z
    1180:	48 2f       	mov	r20, r24
    1182:	8a 81       	ldd	r24, Y+2	; 0x02
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	02 2e       	mov	r0, r18
    118e:	02 c0       	rjmp	.+4      	; 0x1194 <DIO_voidSetPinValue+0x166>
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	0a 94       	dec	r0
    1196:	e2 f7       	brpl	.-8      	; 0x1190 <DIO_voidSetPinValue+0x162>
    1198:	80 95       	com	r24
    119a:	84 23       	and	r24, r20
    119c:	8c 93       	st	X, r24
    119e:	3e c0       	rjmp	.+124    	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTB/*Port B*/: ClrBit(PORTB_REG,Copy_u8PinID);break;
    11a0:	a8 e3       	ldi	r26, 0x38	; 56
    11a2:	b0 e0       	ldi	r27, 0x00	; 0
    11a4:	e8 e3       	ldi	r30, 0x38	; 56
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	48 2f       	mov	r20, r24
    11ac:	8a 81       	ldd	r24, Y+2	; 0x02
    11ae:	28 2f       	mov	r18, r24
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	02 2e       	mov	r0, r18
    11b8:	02 c0       	rjmp	.+4      	; 0x11be <DIO_voidSetPinValue+0x190>
    11ba:	88 0f       	add	r24, r24
    11bc:	99 1f       	adc	r25, r25
    11be:	0a 94       	dec	r0
    11c0:	e2 f7       	brpl	.-8      	; 0x11ba <DIO_voidSetPinValue+0x18c>
    11c2:	80 95       	com	r24
    11c4:	84 23       	and	r24, r20
    11c6:	8c 93       	st	X, r24
    11c8:	29 c0       	rjmp	.+82     	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTC/*Port C*/: ClrBit(PORTC_REG,Copy_u8PinID);break;
    11ca:	a5 e3       	ldi	r26, 0x35	; 53
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e5 e3       	ldi	r30, 0x35	; 53
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	48 2f       	mov	r20, r24
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	28 2f       	mov	r18, r24
    11da:	30 e0       	ldi	r19, 0x00	; 0
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	02 2e       	mov	r0, r18
    11e2:	02 c0       	rjmp	.+4      	; 0x11e8 <DIO_voidSetPinValue+0x1ba>
    11e4:	88 0f       	add	r24, r24
    11e6:	99 1f       	adc	r25, r25
    11e8:	0a 94       	dec	r0
    11ea:	e2 f7       	brpl	.-8      	; 0x11e4 <DIO_voidSetPinValue+0x1b6>
    11ec:	80 95       	com	r24
    11ee:	84 23       	and	r24, r20
    11f0:	8c 93       	st	X, r24
    11f2:	14 c0       	rjmp	.+40     	; 0x121c <DIO_voidSetPinValue+0x1ee>
			case PORTD/*Port D*/: ClrBit(PORTD_REG,Copy_u8PinID);break;
    11f4:	a2 e3       	ldi	r26, 0x32	; 50
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	e2 e3       	ldi	r30, 0x32	; 50
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	48 2f       	mov	r20, r24
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	02 2e       	mov	r0, r18
    120c:	02 c0       	rjmp	.+4      	; 0x1212 <DIO_voidSetPinValue+0x1e4>
    120e:	88 0f       	add	r24, r24
    1210:	99 1f       	adc	r25, r25
    1212:	0a 94       	dec	r0
    1214:	e2 f7       	brpl	.-8      	; 0x120e <DIO_voidSetPinValue+0x1e0>
    1216:	80 95       	com	r24
    1218:	84 23       	and	r24, r20
    121a:	8c 93       	st	X, r24
		}
	}	
}
    121c:	27 96       	adiw	r28, 0x07	; 7
    121e:	0f b6       	in	r0, 0x3f	; 63
    1220:	f8 94       	cli
    1222:	de bf       	out	0x3e, r29	; 62
    1224:	0f be       	out	0x3f, r0	; 63
    1226:	cd bf       	out	0x3d, r28	; 61
    1228:	cf 91       	pop	r28
    122a:	df 91       	pop	r29
    122c:	08 95       	ret

0000122e <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection(u8 Copy_u8PortID,u8 Copy_u8PortDir){
    122e:	df 93       	push	r29
    1230:	cf 93       	push	r28
    1232:	00 d0       	rcall	.+0      	; 0x1234 <DIO_voidSetPortDirection+0x6>
    1234:	00 d0       	rcall	.+0      	; 0x1236 <DIO_voidSetPortDirection+0x8>
    1236:	cd b7       	in	r28, 0x3d	; 61
    1238:	de b7       	in	r29, 0x3e	; 62
    123a:	89 83       	std	Y+1, r24	; 0x01
    123c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortID){
    123e:	89 81       	ldd	r24, Y+1	; 0x01
    1240:	28 2f       	mov	r18, r24
    1242:	30 e0       	ldi	r19, 0x00	; 0
    1244:	3c 83       	std	Y+4, r19	; 0x04
    1246:	2b 83       	std	Y+3, r18	; 0x03
    1248:	8b 81       	ldd	r24, Y+3	; 0x03
    124a:	9c 81       	ldd	r25, Y+4	; 0x04
    124c:	81 30       	cpi	r24, 0x01	; 1
    124e:	91 05       	cpc	r25, r1
    1250:	d1 f0       	breq	.+52     	; 0x1286 <DIO_voidSetPortDirection+0x58>
    1252:	2b 81       	ldd	r18, Y+3	; 0x03
    1254:	3c 81       	ldd	r19, Y+4	; 0x04
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	2c f4       	brge	.+10     	; 0x1266 <DIO_voidSetPortDirection+0x38>
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
    125e:	9c 81       	ldd	r25, Y+4	; 0x04
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	61 f0       	breq	.+24     	; 0x127c <DIO_voidSetPortDirection+0x4e>
    1264:	1e c0       	rjmp	.+60     	; 0x12a2 <DIO_voidSetPortDirection+0x74>
    1266:	2b 81       	ldd	r18, Y+3	; 0x03
    1268:	3c 81       	ldd	r19, Y+4	; 0x04
    126a:	22 30       	cpi	r18, 0x02	; 2
    126c:	31 05       	cpc	r19, r1
    126e:	81 f0       	breq	.+32     	; 0x1290 <DIO_voidSetPortDirection+0x62>
    1270:	8b 81       	ldd	r24, Y+3	; 0x03
    1272:	9c 81       	ldd	r25, Y+4	; 0x04
    1274:	83 30       	cpi	r24, 0x03	; 3
    1276:	91 05       	cpc	r25, r1
    1278:	81 f0       	breq	.+32     	; 0x129a <DIO_voidSetPortDirection+0x6c>
    127a:	13 c0       	rjmp	.+38     	; 0x12a2 <DIO_voidSetPortDirection+0x74>
		case PORTA/*Port A*/: DDRA_REG=Copy_u8PortDir;break;
    127c:	ea e3       	ldi	r30, 0x3A	; 58
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	8a 81       	ldd	r24, Y+2	; 0x02
    1282:	80 83       	st	Z, r24
    1284:	0e c0       	rjmp	.+28     	; 0x12a2 <DIO_voidSetPortDirection+0x74>
		case PORTB/*Port B*/: DDRB_REG=Copy_u8PortDir;break;
    1286:	e7 e3       	ldi	r30, 0x37	; 55
    1288:	f0 e0       	ldi	r31, 0x00	; 0
    128a:	8a 81       	ldd	r24, Y+2	; 0x02
    128c:	80 83       	st	Z, r24
    128e:	09 c0       	rjmp	.+18     	; 0x12a2 <DIO_voidSetPortDirection+0x74>
		case PORTC/*Port C*/: DDRC_REG=Copy_u8PortDir;break;
    1290:	e4 e3       	ldi	r30, 0x34	; 52
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	80 83       	st	Z, r24
    1298:	04 c0       	rjmp	.+8      	; 0x12a2 <DIO_voidSetPortDirection+0x74>
		case PORTD/*Port D*/: DDRD_REG=Copy_u8PortDir;break;
    129a:	e1 e3       	ldi	r30, 0x31	; 49
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	8a 81       	ldd	r24, Y+2	; 0x02
    12a0:	80 83       	st	Z, r24
	}
}
    12a2:	0f 90       	pop	r0
    12a4:	0f 90       	pop	r0
    12a6:	0f 90       	pop	r0
    12a8:	0f 90       	pop	r0
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <DIO_voidSetAllPortInput>:

void DIO_voidSetAllPortInput(u8 Copy_u8PortID){
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	00 d0       	rcall	.+0      	; 0x12b6 <DIO_voidSetAllPortInput+0x6>
    12b6:	0f 92       	push	r0
    12b8:	cd b7       	in	r28, 0x3d	; 61
    12ba:	de b7       	in	r29, 0x3e	; 62
    12bc:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortID){
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	28 2f       	mov	r18, r24
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	3b 83       	std	Y+3, r19	; 0x03
    12c6:	2a 83       	std	Y+2, r18	; 0x02
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	9b 81       	ldd	r25, Y+3	; 0x03
    12cc:	81 30       	cpi	r24, 0x01	; 1
    12ce:	91 05       	cpc	r25, r1
    12d0:	c9 f0       	breq	.+50     	; 0x1304 <DIO_voidSetAllPortInput+0x54>
    12d2:	2a 81       	ldd	r18, Y+2	; 0x02
    12d4:	3b 81       	ldd	r19, Y+3	; 0x03
    12d6:	22 30       	cpi	r18, 0x02	; 2
    12d8:	31 05       	cpc	r19, r1
    12da:	2c f4       	brge	.+10     	; 0x12e6 <DIO_voidSetAllPortInput+0x36>
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	9b 81       	ldd	r25, Y+3	; 0x03
    12e0:	00 97       	sbiw	r24, 0x00	; 0
    12e2:	61 f0       	breq	.+24     	; 0x12fc <DIO_voidSetAllPortInput+0x4c>
    12e4:	1a c0       	rjmp	.+52     	; 0x131a <DIO_voidSetAllPortInput+0x6a>
    12e6:	2a 81       	ldd	r18, Y+2	; 0x02
    12e8:	3b 81       	ldd	r19, Y+3	; 0x03
    12ea:	22 30       	cpi	r18, 0x02	; 2
    12ec:	31 05       	cpc	r19, r1
    12ee:	71 f0       	breq	.+28     	; 0x130c <DIO_voidSetAllPortInput+0x5c>
    12f0:	8a 81       	ldd	r24, Y+2	; 0x02
    12f2:	9b 81       	ldd	r25, Y+3	; 0x03
    12f4:	83 30       	cpi	r24, 0x03	; 3
    12f6:	91 05       	cpc	r25, r1
    12f8:	69 f0       	breq	.+26     	; 0x1314 <DIO_voidSetAllPortInput+0x64>
    12fa:	0f c0       	rjmp	.+30     	; 0x131a <DIO_voidSetAllPortInput+0x6a>
		case PORTA/*Port A*/: DDRA_REG=PORT_INPUT;break;
    12fc:	ea e3       	ldi	r30, 0x3A	; 58
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	10 82       	st	Z, r1
    1302:	0b c0       	rjmp	.+22     	; 0x131a <DIO_voidSetAllPortInput+0x6a>
		case PORTB/*Port B*/: DDRB_REG=PORT_INPUT;break;
    1304:	e7 e3       	ldi	r30, 0x37	; 55
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	10 82       	st	Z, r1
    130a:	07 c0       	rjmp	.+14     	; 0x131a <DIO_voidSetAllPortInput+0x6a>
		case PORTC/*Port C*/: DDRC_REG=PORT_INPUT;break;
    130c:	e4 e3       	ldi	r30, 0x34	; 52
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	10 82       	st	Z, r1
    1312:	03 c0       	rjmp	.+6      	; 0x131a <DIO_voidSetAllPortInput+0x6a>
		case PORTD/*Port D*/: DDRD_REG=PORT_INPUT;break;
    1314:	e1 e3       	ldi	r30, 0x31	; 49
    1316:	f0 e0       	ldi	r31, 0x00	; 0
    1318:	10 82       	st	Z, r1
	}
}
    131a:	0f 90       	pop	r0
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	cf 91       	pop	r28
    1322:	df 91       	pop	r29
    1324:	08 95       	ret

00001326 <DIO_voidSetAllPortOutput>:

void DIO_voidSetAllPortOutput(u8 Copy_u8PortID){
    1326:	df 93       	push	r29
    1328:	cf 93       	push	r28
    132a:	00 d0       	rcall	.+0      	; 0x132c <DIO_voidSetAllPortOutput+0x6>
    132c:	0f 92       	push	r0
    132e:	cd b7       	in	r28, 0x3d	; 61
    1330:	de b7       	in	r29, 0x3e	; 62
    1332:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortID){
    1334:	89 81       	ldd	r24, Y+1	; 0x01
    1336:	28 2f       	mov	r18, r24
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	3b 83       	std	Y+3, r19	; 0x03
    133c:	2a 83       	std	Y+2, r18	; 0x02
    133e:	8a 81       	ldd	r24, Y+2	; 0x02
    1340:	9b 81       	ldd	r25, Y+3	; 0x03
    1342:	81 30       	cpi	r24, 0x01	; 1
    1344:	91 05       	cpc	r25, r1
    1346:	d1 f0       	breq	.+52     	; 0x137c <DIO_voidSetAllPortOutput+0x56>
    1348:	2a 81       	ldd	r18, Y+2	; 0x02
    134a:	3b 81       	ldd	r19, Y+3	; 0x03
    134c:	22 30       	cpi	r18, 0x02	; 2
    134e:	31 05       	cpc	r19, r1
    1350:	2c f4       	brge	.+10     	; 0x135c <DIO_voidSetAllPortOutput+0x36>
    1352:	8a 81       	ldd	r24, Y+2	; 0x02
    1354:	9b 81       	ldd	r25, Y+3	; 0x03
    1356:	00 97       	sbiw	r24, 0x00	; 0
    1358:	61 f0       	breq	.+24     	; 0x1372 <DIO_voidSetAllPortOutput+0x4c>
    135a:	1e c0       	rjmp	.+60     	; 0x1398 <DIO_voidSetAllPortOutput+0x72>
    135c:	2a 81       	ldd	r18, Y+2	; 0x02
    135e:	3b 81       	ldd	r19, Y+3	; 0x03
    1360:	22 30       	cpi	r18, 0x02	; 2
    1362:	31 05       	cpc	r19, r1
    1364:	81 f0       	breq	.+32     	; 0x1386 <DIO_voidSetAllPortOutput+0x60>
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	9b 81       	ldd	r25, Y+3	; 0x03
    136a:	83 30       	cpi	r24, 0x03	; 3
    136c:	91 05       	cpc	r25, r1
    136e:	81 f0       	breq	.+32     	; 0x1390 <DIO_voidSetAllPortOutput+0x6a>
    1370:	13 c0       	rjmp	.+38     	; 0x1398 <DIO_voidSetAllPortOutput+0x72>
		case PORTA/*Port A*/: DDRA_REG=PORT_OUTPUT;break;
    1372:	ea e3       	ldi	r30, 0x3A	; 58
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	8f ef       	ldi	r24, 0xFF	; 255
    1378:	80 83       	st	Z, r24
    137a:	0e c0       	rjmp	.+28     	; 0x1398 <DIO_voidSetAllPortOutput+0x72>
		case PORTB/*Port B*/: DDRB_REG=PORT_OUTPUT;break;
    137c:	e7 e3       	ldi	r30, 0x37	; 55
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	8f ef       	ldi	r24, 0xFF	; 255
    1382:	80 83       	st	Z, r24
    1384:	09 c0       	rjmp	.+18     	; 0x1398 <DIO_voidSetAllPortOutput+0x72>
		case PORTC/*Port C*/: DDRC_REG=PORT_OUTPUT;break;
    1386:	e4 e3       	ldi	r30, 0x34	; 52
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	8f ef       	ldi	r24, 0xFF	; 255
    138c:	80 83       	st	Z, r24
    138e:	04 c0       	rjmp	.+8      	; 0x1398 <DIO_voidSetAllPortOutput+0x72>
		case PORTD/*Port D*/: DDRD_REG=PORT_OUTPUT;break;
    1390:	e1 e3       	ldi	r30, 0x31	; 49
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	8f ef       	ldi	r24, 0xFF	; 255
    1396:	80 83       	st	Z, r24
	}
}
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	0f 90       	pop	r0
    139e:	cf 91       	pop	r28
    13a0:	df 91       	pop	r29
    13a2:	08 95       	ret

000013a4 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 Copy_u8PortID,u8 Copy_u8PortValue){
    13a4:	df 93       	push	r29
    13a6:	cf 93       	push	r28
    13a8:	00 d0       	rcall	.+0      	; 0x13aa <DIO_voidSetPortValue+0x6>
    13aa:	00 d0       	rcall	.+0      	; 0x13ac <DIO_voidSetPortValue+0x8>
    13ac:	cd b7       	in	r28, 0x3d	; 61
    13ae:	de b7       	in	r29, 0x3e	; 62
    13b0:	89 83       	std	Y+1, r24	; 0x01
    13b2:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortID){
    13b4:	89 81       	ldd	r24, Y+1	; 0x01
    13b6:	28 2f       	mov	r18, r24
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	3c 83       	std	Y+4, r19	; 0x04
    13bc:	2b 83       	std	Y+3, r18	; 0x03
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	9c 81       	ldd	r25, Y+4	; 0x04
    13c2:	81 30       	cpi	r24, 0x01	; 1
    13c4:	91 05       	cpc	r25, r1
    13c6:	d1 f0       	breq	.+52     	; 0x13fc <DIO_voidSetPortValue+0x58>
    13c8:	2b 81       	ldd	r18, Y+3	; 0x03
    13ca:	3c 81       	ldd	r19, Y+4	; 0x04
    13cc:	22 30       	cpi	r18, 0x02	; 2
    13ce:	31 05       	cpc	r19, r1
    13d0:	2c f4       	brge	.+10     	; 0x13dc <DIO_voidSetPortValue+0x38>
    13d2:	8b 81       	ldd	r24, Y+3	; 0x03
    13d4:	9c 81       	ldd	r25, Y+4	; 0x04
    13d6:	00 97       	sbiw	r24, 0x00	; 0
    13d8:	61 f0       	breq	.+24     	; 0x13f2 <DIO_voidSetPortValue+0x4e>
    13da:	1e c0       	rjmp	.+60     	; 0x1418 <DIO_voidSetPortValue+0x74>
    13dc:	2b 81       	ldd	r18, Y+3	; 0x03
    13de:	3c 81       	ldd	r19, Y+4	; 0x04
    13e0:	22 30       	cpi	r18, 0x02	; 2
    13e2:	31 05       	cpc	r19, r1
    13e4:	81 f0       	breq	.+32     	; 0x1406 <DIO_voidSetPortValue+0x62>
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	9c 81       	ldd	r25, Y+4	; 0x04
    13ea:	83 30       	cpi	r24, 0x03	; 3
    13ec:	91 05       	cpc	r25, r1
    13ee:	81 f0       	breq	.+32     	; 0x1410 <DIO_voidSetPortValue+0x6c>
    13f0:	13 c0       	rjmp	.+38     	; 0x1418 <DIO_voidSetPortValue+0x74>
		case PORTA/*Port A*/: PORTA_REG=Copy_u8PortValue;break;
    13f2:	eb e3       	ldi	r30, 0x3B	; 59
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	80 83       	st	Z, r24
    13fa:	0e c0       	rjmp	.+28     	; 0x1418 <DIO_voidSetPortValue+0x74>
		case PORTB/*Port B*/: PORTB_REG=Copy_u8PortValue;break;
    13fc:	e8 e3       	ldi	r30, 0x38	; 56
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	8a 81       	ldd	r24, Y+2	; 0x02
    1402:	80 83       	st	Z, r24
    1404:	09 c0       	rjmp	.+18     	; 0x1418 <DIO_voidSetPortValue+0x74>
		case PORTC/*Port C*/: PORTC_REG=Copy_u8PortValue;break;
    1406:	e5 e3       	ldi	r30, 0x35	; 53
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	80 83       	st	Z, r24
    140e:	04 c0       	rjmp	.+8      	; 0x1418 <DIO_voidSetPortValue+0x74>
		case PORTD/*Port D*/: PORTD_REG=Copy_u8PortValue;break;
    1410:	e2 e3       	ldi	r30, 0x32	; 50
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	8a 81       	ldd	r24, Y+2	; 0x02
    1416:	80 83       	st	Z, r24
	}
}
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	0f 90       	pop	r0
    1420:	cf 91       	pop	r28
    1422:	df 91       	pop	r29
    1424:	08 95       	ret

00001426 <DIO_voidSetAllPortLow>:

void DIO_voidSetAllPortLow(u8 Copy_u8PortID){
    1426:	df 93       	push	r29
    1428:	cf 93       	push	r28
    142a:	00 d0       	rcall	.+0      	; 0x142c <DIO_voidSetAllPortLow+0x6>
    142c:	0f 92       	push	r0
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
    1432:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortID){
    1434:	89 81       	ldd	r24, Y+1	; 0x01
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	3b 83       	std	Y+3, r19	; 0x03
    143c:	2a 83       	std	Y+2, r18	; 0x02
    143e:	8a 81       	ldd	r24, Y+2	; 0x02
    1440:	9b 81       	ldd	r25, Y+3	; 0x03
    1442:	81 30       	cpi	r24, 0x01	; 1
    1444:	91 05       	cpc	r25, r1
    1446:	c9 f0       	breq	.+50     	; 0x147a <DIO_voidSetAllPortLow+0x54>
    1448:	2a 81       	ldd	r18, Y+2	; 0x02
    144a:	3b 81       	ldd	r19, Y+3	; 0x03
    144c:	22 30       	cpi	r18, 0x02	; 2
    144e:	31 05       	cpc	r19, r1
    1450:	2c f4       	brge	.+10     	; 0x145c <DIO_voidSetAllPortLow+0x36>
    1452:	8a 81       	ldd	r24, Y+2	; 0x02
    1454:	9b 81       	ldd	r25, Y+3	; 0x03
    1456:	00 97       	sbiw	r24, 0x00	; 0
    1458:	61 f0       	breq	.+24     	; 0x1472 <DIO_voidSetAllPortLow+0x4c>
    145a:	1a c0       	rjmp	.+52     	; 0x1490 <DIO_voidSetAllPortLow+0x6a>
    145c:	2a 81       	ldd	r18, Y+2	; 0x02
    145e:	3b 81       	ldd	r19, Y+3	; 0x03
    1460:	22 30       	cpi	r18, 0x02	; 2
    1462:	31 05       	cpc	r19, r1
    1464:	71 f0       	breq	.+28     	; 0x1482 <DIO_voidSetAllPortLow+0x5c>
    1466:	8a 81       	ldd	r24, Y+2	; 0x02
    1468:	9b 81       	ldd	r25, Y+3	; 0x03
    146a:	83 30       	cpi	r24, 0x03	; 3
    146c:	91 05       	cpc	r25, r1
    146e:	69 f0       	breq	.+26     	; 0x148a <DIO_voidSetAllPortLow+0x64>
    1470:	0f c0       	rjmp	.+30     	; 0x1490 <DIO_voidSetAllPortLow+0x6a>
		case PORTA/*Port A*/: PORTA_REG=PORT_LOW;break;
    1472:	eb e3       	ldi	r30, 0x3B	; 59
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	10 82       	st	Z, r1
    1478:	0b c0       	rjmp	.+22     	; 0x1490 <DIO_voidSetAllPortLow+0x6a>
		case PORTB/*Port B*/: PORTB_REG=PORT_LOW;break;
    147a:	e8 e3       	ldi	r30, 0x38	; 56
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	10 82       	st	Z, r1
    1480:	07 c0       	rjmp	.+14     	; 0x1490 <DIO_voidSetAllPortLow+0x6a>
		case PORTC/*Port C*/: PORTC_REG=PORT_LOW;break;
    1482:	e5 e3       	ldi	r30, 0x35	; 53
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	10 82       	st	Z, r1
    1488:	03 c0       	rjmp	.+6      	; 0x1490 <DIO_voidSetAllPortLow+0x6a>
		case PORTD/*Port D*/: PORTD_REG=PORT_LOW;break;
    148a:	e2 e3       	ldi	r30, 0x32	; 50
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	10 82       	st	Z, r1
	}
}
    1490:	0f 90       	pop	r0
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <DIO_voidSetAllPortHigh>:

void DIO_voidSetAllPortHigh(u8 Copy_u8PortID){
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	00 d0       	rcall	.+0      	; 0x14a2 <DIO_voidSetAllPortHigh+0x6>
    14a2:	0f 92       	push	r0
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortID){
    14aa:	89 81       	ldd	r24, Y+1	; 0x01
    14ac:	28 2f       	mov	r18, r24
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	3b 83       	std	Y+3, r19	; 0x03
    14b2:	2a 83       	std	Y+2, r18	; 0x02
    14b4:	8a 81       	ldd	r24, Y+2	; 0x02
    14b6:	9b 81       	ldd	r25, Y+3	; 0x03
    14b8:	81 30       	cpi	r24, 0x01	; 1
    14ba:	91 05       	cpc	r25, r1
    14bc:	d1 f0       	breq	.+52     	; 0x14f2 <DIO_voidSetAllPortHigh+0x56>
    14be:	2a 81       	ldd	r18, Y+2	; 0x02
    14c0:	3b 81       	ldd	r19, Y+3	; 0x03
    14c2:	22 30       	cpi	r18, 0x02	; 2
    14c4:	31 05       	cpc	r19, r1
    14c6:	2c f4       	brge	.+10     	; 0x14d2 <DIO_voidSetAllPortHigh+0x36>
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	9b 81       	ldd	r25, Y+3	; 0x03
    14cc:	00 97       	sbiw	r24, 0x00	; 0
    14ce:	61 f0       	breq	.+24     	; 0x14e8 <DIO_voidSetAllPortHigh+0x4c>
    14d0:	1e c0       	rjmp	.+60     	; 0x150e <DIO_voidSetAllPortHigh+0x72>
    14d2:	2a 81       	ldd	r18, Y+2	; 0x02
    14d4:	3b 81       	ldd	r19, Y+3	; 0x03
    14d6:	22 30       	cpi	r18, 0x02	; 2
    14d8:	31 05       	cpc	r19, r1
    14da:	81 f0       	breq	.+32     	; 0x14fc <DIO_voidSetAllPortHigh+0x60>
    14dc:	8a 81       	ldd	r24, Y+2	; 0x02
    14de:	9b 81       	ldd	r25, Y+3	; 0x03
    14e0:	83 30       	cpi	r24, 0x03	; 3
    14e2:	91 05       	cpc	r25, r1
    14e4:	81 f0       	breq	.+32     	; 0x1506 <DIO_voidSetAllPortHigh+0x6a>
    14e6:	13 c0       	rjmp	.+38     	; 0x150e <DIO_voidSetAllPortHigh+0x72>
		case PORTA/*Port A*/: PORTA_REG=PORT_HIGH;break;
    14e8:	eb e3       	ldi	r30, 0x3B	; 59
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	8f ef       	ldi	r24, 0xFF	; 255
    14ee:	80 83       	st	Z, r24
    14f0:	0e c0       	rjmp	.+28     	; 0x150e <DIO_voidSetAllPortHigh+0x72>
		case PORTB/*Port B*/: PORTB_REG=PORT_HIGH;break;
    14f2:	e8 e3       	ldi	r30, 0x38	; 56
    14f4:	f0 e0       	ldi	r31, 0x00	; 0
    14f6:	8f ef       	ldi	r24, 0xFF	; 255
    14f8:	80 83       	st	Z, r24
    14fa:	09 c0       	rjmp	.+18     	; 0x150e <DIO_voidSetAllPortHigh+0x72>
		case PORTC/*Port C*/: PORTC_REG=PORT_HIGH;break;
    14fc:	e5 e3       	ldi	r30, 0x35	; 53
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	8f ef       	ldi	r24, 0xFF	; 255
    1502:	80 83       	st	Z, r24
    1504:	04 c0       	rjmp	.+8      	; 0x150e <DIO_voidSetAllPortHigh+0x72>
		case PORTD/*Port D*/: PORTD_REG=PORT_HIGH;break;
    1506:	e2 e3       	ldi	r30, 0x32	; 50
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	8f ef       	ldi	r24, 0xFF	; 255
    150c:	80 83       	st	Z, r24
	}
}
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	cf 91       	pop	r28
    1516:	df 91       	pop	r29
    1518:	08 95       	ret

0000151a <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8PortID,u8 Copy_u8PinID){
    151a:	df 93       	push	r29
    151c:	cf 93       	push	r28
    151e:	00 d0       	rcall	.+0      	; 0x1520 <DIO_u8GetPinValue+0x6>
    1520:	00 d0       	rcall	.+0      	; 0x1522 <DIO_u8GetPinValue+0x8>
    1522:	0f 92       	push	r0
    1524:	cd b7       	in	r28, 0x3d	; 61
    1526:	de b7       	in	r29, 0x3e	; 62
    1528:	8a 83       	std	Y+2, r24	; 0x02
    152a:	6b 83       	std	Y+3, r22	; 0x03
	u8 value;
	switch(Copy_u8PortID){
    152c:	8a 81       	ldd	r24, Y+2	; 0x02
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	3d 83       	std	Y+5, r19	; 0x05
    1534:	2c 83       	std	Y+4, r18	; 0x04
    1536:	4c 81       	ldd	r20, Y+4	; 0x04
    1538:	5d 81       	ldd	r21, Y+5	; 0x05
    153a:	41 30       	cpi	r20, 0x01	; 1
    153c:	51 05       	cpc	r21, r1
    153e:	41 f1       	breq	.+80     	; 0x1590 <DIO_u8GetPinValue+0x76>
    1540:	8c 81       	ldd	r24, Y+4	; 0x04
    1542:	9d 81       	ldd	r25, Y+5	; 0x05
    1544:	82 30       	cpi	r24, 0x02	; 2
    1546:	91 05       	cpc	r25, r1
    1548:	34 f4       	brge	.+12     	; 0x1556 <DIO_u8GetPinValue+0x3c>
    154a:	2c 81       	ldd	r18, Y+4	; 0x04
    154c:	3d 81       	ldd	r19, Y+5	; 0x05
    154e:	21 15       	cp	r18, r1
    1550:	31 05       	cpc	r19, r1
    1552:	61 f0       	breq	.+24     	; 0x156c <DIO_u8GetPinValue+0x52>
    1554:	52 c0       	rjmp	.+164    	; 0x15fa <DIO_u8GetPinValue+0xe0>
    1556:	4c 81       	ldd	r20, Y+4	; 0x04
    1558:	5d 81       	ldd	r21, Y+5	; 0x05
    155a:	42 30       	cpi	r20, 0x02	; 2
    155c:	51 05       	cpc	r21, r1
    155e:	51 f1       	breq	.+84     	; 0x15b4 <DIO_u8GetPinValue+0x9a>
    1560:	8c 81       	ldd	r24, Y+4	; 0x04
    1562:	9d 81       	ldd	r25, Y+5	; 0x05
    1564:	83 30       	cpi	r24, 0x03	; 3
    1566:	91 05       	cpc	r25, r1
    1568:	b9 f1       	breq	.+110    	; 0x15d8 <DIO_u8GetPinValue+0xbe>
    156a:	47 c0       	rjmp	.+142    	; 0x15fa <DIO_u8GetPinValue+0xe0>
		case PORTA/*Port A*/: value=GetBit(PINA_REG,Copy_u8PinID);break;
    156c:	e9 e3       	ldi	r30, 0x39	; 57
    156e:	f0 e0       	ldi	r31, 0x00	; 0
    1570:	80 81       	ld	r24, Z
    1572:	28 2f       	mov	r18, r24
    1574:	30 e0       	ldi	r19, 0x00	; 0
    1576:	8b 81       	ldd	r24, Y+3	; 0x03
    1578:	88 2f       	mov	r24, r24
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	a9 01       	movw	r20, r18
    157e:	02 c0       	rjmp	.+4      	; 0x1584 <DIO_u8GetPinValue+0x6a>
    1580:	55 95       	asr	r21
    1582:	47 95       	ror	r20
    1584:	8a 95       	dec	r24
    1586:	e2 f7       	brpl	.-8      	; 0x1580 <DIO_u8GetPinValue+0x66>
    1588:	ca 01       	movw	r24, r20
    158a:	81 70       	andi	r24, 0x01	; 1
    158c:	89 83       	std	Y+1, r24	; 0x01
    158e:	35 c0       	rjmp	.+106    	; 0x15fa <DIO_u8GetPinValue+0xe0>
		case PORTB/*Port B*/: value=GetBit(PINB_REG,Copy_u8PinID);break;
    1590:	e6 e3       	ldi	r30, 0x36	; 54
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
    1596:	28 2f       	mov	r18, r24
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	8b 81       	ldd	r24, Y+3	; 0x03
    159c:	88 2f       	mov	r24, r24
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	a9 01       	movw	r20, r18
    15a2:	02 c0       	rjmp	.+4      	; 0x15a8 <DIO_u8GetPinValue+0x8e>
    15a4:	55 95       	asr	r21
    15a6:	47 95       	ror	r20
    15a8:	8a 95       	dec	r24
    15aa:	e2 f7       	brpl	.-8      	; 0x15a4 <DIO_u8GetPinValue+0x8a>
    15ac:	ca 01       	movw	r24, r20
    15ae:	81 70       	andi	r24, 0x01	; 1
    15b0:	89 83       	std	Y+1, r24	; 0x01
    15b2:	23 c0       	rjmp	.+70     	; 0x15fa <DIO_u8GetPinValue+0xe0>
		case PORTC/*Port C*/: value=GetBit(PINC_REG,Copy_u8PinID);break;
    15b4:	e3 e3       	ldi	r30, 0x33	; 51
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	28 2f       	mov	r18, r24
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	8b 81       	ldd	r24, Y+3	; 0x03
    15c0:	88 2f       	mov	r24, r24
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a9 01       	movw	r20, r18
    15c6:	02 c0       	rjmp	.+4      	; 0x15cc <DIO_u8GetPinValue+0xb2>
    15c8:	55 95       	asr	r21
    15ca:	47 95       	ror	r20
    15cc:	8a 95       	dec	r24
    15ce:	e2 f7       	brpl	.-8      	; 0x15c8 <DIO_u8GetPinValue+0xae>
    15d0:	ca 01       	movw	r24, r20
    15d2:	81 70       	andi	r24, 0x01	; 1
    15d4:	89 83       	std	Y+1, r24	; 0x01
    15d6:	11 c0       	rjmp	.+34     	; 0x15fa <DIO_u8GetPinValue+0xe0>
		case PORTD/*Port D*/: value=GetBit(PIND_REG,Copy_u8PinID);break;
    15d8:	e0 e3       	ldi	r30, 0x30	; 48
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	28 2f       	mov	r18, r24
    15e0:	30 e0       	ldi	r19, 0x00	; 0
    15e2:	8b 81       	ldd	r24, Y+3	; 0x03
    15e4:	88 2f       	mov	r24, r24
    15e6:	90 e0       	ldi	r25, 0x00	; 0
    15e8:	a9 01       	movw	r20, r18
    15ea:	02 c0       	rjmp	.+4      	; 0x15f0 <DIO_u8GetPinValue+0xd6>
    15ec:	55 95       	asr	r21
    15ee:	47 95       	ror	r20
    15f0:	8a 95       	dec	r24
    15f2:	e2 f7       	brpl	.-8      	; 0x15ec <DIO_u8GetPinValue+0xd2>
    15f4:	ca 01       	movw	r24, r20
    15f6:	81 70       	andi	r24, 0x01	; 1
    15f8:	89 83       	std	Y+1, r24	; 0x01
	}
	return value;
    15fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    15fc:	0f 90       	pop	r0
    15fe:	0f 90       	pop	r0
    1600:	0f 90       	pop	r0
    1602:	0f 90       	pop	r0
    1604:	0f 90       	pop	r0
    1606:	cf 91       	pop	r28
    1608:	df 91       	pop	r29
    160a:	08 95       	ret

0000160c <DIO_voidTogglePinValue>:

void DIO_voidTogglePinValue(u8 Copy_u8PortID,u8 Copy_u8PinID){
    160c:	df 93       	push	r29
    160e:	cf 93       	push	r28
    1610:	00 d0       	rcall	.+0      	; 0x1612 <DIO_voidTogglePinValue+0x6>
    1612:	00 d0       	rcall	.+0      	; 0x1614 <DIO_voidTogglePinValue+0x8>
    1614:	cd b7       	in	r28, 0x3d	; 61
    1616:	de b7       	in	r29, 0x3e	; 62
    1618:	89 83       	std	Y+1, r24	; 0x01
    161a:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortID){
    161c:	89 81       	ldd	r24, Y+1	; 0x01
    161e:	28 2f       	mov	r18, r24
    1620:	30 e0       	ldi	r19, 0x00	; 0
    1622:	3c 83       	std	Y+4, r19	; 0x04
    1624:	2b 83       	std	Y+3, r18	; 0x03
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	9c 81       	ldd	r25, Y+4	; 0x04
    162a:	81 30       	cpi	r24, 0x01	; 1
    162c:	91 05       	cpc	r25, r1
    162e:	49 f1       	breq	.+82     	; 0x1682 <DIO_voidTogglePinValue+0x76>
    1630:	2b 81       	ldd	r18, Y+3	; 0x03
    1632:	3c 81       	ldd	r19, Y+4	; 0x04
    1634:	22 30       	cpi	r18, 0x02	; 2
    1636:	31 05       	cpc	r19, r1
    1638:	2c f4       	brge	.+10     	; 0x1644 <DIO_voidTogglePinValue+0x38>
    163a:	8b 81       	ldd	r24, Y+3	; 0x03
    163c:	9c 81       	ldd	r25, Y+4	; 0x04
    163e:	00 97       	sbiw	r24, 0x00	; 0
    1640:	61 f0       	breq	.+24     	; 0x165a <DIO_voidTogglePinValue+0x4e>
    1642:	5a c0       	rjmp	.+180    	; 0x16f8 <DIO_voidTogglePinValue+0xec>
    1644:	2b 81       	ldd	r18, Y+3	; 0x03
    1646:	3c 81       	ldd	r19, Y+4	; 0x04
    1648:	22 30       	cpi	r18, 0x02	; 2
    164a:	31 05       	cpc	r19, r1
    164c:	71 f1       	breq	.+92     	; 0x16aa <DIO_voidTogglePinValue+0x9e>
    164e:	8b 81       	ldd	r24, Y+3	; 0x03
    1650:	9c 81       	ldd	r25, Y+4	; 0x04
    1652:	83 30       	cpi	r24, 0x03	; 3
    1654:	91 05       	cpc	r25, r1
    1656:	e9 f1       	breq	.+122    	; 0x16d2 <DIO_voidTogglePinValue+0xc6>
    1658:	4f c0       	rjmp	.+158    	; 0x16f8 <DIO_voidTogglePinValue+0xec>
		case PORTA/*Port A*/: TogBit(PORTA_REG,Copy_u8PinID);break;
    165a:	ab e3       	ldi	r26, 0x3B	; 59
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	eb e3       	ldi	r30, 0x3B	; 59
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	48 2f       	mov	r20, r24
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	81 e0       	ldi	r24, 0x01	; 1
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	02 2e       	mov	r0, r18
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <DIO_voidTogglePinValue+0x6c>
    1674:	88 0f       	add	r24, r24
    1676:	99 1f       	adc	r25, r25
    1678:	0a 94       	dec	r0
    167a:	e2 f7       	brpl	.-8      	; 0x1674 <DIO_voidTogglePinValue+0x68>
    167c:	84 27       	eor	r24, r20
    167e:	8c 93       	st	X, r24
    1680:	3b c0       	rjmp	.+118    	; 0x16f8 <DIO_voidTogglePinValue+0xec>
		case PORTB/*Port B*/: TogBit(PORTB_REG,Copy_u8PinID);break;
    1682:	a8 e3       	ldi	r26, 0x38	; 56
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e8 e3       	ldi	r30, 0x38	; 56
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	48 2f       	mov	r20, r24
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	28 2f       	mov	r18, r24
    1692:	30 e0       	ldi	r19, 0x00	; 0
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	02 2e       	mov	r0, r18
    169a:	02 c0       	rjmp	.+4      	; 0x16a0 <DIO_voidTogglePinValue+0x94>
    169c:	88 0f       	add	r24, r24
    169e:	99 1f       	adc	r25, r25
    16a0:	0a 94       	dec	r0
    16a2:	e2 f7       	brpl	.-8      	; 0x169c <DIO_voidTogglePinValue+0x90>
    16a4:	84 27       	eor	r24, r20
    16a6:	8c 93       	st	X, r24
    16a8:	27 c0       	rjmp	.+78     	; 0x16f8 <DIO_voidTogglePinValue+0xec>
		case PORTC/*Port C*/: TogBit(PORTC_REG,Copy_u8PinID);break;
    16aa:	a5 e3       	ldi	r26, 0x35	; 53
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e5 e3       	ldi	r30, 0x35	; 53
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	48 2f       	mov	r20, r24
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	02 2e       	mov	r0, r18
    16c2:	02 c0       	rjmp	.+4      	; 0x16c8 <DIO_voidTogglePinValue+0xbc>
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	0a 94       	dec	r0
    16ca:	e2 f7       	brpl	.-8      	; 0x16c4 <DIO_voidTogglePinValue+0xb8>
    16cc:	84 27       	eor	r24, r20
    16ce:	8c 93       	st	X, r24
    16d0:	13 c0       	rjmp	.+38     	; 0x16f8 <DIO_voidTogglePinValue+0xec>
		case PORTD/*Port D*/: TogBit(PORTD_REG,Copy_u8PinID);break;
    16d2:	a2 e3       	ldi	r26, 0x32	; 50
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	e2 e3       	ldi	r30, 0x32	; 50
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	48 2f       	mov	r20, r24
    16de:	8a 81       	ldd	r24, Y+2	; 0x02
    16e0:	28 2f       	mov	r18, r24
    16e2:	30 e0       	ldi	r19, 0x00	; 0
    16e4:	81 e0       	ldi	r24, 0x01	; 1
    16e6:	90 e0       	ldi	r25, 0x00	; 0
    16e8:	02 2e       	mov	r0, r18
    16ea:	02 c0       	rjmp	.+4      	; 0x16f0 <DIO_voidTogglePinValue+0xe4>
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	0a 94       	dec	r0
    16f2:	e2 f7       	brpl	.-8      	; 0x16ec <DIO_voidTogglePinValue+0xe0>
    16f4:	84 27       	eor	r24, r20
    16f6:	8c 93       	st	X, r24
	}
}
    16f8:	0f 90       	pop	r0
    16fa:	0f 90       	pop	r0
    16fc:	0f 90       	pop	r0
    16fe:	0f 90       	pop	r0
    1700:	cf 91       	pop	r28
    1702:	df 91       	pop	r29
    1704:	08 95       	ret

00001706 <EXTI_voidInitialize>:

void (*EXTI0_GPfun)(void)=NULL;
void (*EXTI1_GPfun)(void)=NULL;
void (*EXTI2_GPfun)(void)=NULL;

void EXTI_voidInitialize(u8 Copy_u8INR_Num,u8 Copy_SenseCase){
    1706:	df 93       	push	r29
    1708:	cf 93       	push	r28
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	2a 97       	sbiw	r28, 0x0a	; 10
    1710:	0f b6       	in	r0, 0x3f	; 63
    1712:	f8 94       	cli
    1714:	de bf       	out	0x3e, r29	; 62
    1716:	0f be       	out	0x3f, r0	; 63
    1718:	cd bf       	out	0x3d, r28	; 61
    171a:	89 83       	std	Y+1, r24	; 0x01
    171c:	6a 83       	std	Y+2, r22	; 0x02
	
	switch(Copy_u8INR_Num){
    171e:	89 81       	ldd	r24, Y+1	; 0x01
    1720:	28 2f       	mov	r18, r24
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	3a 87       	std	Y+10, r19	; 0x0a
    1726:	29 87       	std	Y+9, r18	; 0x09
    1728:	89 85       	ldd	r24, Y+9	; 0x09
    172a:	9a 85       	ldd	r25, Y+10	; 0x0a
    172c:	81 30       	cpi	r24, 0x01	; 1
    172e:	91 05       	cpc	r25, r1
    1730:	09 f4       	brne	.+2      	; 0x1734 <EXTI_voidInitialize+0x2e>
    1732:	3f c0       	rjmp	.+126    	; 0x17b2 <EXTI_voidInitialize+0xac>
    1734:	29 85       	ldd	r18, Y+9	; 0x09
    1736:	3a 85       	ldd	r19, Y+10	; 0x0a
    1738:	22 30       	cpi	r18, 0x02	; 2
    173a:	31 05       	cpc	r19, r1
    173c:	09 f4       	brne	.+2      	; 0x1740 <EXTI_voidInitialize+0x3a>
    173e:	6d c0       	rjmp	.+218    	; 0x181a <EXTI_voidInitialize+0x114>
    1740:	89 85       	ldd	r24, Y+9	; 0x09
    1742:	9a 85       	ldd	r25, Y+10	; 0x0a
    1744:	00 97       	sbiw	r24, 0x00	; 0
    1746:	09 f0       	breq	.+2      	; 0x174a <EXTI_voidInitialize+0x44>
    1748:	8d c0       	rjmp	.+282    	; 0x1864 <EXTI_voidInitialize+0x15e>
		case EXTI0:
			SetBit(GICR,PIN6);
    174a:	ab e5       	ldi	r26, 0x5B	; 91
    174c:	b0 e0       	ldi	r27, 0x00	; 0
    174e:	eb e5       	ldi	r30, 0x5B	; 91
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	80 81       	ld	r24, Z
    1754:	80 64       	ori	r24, 0x40	; 64
    1756:	8c 93       	st	X, r24
			switch(Copy_SenseCase){
    1758:	8a 81       	ldd	r24, Y+2	; 0x02
    175a:	28 2f       	mov	r18, r24
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	38 87       	std	Y+8, r19	; 0x08
    1760:	2f 83       	std	Y+7, r18	; 0x07
    1762:	8f 81       	ldd	r24, Y+7	; 0x07
    1764:	98 85       	ldd	r25, Y+8	; 0x08
    1766:	00 97       	sbiw	r24, 0x00	; 0
    1768:	31 f0       	breq	.+12     	; 0x1776 <EXTI_voidInitialize+0x70>
    176a:	2f 81       	ldd	r18, Y+7	; 0x07
    176c:	38 85       	ldd	r19, Y+8	; 0x08
    176e:	21 30       	cpi	r18, 0x01	; 1
    1770:	31 05       	cpc	r19, r1
    1772:	81 f0       	breq	.+32     	; 0x1794 <EXTI_voidInitialize+0x8e>
    1774:	77 c0       	rjmp	.+238    	; 0x1864 <EXTI_voidInitialize+0x15e>
				case RISING_EDGE:
					SetBit(MCUCR,PIN0);
    1776:	a5 e5       	ldi	r26, 0x55	; 85
    1778:	b0 e0       	ldi	r27, 0x00	; 0
    177a:	e5 e5       	ldi	r30, 0x55	; 85
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	80 81       	ld	r24, Z
    1780:	81 60       	ori	r24, 0x01	; 1
    1782:	8c 93       	st	X, r24
					SetBit(MCUCR,PIN1);
    1784:	a5 e5       	ldi	r26, 0x55	; 85
    1786:	b0 e0       	ldi	r27, 0x00	; 0
    1788:	e5 e5       	ldi	r30, 0x55	; 85
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	80 81       	ld	r24, Z
    178e:	82 60       	ori	r24, 0x02	; 2
    1790:	8c 93       	st	X, r24
    1792:	68 c0       	rjmp	.+208    	; 0x1864 <EXTI_voidInitialize+0x15e>
					break;
				case FALLING_EDGE:
					ClrBit(MCUCR,PIN0);
    1794:	a5 e5       	ldi	r26, 0x55	; 85
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	e5 e5       	ldi	r30, 0x55	; 85
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	80 81       	ld	r24, Z
    179e:	8e 7f       	andi	r24, 0xFE	; 254
    17a0:	8c 93       	st	X, r24
					SetBit(MCUCR,PIN1);
    17a2:	a5 e5       	ldi	r26, 0x55	; 85
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	e5 e5       	ldi	r30, 0x55	; 85
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	82 60       	ori	r24, 0x02	; 2
    17ae:	8c 93       	st	X, r24
    17b0:	59 c0       	rjmp	.+178    	; 0x1864 <EXTI_voidInitialize+0x15e>
					break;
			}
			break;
		case EXTI1:
			SetBit(GICR,PIN7);
    17b2:	ab e5       	ldi	r26, 0x5B	; 91
    17b4:	b0 e0       	ldi	r27, 0x00	; 0
    17b6:	eb e5       	ldi	r30, 0x5B	; 91
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	80 81       	ld	r24, Z
    17bc:	80 68       	ori	r24, 0x80	; 128
    17be:	8c 93       	st	X, r24
			switch(Copy_SenseCase){
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	3e 83       	std	Y+6, r19	; 0x06
    17c8:	2d 83       	std	Y+5, r18	; 0x05
    17ca:	8d 81       	ldd	r24, Y+5	; 0x05
    17cc:	9e 81       	ldd	r25, Y+6	; 0x06
    17ce:	00 97       	sbiw	r24, 0x00	; 0
    17d0:	31 f0       	breq	.+12     	; 0x17de <EXTI_voidInitialize+0xd8>
    17d2:	2d 81       	ldd	r18, Y+5	; 0x05
    17d4:	3e 81       	ldd	r19, Y+6	; 0x06
    17d6:	21 30       	cpi	r18, 0x01	; 1
    17d8:	31 05       	cpc	r19, r1
    17da:	81 f0       	breq	.+32     	; 0x17fc <EXTI_voidInitialize+0xf6>
    17dc:	43 c0       	rjmp	.+134    	; 0x1864 <EXTI_voidInitialize+0x15e>
				case RISING_EDGE:
					SetBit(MCUCR,PIN2);
    17de:	a5 e5       	ldi	r26, 0x55	; 85
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	e5 e5       	ldi	r30, 0x55	; 85
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	84 60       	ori	r24, 0x04	; 4
    17ea:	8c 93       	st	X, r24
					SetBit(MCUCR,PIN3);
    17ec:	a5 e5       	ldi	r26, 0x55	; 85
    17ee:	b0 e0       	ldi	r27, 0x00	; 0
    17f0:	e5 e5       	ldi	r30, 0x55	; 85
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	88 60       	ori	r24, 0x08	; 8
    17f8:	8c 93       	st	X, r24
    17fa:	34 c0       	rjmp	.+104    	; 0x1864 <EXTI_voidInitialize+0x15e>
					break;
				case FALLING_EDGE:
					ClrBit(MCUCR,PIN2);
    17fc:	a5 e5       	ldi	r26, 0x55	; 85
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e5 e5       	ldi	r30, 0x55	; 85
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	8b 7f       	andi	r24, 0xFB	; 251
    1808:	8c 93       	st	X, r24
					SetBit(MCUCR,PIN3);
    180a:	a5 e5       	ldi	r26, 0x55	; 85
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e5 e5       	ldi	r30, 0x55	; 85
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	88 60       	ori	r24, 0x08	; 8
    1816:	8c 93       	st	X, r24
    1818:	25 c0       	rjmp	.+74     	; 0x1864 <EXTI_voidInitialize+0x15e>
					break;
			}
			break;
		case EXTI2:
			SetBit(GICR,PIN5);
    181a:	ab e5       	ldi	r26, 0x5B	; 91
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	eb e5       	ldi	r30, 0x5B	; 91
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	80 62       	ori	r24, 0x20	; 32
    1826:	8c 93       	st	X, r24
			switch(Copy_SenseCase){
    1828:	8a 81       	ldd	r24, Y+2	; 0x02
    182a:	28 2f       	mov	r18, r24
    182c:	30 e0       	ldi	r19, 0x00	; 0
    182e:	3c 83       	std	Y+4, r19	; 0x04
    1830:	2b 83       	std	Y+3, r18	; 0x03
    1832:	8b 81       	ldd	r24, Y+3	; 0x03
    1834:	9c 81       	ldd	r25, Y+4	; 0x04
    1836:	00 97       	sbiw	r24, 0x00	; 0
    1838:	31 f0       	breq	.+12     	; 0x1846 <EXTI_voidInitialize+0x140>
    183a:	2b 81       	ldd	r18, Y+3	; 0x03
    183c:	3c 81       	ldd	r19, Y+4	; 0x04
    183e:	21 30       	cpi	r18, 0x01	; 1
    1840:	31 05       	cpc	r19, r1
    1842:	49 f0       	breq	.+18     	; 0x1856 <EXTI_voidInitialize+0x150>
    1844:	0f c0       	rjmp	.+30     	; 0x1864 <EXTI_voidInitialize+0x15e>
				case RISING_EDGE:
					SetBit(MCUCSR,PIN6);
    1846:	a4 e5       	ldi	r26, 0x54	; 84
    1848:	b0 e0       	ldi	r27, 0x00	; 0
    184a:	e4 e5       	ldi	r30, 0x54	; 84
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	80 81       	ld	r24, Z
    1850:	80 64       	ori	r24, 0x40	; 64
    1852:	8c 93       	st	X, r24
    1854:	07 c0       	rjmp	.+14     	; 0x1864 <EXTI_voidInitialize+0x15e>
					break;
				case FALLING_EDGE:
					ClrBit(MCUCSR,PIN6);
    1856:	a4 e5       	ldi	r26, 0x54	; 84
    1858:	b0 e0       	ldi	r27, 0x00	; 0
    185a:	e4 e5       	ldi	r30, 0x54	; 84
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	80 81       	ld	r24, Z
    1860:	8f 7b       	andi	r24, 0xBF	; 191
    1862:	8c 93       	st	X, r24
					break;
			}
			break;
	}
}
    1864:	2a 96       	adiw	r28, 0x0a	; 10
    1866:	0f b6       	in	r0, 0x3f	; 63
    1868:	f8 94       	cli
    186a:	de bf       	out	0x3e, r29	; 62
    186c:	0f be       	out	0x3f, r0	; 63
    186e:	cd bf       	out	0x3d, r28	; 61
    1870:	cf 91       	pop	r28
    1872:	df 91       	pop	r29
    1874:	08 95       	ret

00001876 <EXTI0_SetCallBack>:

void EXTI0_SetCallBack(void(*ptr)(void)){
    1876:	df 93       	push	r29
    1878:	cf 93       	push	r28
    187a:	00 d0       	rcall	.+0      	; 0x187c <EXTI0_SetCallBack+0x6>
    187c:	cd b7       	in	r28, 0x3d	; 61
    187e:	de b7       	in	r29, 0x3e	; 62
    1880:	9a 83       	std	Y+2, r25	; 0x02
    1882:	89 83       	std	Y+1, r24	; 0x01
	EXTI0_GPfun=ptr;
    1884:	89 81       	ldd	r24, Y+1	; 0x01
    1886:	9a 81       	ldd	r25, Y+2	; 0x02
    1888:	90 93 81 01 	sts	0x0181, r25
    188c:	80 93 80 01 	sts	0x0180, r24
}
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	cf 91       	pop	r28
    1896:	df 91       	pop	r29
    1898:	08 95       	ret

0000189a <EXTI1_SetCallBack>:

void EXTI1_SetCallBack(void(*ptr)(void)){
    189a:	df 93       	push	r29
    189c:	cf 93       	push	r28
    189e:	00 d0       	rcall	.+0      	; 0x18a0 <EXTI1_SetCallBack+0x6>
    18a0:	cd b7       	in	r28, 0x3d	; 61
    18a2:	de b7       	in	r29, 0x3e	; 62
    18a4:	9a 83       	std	Y+2, r25	; 0x02
    18a6:	89 83       	std	Y+1, r24	; 0x01
	EXTI1_GPfun=ptr;
    18a8:	89 81       	ldd	r24, Y+1	; 0x01
    18aa:	9a 81       	ldd	r25, Y+2	; 0x02
    18ac:	90 93 83 01 	sts	0x0183, r25
    18b0:	80 93 82 01 	sts	0x0182, r24
}
    18b4:	0f 90       	pop	r0
    18b6:	0f 90       	pop	r0
    18b8:	cf 91       	pop	r28
    18ba:	df 91       	pop	r29
    18bc:	08 95       	ret

000018be <EXTI2_SetCallBack>:

void EXTI2_SetCallBack(void(*ptr)(void)){
    18be:	df 93       	push	r29
    18c0:	cf 93       	push	r28
    18c2:	00 d0       	rcall	.+0      	; 0x18c4 <EXTI2_SetCallBack+0x6>
    18c4:	cd b7       	in	r28, 0x3d	; 61
    18c6:	de b7       	in	r29, 0x3e	; 62
    18c8:	9a 83       	std	Y+2, r25	; 0x02
    18ca:	89 83       	std	Y+1, r24	; 0x01
	EXTI2_GPfun=ptr;
    18cc:	89 81       	ldd	r24, Y+1	; 0x01
    18ce:	9a 81       	ldd	r25, Y+2	; 0x02
    18d0:	90 93 85 01 	sts	0x0185, r25
    18d4:	80 93 84 01 	sts	0x0184, r24
}
    18d8:	0f 90       	pop	r0
    18da:	0f 90       	pop	r0
    18dc:	cf 91       	pop	r28
    18de:	df 91       	pop	r29
    18e0:	08 95       	ret

000018e2 <__vector_1>:

void __vector_1()__attribute__((signal));   // EXTI0
void __vector_1(){
    18e2:	1f 92       	push	r1
    18e4:	0f 92       	push	r0
    18e6:	0f b6       	in	r0, 0x3f	; 63
    18e8:	0f 92       	push	r0
    18ea:	11 24       	eor	r1, r1
    18ec:	2f 93       	push	r18
    18ee:	3f 93       	push	r19
    18f0:	4f 93       	push	r20
    18f2:	5f 93       	push	r21
    18f4:	6f 93       	push	r22
    18f6:	7f 93       	push	r23
    18f8:	8f 93       	push	r24
    18fa:	9f 93       	push	r25
    18fc:	af 93       	push	r26
    18fe:	bf 93       	push	r27
    1900:	ef 93       	push	r30
    1902:	ff 93       	push	r31
    1904:	df 93       	push	r29
    1906:	cf 93       	push	r28
    1908:	cd b7       	in	r28, 0x3d	; 61
    190a:	de b7       	in	r29, 0x3e	; 62
	
	if(EXTI0_GPfun!=NULL){
    190c:	80 91 80 01 	lds	r24, 0x0180
    1910:	90 91 81 01 	lds	r25, 0x0181
    1914:	00 97       	sbiw	r24, 0x00	; 0
    1916:	29 f0       	breq	.+10     	; 0x1922 <__vector_1+0x40>
		EXTI0_GPfun();
    1918:	e0 91 80 01 	lds	r30, 0x0180
    191c:	f0 91 81 01 	lds	r31, 0x0181
    1920:	09 95       	icall
	}
}
    1922:	cf 91       	pop	r28
    1924:	df 91       	pop	r29
    1926:	ff 91       	pop	r31
    1928:	ef 91       	pop	r30
    192a:	bf 91       	pop	r27
    192c:	af 91       	pop	r26
    192e:	9f 91       	pop	r25
    1930:	8f 91       	pop	r24
    1932:	7f 91       	pop	r23
    1934:	6f 91       	pop	r22
    1936:	5f 91       	pop	r21
    1938:	4f 91       	pop	r20
    193a:	3f 91       	pop	r19
    193c:	2f 91       	pop	r18
    193e:	0f 90       	pop	r0
    1940:	0f be       	out	0x3f, r0	; 63
    1942:	0f 90       	pop	r0
    1944:	1f 90       	pop	r1
    1946:	18 95       	reti

00001948 <__vector_2>:

void __vector_2()__attribute__((signal));   // EXTI1
void __vector_2(){
    1948:	1f 92       	push	r1
    194a:	0f 92       	push	r0
    194c:	0f b6       	in	r0, 0x3f	; 63
    194e:	0f 92       	push	r0
    1950:	11 24       	eor	r1, r1
    1952:	2f 93       	push	r18
    1954:	3f 93       	push	r19
    1956:	4f 93       	push	r20
    1958:	5f 93       	push	r21
    195a:	6f 93       	push	r22
    195c:	7f 93       	push	r23
    195e:	8f 93       	push	r24
    1960:	9f 93       	push	r25
    1962:	af 93       	push	r26
    1964:	bf 93       	push	r27
    1966:	ef 93       	push	r30
    1968:	ff 93       	push	r31
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	cd b7       	in	r28, 0x3d	; 61
    1970:	de b7       	in	r29, 0x3e	; 62
	
	if(EXTI1_GPfun!=NULL){
    1972:	80 91 82 01 	lds	r24, 0x0182
    1976:	90 91 83 01 	lds	r25, 0x0183
    197a:	00 97       	sbiw	r24, 0x00	; 0
    197c:	29 f0       	breq	.+10     	; 0x1988 <__vector_2+0x40>
		EXTI1_GPfun();
    197e:	e0 91 82 01 	lds	r30, 0x0182
    1982:	f0 91 83 01 	lds	r31, 0x0183
    1986:	09 95       	icall
	}
}
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	ff 91       	pop	r31
    198e:	ef 91       	pop	r30
    1990:	bf 91       	pop	r27
    1992:	af 91       	pop	r26
    1994:	9f 91       	pop	r25
    1996:	8f 91       	pop	r24
    1998:	7f 91       	pop	r23
    199a:	6f 91       	pop	r22
    199c:	5f 91       	pop	r21
    199e:	4f 91       	pop	r20
    19a0:	3f 91       	pop	r19
    19a2:	2f 91       	pop	r18
    19a4:	0f 90       	pop	r0
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	0f 90       	pop	r0
    19aa:	1f 90       	pop	r1
    19ac:	18 95       	reti

000019ae <__vector_3>:

void __vector_3()__attribute__((signal));   // EXTI2
void __vector_3(){
    19ae:	1f 92       	push	r1
    19b0:	0f 92       	push	r0
    19b2:	0f b6       	in	r0, 0x3f	; 63
    19b4:	0f 92       	push	r0
    19b6:	11 24       	eor	r1, r1
    19b8:	2f 93       	push	r18
    19ba:	3f 93       	push	r19
    19bc:	4f 93       	push	r20
    19be:	5f 93       	push	r21
    19c0:	6f 93       	push	r22
    19c2:	7f 93       	push	r23
    19c4:	8f 93       	push	r24
    19c6:	9f 93       	push	r25
    19c8:	af 93       	push	r26
    19ca:	bf 93       	push	r27
    19cc:	ef 93       	push	r30
    19ce:	ff 93       	push	r31
    19d0:	df 93       	push	r29
    19d2:	cf 93       	push	r28
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
	
	if(EXTI2_GPfun!=NULL){
    19d8:	80 91 84 01 	lds	r24, 0x0184
    19dc:	90 91 85 01 	lds	r25, 0x0185
    19e0:	00 97       	sbiw	r24, 0x00	; 0
    19e2:	29 f0       	breq	.+10     	; 0x19ee <__vector_3+0x40>
		EXTI2_GPfun();
    19e4:	e0 91 84 01 	lds	r30, 0x0184
    19e8:	f0 91 85 01 	lds	r31, 0x0185
    19ec:	09 95       	icall
	}
}
    19ee:	cf 91       	pop	r28
    19f0:	df 91       	pop	r29
    19f2:	ff 91       	pop	r31
    19f4:	ef 91       	pop	r30
    19f6:	bf 91       	pop	r27
    19f8:	af 91       	pop	r26
    19fa:	9f 91       	pop	r25
    19fc:	8f 91       	pop	r24
    19fe:	7f 91       	pop	r23
    1a00:	6f 91       	pop	r22
    1a02:	5f 91       	pop	r21
    1a04:	4f 91       	pop	r20
    1a06:	3f 91       	pop	r19
    1a08:	2f 91       	pop	r18
    1a0a:	0f 90       	pop	r0
    1a0c:	0f be       	out	0x3f, r0	; 63
    1a0e:	0f 90       	pop	r0
    1a10:	1f 90       	pop	r1
    1a12:	18 95       	reti

00001a14 <GIE_voidEnable>:
#include "Bit_Math.h"
#include "DIO_interface.h"
#include "GIE_private.h"
#include "GIE_interface.h"

void GIE_voidEnable(){
    1a14:	df 93       	push	r29
    1a16:	cf 93       	push	r28
    1a18:	cd b7       	in	r28, 0x3d	; 61
    1a1a:	de b7       	in	r29, 0x3e	; 62

	SetBit(SREG,PIN7);
    1a1c:	af e5       	ldi	r26, 0x5F	; 95
    1a1e:	b0 e0       	ldi	r27, 0x00	; 0
    1a20:	ef e5       	ldi	r30, 0x5F	; 95
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	80 81       	ld	r24, Z
    1a26:	80 68       	ori	r24, 0x80	; 128
    1a28:	8c 93       	st	X, r24
}
    1a2a:	cf 91       	pop	r28
    1a2c:	df 91       	pop	r29
    1a2e:	08 95       	ret

00001a30 <GIE_voidDisable>:

void GIE_voidDisable(){
    1a30:	df 93       	push	r29
    1a32:	cf 93       	push	r28
    1a34:	cd b7       	in	r28, 0x3d	; 61
    1a36:	de b7       	in	r29, 0x3e	; 62

	ClrBit(SREG,PIN7);
    1a38:	af e5       	ldi	r26, 0x5F	; 95
    1a3a:	b0 e0       	ldi	r27, 0x00	; 0
    1a3c:	ef e5       	ldi	r30, 0x5F	; 95
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	8f 77       	andi	r24, 0x7F	; 127
    1a44:	8c 93       	st	X, r24
    1a46:	cf 91       	pop	r28
    1a48:	df 91       	pop	r29
    1a4a:	08 95       	ret

00001a4c <LCD_voidIntialize>:
#include "LCD_config.h"
#include "LCD_interface.h"
#include "avr/delay.h"


void LCD_voidIntialize(){
    1a4c:	df 93       	push	r29
    1a4e:	cf 93       	push	r28
    1a50:	cd b7       	in	r28, 0x3d	; 61
    1a52:	de b7       	in	r29, 0x3e	; 62
    1a54:	aa 97       	sbiw	r28, 0x2a	; 42
    1a56:	0f b6       	in	r0, 0x3f	; 63
    1a58:	f8 94       	cli
    1a5a:	de bf       	out	0x3e, r29	; 62
    1a5c:	0f be       	out	0x3f, r0	; 63
    1a5e:	cd bf       	out	0x3d, r28	; 61
	
	DIO_voidSetAllPortOutput(LCD_DATA_PORT);
    1a60:	80 e0       	ldi	r24, 0x00	; 0
    1a62:	0e 94 93 09 	call	0x1326	; 0x1326 <DIO_voidSetAllPortOutput>
	
	DIO_voidSetPinDirection(LCD_CONTROL_PORT,RS,PIN_OUTPUT);
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	60 e0       	ldi	r22, 0x00	; 0
    1a6a:	41 e0       	ldi	r20, 0x01	; 1
    1a6c:	0e 94 17 07 	call	0xe2e	; 0xe2e <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_CONTROL_PORT,RW,PIN_OUTPUT);
    1a70:	81 e0       	ldi	r24, 0x01	; 1
    1a72:	61 e0       	ldi	r22, 0x01	; 1
    1a74:	41 e0       	ldi	r20, 0x01	; 1
    1a76:	0e 94 17 07 	call	0xe2e	; 0xe2e <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_CONTROL_PORT,EN,PIN_OUTPUT);
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	62 e0       	ldi	r22, 0x02	; 2
    1a7e:	41 e0       	ldi	r20, 0x01	; 1
    1a80:	0e 94 17 07 	call	0xe2e	; 0xe2e <DIO_voidSetPinDirection>
    1a84:	80 e0       	ldi	r24, 0x00	; 0
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	a0 ef       	ldi	r26, 0xF0	; 240
    1a8a:	b1 e4       	ldi	r27, 0x41	; 65
    1a8c:	8f a3       	std	Y+39, r24	; 0x27
    1a8e:	98 a7       	std	Y+40, r25	; 0x28
    1a90:	a9 a7       	std	Y+41, r26	; 0x29
    1a92:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a94:	6f a1       	ldd	r22, Y+39	; 0x27
    1a96:	78 a5       	ldd	r23, Y+40	; 0x28
    1a98:	89 a5       	ldd	r24, Y+41	; 0x29
    1a9a:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	4a ef       	ldi	r20, 0xFA	; 250
    1aa2:	54 e4       	ldi	r21, 0x44	; 68
    1aa4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aa8:	dc 01       	movw	r26, r24
    1aaa:	cb 01       	movw	r24, r22
    1aac:	8b a3       	std	Y+35, r24	; 0x23
    1aae:	9c a3       	std	Y+36, r25	; 0x24
    1ab0:	ad a3       	std	Y+37, r26	; 0x25
    1ab2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1ab4:	6b a1       	ldd	r22, Y+35	; 0x23
    1ab6:	7c a1       	ldd	r23, Y+36	; 0x24
    1ab8:	8d a1       	ldd	r24, Y+37	; 0x25
    1aba:	9e a1       	ldd	r25, Y+38	; 0x26
    1abc:	20 e0       	ldi	r18, 0x00	; 0
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	40 e8       	ldi	r20, 0x80	; 128
    1ac2:	5f e3       	ldi	r21, 0x3F	; 63
    1ac4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ac8:	88 23       	and	r24, r24
    1aca:	2c f4       	brge	.+10     	; 0x1ad6 <LCD_voidIntialize+0x8a>
		__ticks = 1;
    1acc:	81 e0       	ldi	r24, 0x01	; 1
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	9a a3       	std	Y+34, r25	; 0x22
    1ad2:	89 a3       	std	Y+33, r24	; 0x21
    1ad4:	3f c0       	rjmp	.+126    	; 0x1b54 <LCD_voidIntialize+0x108>
	else if (__tmp > 65535)
    1ad6:	6b a1       	ldd	r22, Y+35	; 0x23
    1ad8:	7c a1       	ldd	r23, Y+36	; 0x24
    1ada:	8d a1       	ldd	r24, Y+37	; 0x25
    1adc:	9e a1       	ldd	r25, Y+38	; 0x26
    1ade:	20 e0       	ldi	r18, 0x00	; 0
    1ae0:	3f ef       	ldi	r19, 0xFF	; 255
    1ae2:	4f e7       	ldi	r20, 0x7F	; 127
    1ae4:	57 e4       	ldi	r21, 0x47	; 71
    1ae6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1aea:	18 16       	cp	r1, r24
    1aec:	4c f5       	brge	.+82     	; 0x1b40 <LCD_voidIntialize+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aee:	6f a1       	ldd	r22, Y+39	; 0x27
    1af0:	78 a5       	ldd	r23, Y+40	; 0x28
    1af2:	89 a5       	ldd	r24, Y+41	; 0x29
    1af4:	9a a5       	ldd	r25, Y+42	; 0x2a
    1af6:	20 e0       	ldi	r18, 0x00	; 0
    1af8:	30 e0       	ldi	r19, 0x00	; 0
    1afa:	40 e2       	ldi	r20, 0x20	; 32
    1afc:	51 e4       	ldi	r21, 0x41	; 65
    1afe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b02:	dc 01       	movw	r26, r24
    1b04:	cb 01       	movw	r24, r22
    1b06:	bc 01       	movw	r22, r24
    1b08:	cd 01       	movw	r24, r26
    1b0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b0e:	dc 01       	movw	r26, r24
    1b10:	cb 01       	movw	r24, r22
    1b12:	9a a3       	std	Y+34, r25	; 0x22
    1b14:	89 a3       	std	Y+33, r24	; 0x21
    1b16:	0f c0       	rjmp	.+30     	; 0x1b36 <LCD_voidIntialize+0xea>
    1b18:	88 ec       	ldi	r24, 0xC8	; 200
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	98 a3       	std	Y+32, r25	; 0x20
    1b1e:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b20:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b22:	98 a1       	ldd	r25, Y+32	; 0x20
    1b24:	01 97       	sbiw	r24, 0x01	; 1
    1b26:	f1 f7       	brne	.-4      	; 0x1b24 <LCD_voidIntialize+0xd8>
    1b28:	98 a3       	std	Y+32, r25	; 0x20
    1b2a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b2c:	89 a1       	ldd	r24, Y+33	; 0x21
    1b2e:	9a a1       	ldd	r25, Y+34	; 0x22
    1b30:	01 97       	sbiw	r24, 0x01	; 1
    1b32:	9a a3       	std	Y+34, r25	; 0x22
    1b34:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b36:	89 a1       	ldd	r24, Y+33	; 0x21
    1b38:	9a a1       	ldd	r25, Y+34	; 0x22
    1b3a:	00 97       	sbiw	r24, 0x00	; 0
    1b3c:	69 f7       	brne	.-38     	; 0x1b18 <LCD_voidIntialize+0xcc>
    1b3e:	14 c0       	rjmp	.+40     	; 0x1b68 <LCD_voidIntialize+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b40:	6b a1       	ldd	r22, Y+35	; 0x23
    1b42:	7c a1       	ldd	r23, Y+36	; 0x24
    1b44:	8d a1       	ldd	r24, Y+37	; 0x25
    1b46:	9e a1       	ldd	r25, Y+38	; 0x26
    1b48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b4c:	dc 01       	movw	r26, r24
    1b4e:	cb 01       	movw	r24, r22
    1b50:	9a a3       	std	Y+34, r25	; 0x22
    1b52:	89 a3       	std	Y+33, r24	; 0x21
    1b54:	89 a1       	ldd	r24, Y+33	; 0x21
    1b56:	9a a1       	ldd	r25, Y+34	; 0x22
    1b58:	9e 8f       	std	Y+30, r25	; 0x1e
    1b5a:	8d 8f       	std	Y+29, r24	; 0x1d
    1b5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b5e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b60:	01 97       	sbiw	r24, 0x01	; 1
    1b62:	f1 f7       	brne	.-4      	; 0x1b60 <LCD_voidIntialize+0x114>
    1b64:	9e 8f       	std	Y+30, r25	; 0x1e
    1b66:	8d 8f       	std	Y+29, r24	; 0x1d
	
	_delay_ms(30);
	LCD_voidWriteCommand(FUN_SET_COMMAND);
    1b68:	88 e3       	ldi	r24, 0x38	; 56
    1b6a:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
    1b6e:	80 e0       	ldi	r24, 0x00	; 0
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	a0 e0       	ldi	r26, 0x00	; 0
    1b74:	b0 e4       	ldi	r27, 0x40	; 64
    1b76:	89 8f       	std	Y+25, r24	; 0x19
    1b78:	9a 8f       	std	Y+26, r25	; 0x1a
    1b7a:	ab 8f       	std	Y+27, r26	; 0x1b
    1b7c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b7e:	69 8d       	ldd	r22, Y+25	; 0x19
    1b80:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b82:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b84:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b86:	20 e0       	ldi	r18, 0x00	; 0
    1b88:	30 e0       	ldi	r19, 0x00	; 0
    1b8a:	4a ef       	ldi	r20, 0xFA	; 250
    1b8c:	54 e4       	ldi	r21, 0x44	; 68
    1b8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b92:	dc 01       	movw	r26, r24
    1b94:	cb 01       	movw	r24, r22
    1b96:	8d 8b       	std	Y+21, r24	; 0x15
    1b98:	9e 8b       	std	Y+22, r25	; 0x16
    1b9a:	af 8b       	std	Y+23, r26	; 0x17
    1b9c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b9e:	6d 89       	ldd	r22, Y+21	; 0x15
    1ba0:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba2:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba4:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba6:	20 e0       	ldi	r18, 0x00	; 0
    1ba8:	30 e0       	ldi	r19, 0x00	; 0
    1baa:	40 e8       	ldi	r20, 0x80	; 128
    1bac:	5f e3       	ldi	r21, 0x3F	; 63
    1bae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bb2:	88 23       	and	r24, r24
    1bb4:	2c f4       	brge	.+10     	; 0x1bc0 <LCD_voidIntialize+0x174>
		__ticks = 1;
    1bb6:	81 e0       	ldi	r24, 0x01	; 1
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	9c 8b       	std	Y+20, r25	; 0x14
    1bbc:	8b 8b       	std	Y+19, r24	; 0x13
    1bbe:	3f c0       	rjmp	.+126    	; 0x1c3e <LCD_voidIntialize+0x1f2>
	else if (__tmp > 65535)
    1bc0:	6d 89       	ldd	r22, Y+21	; 0x15
    1bc2:	7e 89       	ldd	r23, Y+22	; 0x16
    1bc4:	8f 89       	ldd	r24, Y+23	; 0x17
    1bc6:	98 8d       	ldd	r25, Y+24	; 0x18
    1bc8:	20 e0       	ldi	r18, 0x00	; 0
    1bca:	3f ef       	ldi	r19, 0xFF	; 255
    1bcc:	4f e7       	ldi	r20, 0x7F	; 127
    1bce:	57 e4       	ldi	r21, 0x47	; 71
    1bd0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1bd4:	18 16       	cp	r1, r24
    1bd6:	4c f5       	brge	.+82     	; 0x1c2a <LCD_voidIntialize+0x1de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bd8:	69 8d       	ldd	r22, Y+25	; 0x19
    1bda:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bdc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bde:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1be0:	20 e0       	ldi	r18, 0x00	; 0
    1be2:	30 e0       	ldi	r19, 0x00	; 0
    1be4:	40 e2       	ldi	r20, 0x20	; 32
    1be6:	51 e4       	ldi	r21, 0x41	; 65
    1be8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bec:	dc 01       	movw	r26, r24
    1bee:	cb 01       	movw	r24, r22
    1bf0:	bc 01       	movw	r22, r24
    1bf2:	cd 01       	movw	r24, r26
    1bf4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bf8:	dc 01       	movw	r26, r24
    1bfa:	cb 01       	movw	r24, r22
    1bfc:	9c 8b       	std	Y+20, r25	; 0x14
    1bfe:	8b 8b       	std	Y+19, r24	; 0x13
    1c00:	0f c0       	rjmp	.+30     	; 0x1c20 <LCD_voidIntialize+0x1d4>
    1c02:	88 ec       	ldi	r24, 0xC8	; 200
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	9a 8b       	std	Y+18, r25	; 0x12
    1c08:	89 8b       	std	Y+17, r24	; 0x11
    1c0a:	89 89       	ldd	r24, Y+17	; 0x11
    1c0c:	9a 89       	ldd	r25, Y+18	; 0x12
    1c0e:	01 97       	sbiw	r24, 0x01	; 1
    1c10:	f1 f7       	brne	.-4      	; 0x1c0e <LCD_voidIntialize+0x1c2>
    1c12:	9a 8b       	std	Y+18, r25	; 0x12
    1c14:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c16:	8b 89       	ldd	r24, Y+19	; 0x13
    1c18:	9c 89       	ldd	r25, Y+20	; 0x14
    1c1a:	01 97       	sbiw	r24, 0x01	; 1
    1c1c:	9c 8b       	std	Y+20, r25	; 0x14
    1c1e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c20:	8b 89       	ldd	r24, Y+19	; 0x13
    1c22:	9c 89       	ldd	r25, Y+20	; 0x14
    1c24:	00 97       	sbiw	r24, 0x00	; 0
    1c26:	69 f7       	brne	.-38     	; 0x1c02 <LCD_voidIntialize+0x1b6>
    1c28:	14 c0       	rjmp	.+40     	; 0x1c52 <LCD_voidIntialize+0x206>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c2a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c2c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c2e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c30:	98 8d       	ldd	r25, Y+24	; 0x18
    1c32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c36:	dc 01       	movw	r26, r24
    1c38:	cb 01       	movw	r24, r22
    1c3a:	9c 8b       	std	Y+20, r25	; 0x14
    1c3c:	8b 8b       	std	Y+19, r24	; 0x13
    1c3e:	8b 89       	ldd	r24, Y+19	; 0x13
    1c40:	9c 89       	ldd	r25, Y+20	; 0x14
    1c42:	98 8b       	std	Y+16, r25	; 0x10
    1c44:	8f 87       	std	Y+15, r24	; 0x0f
    1c46:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c48:	98 89       	ldd	r25, Y+16	; 0x10
    1c4a:	01 97       	sbiw	r24, 0x01	; 1
    1c4c:	f1 f7       	brne	.-4      	; 0x1c4a <LCD_voidIntialize+0x1fe>
    1c4e:	98 8b       	std	Y+16, r25	; 0x10
    1c50:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	LCD_voidWriteCommand(DISPLAY_CONTROL_COMMAND);
    1c52:	8c e0       	ldi	r24, 0x0C	; 12
    1c54:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
    1c58:	80 e0       	ldi	r24, 0x00	; 0
    1c5a:	90 e0       	ldi	r25, 0x00	; 0
    1c5c:	a0 e0       	ldi	r26, 0x00	; 0
    1c5e:	b0 e4       	ldi	r27, 0x40	; 64
    1c60:	8b 87       	std	Y+11, r24	; 0x0b
    1c62:	9c 87       	std	Y+12, r25	; 0x0c
    1c64:	ad 87       	std	Y+13, r26	; 0x0d
    1c66:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c68:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	4a ef       	ldi	r20, 0xFA	; 250
    1c76:	54 e4       	ldi	r21, 0x44	; 68
    1c78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c7c:	dc 01       	movw	r26, r24
    1c7e:	cb 01       	movw	r24, r22
    1c80:	8f 83       	std	Y+7, r24	; 0x07
    1c82:	98 87       	std	Y+8, r25	; 0x08
    1c84:	a9 87       	std	Y+9, r26	; 0x09
    1c86:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c88:	6f 81       	ldd	r22, Y+7	; 0x07
    1c8a:	78 85       	ldd	r23, Y+8	; 0x08
    1c8c:	89 85       	ldd	r24, Y+9	; 0x09
    1c8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c90:	20 e0       	ldi	r18, 0x00	; 0
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	40 e8       	ldi	r20, 0x80	; 128
    1c96:	5f e3       	ldi	r21, 0x3F	; 63
    1c98:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c9c:	88 23       	and	r24, r24
    1c9e:	2c f4       	brge	.+10     	; 0x1caa <LCD_voidIntialize+0x25e>
		__ticks = 1;
    1ca0:	81 e0       	ldi	r24, 0x01	; 1
    1ca2:	90 e0       	ldi	r25, 0x00	; 0
    1ca4:	9e 83       	std	Y+6, r25	; 0x06
    1ca6:	8d 83       	std	Y+5, r24	; 0x05
    1ca8:	3f c0       	rjmp	.+126    	; 0x1d28 <LCD_voidIntialize+0x2dc>
	else if (__tmp > 65535)
    1caa:	6f 81       	ldd	r22, Y+7	; 0x07
    1cac:	78 85       	ldd	r23, Y+8	; 0x08
    1cae:	89 85       	ldd	r24, Y+9	; 0x09
    1cb0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cb2:	20 e0       	ldi	r18, 0x00	; 0
    1cb4:	3f ef       	ldi	r19, 0xFF	; 255
    1cb6:	4f e7       	ldi	r20, 0x7F	; 127
    1cb8:	57 e4       	ldi	r21, 0x47	; 71
    1cba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cbe:	18 16       	cp	r1, r24
    1cc0:	4c f5       	brge	.+82     	; 0x1d14 <LCD_voidIntialize+0x2c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cc2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cc4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cca:	20 e0       	ldi	r18, 0x00	; 0
    1ccc:	30 e0       	ldi	r19, 0x00	; 0
    1cce:	40 e2       	ldi	r20, 0x20	; 32
    1cd0:	51 e4       	ldi	r21, 0x41	; 65
    1cd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cd6:	dc 01       	movw	r26, r24
    1cd8:	cb 01       	movw	r24, r22
    1cda:	bc 01       	movw	r22, r24
    1cdc:	cd 01       	movw	r24, r26
    1cde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ce2:	dc 01       	movw	r26, r24
    1ce4:	cb 01       	movw	r24, r22
    1ce6:	9e 83       	std	Y+6, r25	; 0x06
    1ce8:	8d 83       	std	Y+5, r24	; 0x05
    1cea:	0f c0       	rjmp	.+30     	; 0x1d0a <LCD_voidIntialize+0x2be>
    1cec:	88 ec       	ldi	r24, 0xC8	; 200
    1cee:	90 e0       	ldi	r25, 0x00	; 0
    1cf0:	9c 83       	std	Y+4, r25	; 0x04
    1cf2:	8b 83       	std	Y+3, r24	; 0x03
    1cf4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cf6:	9c 81       	ldd	r25, Y+4	; 0x04
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	f1 f7       	brne	.-4      	; 0x1cf8 <LCD_voidIntialize+0x2ac>
    1cfc:	9c 83       	std	Y+4, r25	; 0x04
    1cfe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d00:	8d 81       	ldd	r24, Y+5	; 0x05
    1d02:	9e 81       	ldd	r25, Y+6	; 0x06
    1d04:	01 97       	sbiw	r24, 0x01	; 1
    1d06:	9e 83       	std	Y+6, r25	; 0x06
    1d08:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d0e:	00 97       	sbiw	r24, 0x00	; 0
    1d10:	69 f7       	brne	.-38     	; 0x1cec <LCD_voidIntialize+0x2a0>
    1d12:	14 c0       	rjmp	.+40     	; 0x1d3c <LCD_voidIntialize+0x2f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d14:	6f 81       	ldd	r22, Y+7	; 0x07
    1d16:	78 85       	ldd	r23, Y+8	; 0x08
    1d18:	89 85       	ldd	r24, Y+9	; 0x09
    1d1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d20:	dc 01       	movw	r26, r24
    1d22:	cb 01       	movw	r24, r22
    1d24:	9e 83       	std	Y+6, r25	; 0x06
    1d26:	8d 83       	std	Y+5, r24	; 0x05
    1d28:	8d 81       	ldd	r24, Y+5	; 0x05
    1d2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d2c:	9a 83       	std	Y+2, r25	; 0x02
    1d2e:	89 83       	std	Y+1, r24	; 0x01
    1d30:	89 81       	ldd	r24, Y+1	; 0x01
    1d32:	9a 81       	ldd	r25, Y+2	; 0x02
    1d34:	01 97       	sbiw	r24, 0x01	; 1
    1d36:	f1 f7       	brne	.-4      	; 0x1d34 <LCD_voidIntialize+0x2e8>
    1d38:	9a 83       	std	Y+2, r25	; 0x02
    1d3a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_voidWriteCommand(CLEAR_COMMAND);
    1d3c:	81 e0       	ldi	r24, 0x01	; 1
    1d3e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
	
}
    1d42:	aa 96       	adiw	r28, 0x2a	; 42
    1d44:	0f b6       	in	r0, 0x3f	; 63
    1d46:	f8 94       	cli
    1d48:	de bf       	out	0x3e, r29	; 62
    1d4a:	0f be       	out	0x3f, r0	; 63
    1d4c:	cd bf       	out	0x3d, r28	; 61
    1d4e:	cf 91       	pop	r28
    1d50:	df 91       	pop	r29
    1d52:	08 95       	ret

00001d54 <LCD_voidWriteCommand>:

void LCD_voidWriteCommand(u8 Copy_u8Command){
    1d54:	df 93       	push	r29
    1d56:	cf 93       	push	r28
    1d58:	cd b7       	in	r28, 0x3d	; 61
    1d5a:	de b7       	in	r29, 0x3e	; 62
    1d5c:	2f 97       	sbiw	r28, 0x0f	; 15
    1d5e:	0f b6       	in	r0, 0x3f	; 63
    1d60:	f8 94       	cli
    1d62:	de bf       	out	0x3e, r29	; 62
    1d64:	0f be       	out	0x3f, r0	; 63
    1d66:	cd bf       	out	0x3d, r28	; 61
    1d68:	8f 87       	std	Y+15, r24	; 0x0f

	DIO_voidSetPinValue(LCD_CONTROL_PORT,RS,PIN_LOW);
    1d6a:	81 e0       	ldi	r24, 0x01	; 1
    1d6c:	60 e0       	ldi	r22, 0x00	; 0
    1d6e:	40 e0       	ldi	r20, 0x00	; 0
    1d70:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT,RW,PIN_LOW);
    1d74:	81 e0       	ldi	r24, 0x01	; 1
    1d76:	61 e0       	ldi	r22, 0x01	; 1
    1d78:	40 e0       	ldi	r20, 0x00	; 0
    1d7a:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
	
	DIO_voidSetPortValue(LCD_DATA_PORT,Copy_u8Command);
    1d7e:	80 e0       	ldi	r24, 0x00	; 0
    1d80:	6f 85       	ldd	r22, Y+15	; 0x0f
    1d82:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <DIO_voidSetPortValue>
	
	DIO_voidSetPinValue(LCD_CONTROL_PORT,EN,PIN_HIGH);
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	62 e0       	ldi	r22, 0x02	; 2
    1d8a:	41 e0       	ldi	r20, 0x01	; 1
    1d8c:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	a0 e0       	ldi	r26, 0x00	; 0
    1d96:	b0 e4       	ldi	r27, 0x40	; 64
    1d98:	8b 87       	std	Y+11, r24	; 0x0b
    1d9a:	9c 87       	std	Y+12, r25	; 0x0c
    1d9c:	ad 87       	std	Y+13, r26	; 0x0d
    1d9e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1da0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1da2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1da4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1da6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1da8:	20 e0       	ldi	r18, 0x00	; 0
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	4a ef       	ldi	r20, 0xFA	; 250
    1dae:	54 e4       	ldi	r21, 0x44	; 68
    1db0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1db4:	dc 01       	movw	r26, r24
    1db6:	cb 01       	movw	r24, r22
    1db8:	8f 83       	std	Y+7, r24	; 0x07
    1dba:	98 87       	std	Y+8, r25	; 0x08
    1dbc:	a9 87       	std	Y+9, r26	; 0x09
    1dbe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1dc2:	78 85       	ldd	r23, Y+8	; 0x08
    1dc4:	89 85       	ldd	r24, Y+9	; 0x09
    1dc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dc8:	20 e0       	ldi	r18, 0x00	; 0
    1dca:	30 e0       	ldi	r19, 0x00	; 0
    1dcc:	40 e8       	ldi	r20, 0x80	; 128
    1dce:	5f e3       	ldi	r21, 0x3F	; 63
    1dd0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dd4:	88 23       	and	r24, r24
    1dd6:	2c f4       	brge	.+10     	; 0x1de2 <LCD_voidWriteCommand+0x8e>
		__ticks = 1;
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	9e 83       	std	Y+6, r25	; 0x06
    1dde:	8d 83       	std	Y+5, r24	; 0x05
    1de0:	3f c0       	rjmp	.+126    	; 0x1e60 <LCD_voidWriteCommand+0x10c>
	else if (__tmp > 65535)
    1de2:	6f 81       	ldd	r22, Y+7	; 0x07
    1de4:	78 85       	ldd	r23, Y+8	; 0x08
    1de6:	89 85       	ldd	r24, Y+9	; 0x09
    1de8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dea:	20 e0       	ldi	r18, 0x00	; 0
    1dec:	3f ef       	ldi	r19, 0xFF	; 255
    1dee:	4f e7       	ldi	r20, 0x7F	; 127
    1df0:	57 e4       	ldi	r21, 0x47	; 71
    1df2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1df6:	18 16       	cp	r1, r24
    1df8:	4c f5       	brge	.+82     	; 0x1e4c <LCD_voidWriteCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dfa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dfc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dfe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e00:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e02:	20 e0       	ldi	r18, 0x00	; 0
    1e04:	30 e0       	ldi	r19, 0x00	; 0
    1e06:	40 e2       	ldi	r20, 0x20	; 32
    1e08:	51 e4       	ldi	r21, 0x41	; 65
    1e0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e0e:	dc 01       	movw	r26, r24
    1e10:	cb 01       	movw	r24, r22
    1e12:	bc 01       	movw	r22, r24
    1e14:	cd 01       	movw	r24, r26
    1e16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e1a:	dc 01       	movw	r26, r24
    1e1c:	cb 01       	movw	r24, r22
    1e1e:	9e 83       	std	Y+6, r25	; 0x06
    1e20:	8d 83       	std	Y+5, r24	; 0x05
    1e22:	0f c0       	rjmp	.+30     	; 0x1e42 <LCD_voidWriteCommand+0xee>
    1e24:	88 ec       	ldi	r24, 0xC8	; 200
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	9c 83       	std	Y+4, r25	; 0x04
    1e2a:	8b 83       	std	Y+3, r24	; 0x03
    1e2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e30:	01 97       	sbiw	r24, 0x01	; 1
    1e32:	f1 f7       	brne	.-4      	; 0x1e30 <LCD_voidWriteCommand+0xdc>
    1e34:	9c 83       	std	Y+4, r25	; 0x04
    1e36:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e38:	8d 81       	ldd	r24, Y+5	; 0x05
    1e3a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e3c:	01 97       	sbiw	r24, 0x01	; 1
    1e3e:	9e 83       	std	Y+6, r25	; 0x06
    1e40:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e42:	8d 81       	ldd	r24, Y+5	; 0x05
    1e44:	9e 81       	ldd	r25, Y+6	; 0x06
    1e46:	00 97       	sbiw	r24, 0x00	; 0
    1e48:	69 f7       	brne	.-38     	; 0x1e24 <LCD_voidWriteCommand+0xd0>
    1e4a:	14 c0       	rjmp	.+40     	; 0x1e74 <LCD_voidWriteCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e4c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e4e:	78 85       	ldd	r23, Y+8	; 0x08
    1e50:	89 85       	ldd	r24, Y+9	; 0x09
    1e52:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e54:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e58:	dc 01       	movw	r26, r24
    1e5a:	cb 01       	movw	r24, r22
    1e5c:	9e 83       	std	Y+6, r25	; 0x06
    1e5e:	8d 83       	std	Y+5, r24	; 0x05
    1e60:	8d 81       	ldd	r24, Y+5	; 0x05
    1e62:	9e 81       	ldd	r25, Y+6	; 0x06
    1e64:	9a 83       	std	Y+2, r25	; 0x02
    1e66:	89 83       	std	Y+1, r24	; 0x01
    1e68:	89 81       	ldd	r24, Y+1	; 0x01
    1e6a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e6c:	01 97       	sbiw	r24, 0x01	; 1
    1e6e:	f1 f7       	brne	.-4      	; 0x1e6c <LCD_voidWriteCommand+0x118>
    1e70:	9a 83       	std	Y+2, r25	; 0x02
    1e72:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_voidSetPinValue(LCD_CONTROL_PORT,EN,PIN_LOW);
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	62 e0       	ldi	r22, 0x02	; 2
    1e78:	40 e0       	ldi	r20, 0x00	; 0
    1e7a:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
}
    1e7e:	2f 96       	adiw	r28, 0x0f	; 15
    1e80:	0f b6       	in	r0, 0x3f	; 63
    1e82:	f8 94       	cli
    1e84:	de bf       	out	0x3e, r29	; 62
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	cd bf       	out	0x3d, r28	; 61
    1e8a:	cf 91       	pop	r28
    1e8c:	df 91       	pop	r29
    1e8e:	08 95       	ret

00001e90 <LCD_voidWriteData>:

void LCD_voidWriteData(u8 Copy_u8Data){
    1e90:	df 93       	push	r29
    1e92:	cf 93       	push	r28
    1e94:	cd b7       	in	r28, 0x3d	; 61
    1e96:	de b7       	in	r29, 0x3e	; 62
    1e98:	2f 97       	sbiw	r28, 0x0f	; 15
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	de bf       	out	0x3e, r29	; 62
    1ea0:	0f be       	out	0x3f, r0	; 63
    1ea2:	cd bf       	out	0x3d, r28	; 61
    1ea4:	8f 87       	std	Y+15, r24	; 0x0f

	DIO_voidSetPinValue(LCD_CONTROL_PORT,RS,PIN_HIGH);
    1ea6:	81 e0       	ldi	r24, 0x01	; 1
    1ea8:	60 e0       	ldi	r22, 0x00	; 0
    1eaa:	41 e0       	ldi	r20, 0x01	; 1
    1eac:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT,RW,PIN_LOW);
    1eb0:	81 e0       	ldi	r24, 0x01	; 1
    1eb2:	61 e0       	ldi	r22, 0x01	; 1
    1eb4:	40 e0       	ldi	r20, 0x00	; 0
    1eb6:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
	
	DIO_voidSetPortValue(LCD_DATA_PORT,Copy_u8Data);
    1eba:	80 e0       	ldi	r24, 0x00	; 0
    1ebc:	6f 85       	ldd	r22, Y+15	; 0x0f
    1ebe:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <DIO_voidSetPortValue>
	
	DIO_voidSetPinValue(LCD_CONTROL_PORT,EN,PIN_HIGH);
    1ec2:	81 e0       	ldi	r24, 0x01	; 1
    1ec4:	62 e0       	ldi	r22, 0x02	; 2
    1ec6:	41 e0       	ldi	r20, 0x01	; 1
    1ec8:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
    1ecc:	80 e0       	ldi	r24, 0x00	; 0
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	a0 e0       	ldi	r26, 0x00	; 0
    1ed2:	b0 e4       	ldi	r27, 0x40	; 64
    1ed4:	8b 87       	std	Y+11, r24	; 0x0b
    1ed6:	9c 87       	std	Y+12, r25	; 0x0c
    1ed8:	ad 87       	std	Y+13, r26	; 0x0d
    1eda:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1edc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ede:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ee0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ee2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ee4:	20 e0       	ldi	r18, 0x00	; 0
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	4a ef       	ldi	r20, 0xFA	; 250
    1eea:	54 e4       	ldi	r21, 0x44	; 68
    1eec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ef0:	dc 01       	movw	r26, r24
    1ef2:	cb 01       	movw	r24, r22
    1ef4:	8f 83       	std	Y+7, r24	; 0x07
    1ef6:	98 87       	std	Y+8, r25	; 0x08
    1ef8:	a9 87       	std	Y+9, r26	; 0x09
    1efa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1efc:	6f 81       	ldd	r22, Y+7	; 0x07
    1efe:	78 85       	ldd	r23, Y+8	; 0x08
    1f00:	89 85       	ldd	r24, Y+9	; 0x09
    1f02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f04:	20 e0       	ldi	r18, 0x00	; 0
    1f06:	30 e0       	ldi	r19, 0x00	; 0
    1f08:	40 e8       	ldi	r20, 0x80	; 128
    1f0a:	5f e3       	ldi	r21, 0x3F	; 63
    1f0c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f10:	88 23       	and	r24, r24
    1f12:	2c f4       	brge	.+10     	; 0x1f1e <LCD_voidWriteData+0x8e>
		__ticks = 1;
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	9e 83       	std	Y+6, r25	; 0x06
    1f1a:	8d 83       	std	Y+5, r24	; 0x05
    1f1c:	3f c0       	rjmp	.+126    	; 0x1f9c <LCD_voidWriteData+0x10c>
	else if (__tmp > 65535)
    1f1e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f20:	78 85       	ldd	r23, Y+8	; 0x08
    1f22:	89 85       	ldd	r24, Y+9	; 0x09
    1f24:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f26:	20 e0       	ldi	r18, 0x00	; 0
    1f28:	3f ef       	ldi	r19, 0xFF	; 255
    1f2a:	4f e7       	ldi	r20, 0x7F	; 127
    1f2c:	57 e4       	ldi	r21, 0x47	; 71
    1f2e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f32:	18 16       	cp	r1, r24
    1f34:	4c f5       	brge	.+82     	; 0x1f88 <LCD_voidWriteData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f36:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f38:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f3e:	20 e0       	ldi	r18, 0x00	; 0
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	40 e2       	ldi	r20, 0x20	; 32
    1f44:	51 e4       	ldi	r21, 0x41	; 65
    1f46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f4a:	dc 01       	movw	r26, r24
    1f4c:	cb 01       	movw	r24, r22
    1f4e:	bc 01       	movw	r22, r24
    1f50:	cd 01       	movw	r24, r26
    1f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f56:	dc 01       	movw	r26, r24
    1f58:	cb 01       	movw	r24, r22
    1f5a:	9e 83       	std	Y+6, r25	; 0x06
    1f5c:	8d 83       	std	Y+5, r24	; 0x05
    1f5e:	0f c0       	rjmp	.+30     	; 0x1f7e <LCD_voidWriteData+0xee>
    1f60:	88 ec       	ldi	r24, 0xC8	; 200
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	9c 83       	std	Y+4, r25	; 0x04
    1f66:	8b 83       	std	Y+3, r24	; 0x03
    1f68:	8b 81       	ldd	r24, Y+3	; 0x03
    1f6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f6c:	01 97       	sbiw	r24, 0x01	; 1
    1f6e:	f1 f7       	brne	.-4      	; 0x1f6c <LCD_voidWriteData+0xdc>
    1f70:	9c 83       	std	Y+4, r25	; 0x04
    1f72:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f74:	8d 81       	ldd	r24, Y+5	; 0x05
    1f76:	9e 81       	ldd	r25, Y+6	; 0x06
    1f78:	01 97       	sbiw	r24, 0x01	; 1
    1f7a:	9e 83       	std	Y+6, r25	; 0x06
    1f7c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f80:	9e 81       	ldd	r25, Y+6	; 0x06
    1f82:	00 97       	sbiw	r24, 0x00	; 0
    1f84:	69 f7       	brne	.-38     	; 0x1f60 <LCD_voidWriteData+0xd0>
    1f86:	14 c0       	rjmp	.+40     	; 0x1fb0 <LCD_voidWriteData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f88:	6f 81       	ldd	r22, Y+7	; 0x07
    1f8a:	78 85       	ldd	r23, Y+8	; 0x08
    1f8c:	89 85       	ldd	r24, Y+9	; 0x09
    1f8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	9e 83       	std	Y+6, r25	; 0x06
    1f9a:	8d 83       	std	Y+5, r24	; 0x05
    1f9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1fa0:	9a 83       	std	Y+2, r25	; 0x02
    1fa2:	89 83       	std	Y+1, r24	; 0x01
    1fa4:	89 81       	ldd	r24, Y+1	; 0x01
    1fa6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fa8:	01 97       	sbiw	r24, 0x01	; 1
    1faa:	f1 f7       	brne	.-4      	; 0x1fa8 <LCD_voidWriteData+0x118>
    1fac:	9a 83       	std	Y+2, r25	; 0x02
    1fae:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_voidSetPinValue(LCD_CONTROL_PORT,EN,PIN_LOW);
    1fb0:	81 e0       	ldi	r24, 0x01	; 1
    1fb2:	62 e0       	ldi	r22, 0x02	; 2
    1fb4:	40 e0       	ldi	r20, 0x00	; 0
    1fb6:	0e 94 17 08 	call	0x102e	; 0x102e <DIO_voidSetPinValue>
}
    1fba:	2f 96       	adiw	r28, 0x0f	; 15
    1fbc:	0f b6       	in	r0, 0x3f	; 63
    1fbe:	f8 94       	cli
    1fc0:	de bf       	out	0x3e, r29	; 62
    1fc2:	0f be       	out	0x3f, r0	; 63
    1fc4:	cd bf       	out	0x3d, r28	; 61
    1fc6:	cf 91       	pop	r28
    1fc8:	df 91       	pop	r29
    1fca:	08 95       	ret

00001fcc <LCD_voidGoToXY>:

void LCD_voidGoToXY(u8 Copy_u8X,u8 Copy_u8Y){
    1fcc:	df 93       	push	r29
    1fce:	cf 93       	push	r28
    1fd0:	00 d0       	rcall	.+0      	; 0x1fd2 <LCD_voidGoToXY+0x6>
    1fd2:	00 d0       	rcall	.+0      	; 0x1fd4 <LCD_voidGoToXY+0x8>
    1fd4:	cd b7       	in	r28, 0x3d	; 61
    1fd6:	de b7       	in	r29, 0x3e	; 62
    1fd8:	89 83       	std	Y+1, r24	; 0x01
    1fda:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8X){
    1fdc:	89 81       	ldd	r24, Y+1	; 0x01
    1fde:	28 2f       	mov	r18, r24
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	3c 83       	std	Y+4, r19	; 0x04
    1fe4:	2b 83       	std	Y+3, r18	; 0x03
    1fe6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe8:	9c 81       	ldd	r25, Y+4	; 0x04
    1fea:	00 97       	sbiw	r24, 0x00	; 0
    1fec:	31 f0       	breq	.+12     	; 0x1ffa <LCD_voidGoToXY+0x2e>
    1fee:	2b 81       	ldd	r18, Y+3	; 0x03
    1ff0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ff2:	21 30       	cpi	r18, 0x01	; 1
    1ff4:	31 05       	cpc	r19, r1
    1ff6:	31 f0       	breq	.+12     	; 0x2004 <LCD_voidGoToXY+0x38>
    1ff8:	09 c0       	rjmp	.+18     	; 0x200c <LCD_voidGoToXY+0x40>
		case LINE0:
			LCD_voidWriteCommand(LINE0_ADDRESS+Copy_u8Y);
    1ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffc:	80 58       	subi	r24, 0x80	; 128
    1ffe:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
    2002:	04 c0       	rjmp	.+8      	; 0x200c <LCD_voidGoToXY+0x40>
			break;
		case LINE1:
			LCD_voidWriteCommand(LINE1_ADDRESS+Copy_u8Y);
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	80 54       	subi	r24, 0x40	; 64
    2008:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
	}
}
    200c:	0f 90       	pop	r0
    200e:	0f 90       	pop	r0
    2010:	0f 90       	pop	r0
    2012:	0f 90       	pop	r0
    2014:	cf 91       	pop	r28
    2016:	df 91       	pop	r29
    2018:	08 95       	ret

0000201a <LCD_voidWriteString>:


void LCD_voidWriteString(u8 *Copy_u8String){
    201a:	df 93       	push	r29
    201c:	cf 93       	push	r28
    201e:	00 d0       	rcall	.+0      	; 0x2020 <LCD_voidWriteString+0x6>
    2020:	0f 92       	push	r0
    2022:	cd b7       	in	r28, 0x3d	; 61
    2024:	de b7       	in	r29, 0x3e	; 62
    2026:	9b 83       	std	Y+3, r25	; 0x03
    2028:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
    202a:	19 82       	std	Y+1, r1	; 0x01
    202c:	0e c0       	rjmp	.+28     	; 0x204a <LCD_voidWriteString+0x30>
	while(Copy_u8String[i]!='\0'){
		LCD_voidWriteData(Copy_u8String[i]);
    202e:	89 81       	ldd	r24, Y+1	; 0x01
    2030:	28 2f       	mov	r18, r24
    2032:	30 e0       	ldi	r19, 0x00	; 0
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	9b 81       	ldd	r25, Y+3	; 0x03
    2038:	fc 01       	movw	r30, r24
    203a:	e2 0f       	add	r30, r18
    203c:	f3 1f       	adc	r31, r19
    203e:	80 81       	ld	r24, Z
    2040:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <LCD_voidWriteData>
		i++;
    2044:	89 81       	ldd	r24, Y+1	; 0x01
    2046:	8f 5f       	subi	r24, 0xFF	; 255
    2048:	89 83       	std	Y+1, r24	; 0x01
}


void LCD_voidWriteString(u8 *Copy_u8String){
	u8 i=0;
	while(Copy_u8String[i]!='\0'){
    204a:	89 81       	ldd	r24, Y+1	; 0x01
    204c:	28 2f       	mov	r18, r24
    204e:	30 e0       	ldi	r19, 0x00	; 0
    2050:	8a 81       	ldd	r24, Y+2	; 0x02
    2052:	9b 81       	ldd	r25, Y+3	; 0x03
    2054:	fc 01       	movw	r30, r24
    2056:	e2 0f       	add	r30, r18
    2058:	f3 1f       	adc	r31, r19
    205a:	80 81       	ld	r24, Z
    205c:	88 23       	and	r24, r24
    205e:	39 f7       	brne	.-50     	; 0x202e <LCD_voidWriteString+0x14>
		LCD_voidWriteData(Copy_u8String[i]);
		i++;
	}
}
    2060:	0f 90       	pop	r0
    2062:	0f 90       	pop	r0
    2064:	0f 90       	pop	r0
    2066:	cf 91       	pop	r28
    2068:	df 91       	pop	r29
    206a:	08 95       	ret

0000206c <LCD_voidWriteNumber>:

void LCD_voidWriteNumber(u32 Copy_u32Number){
    206c:	0f 93       	push	r16
    206e:	1f 93       	push	r17
    2070:	df 93       	push	r29
    2072:	cf 93       	push	r28
    2074:	cd b7       	in	r28, 0x3d	; 61
    2076:	de b7       	in	r29, 0x3e	; 62
    2078:	60 97       	sbiw	r28, 0x10	; 16
    207a:	0f b6       	in	r0, 0x3f	; 63
    207c:	f8 94       	cli
    207e:	de bf       	out	0x3e, r29	; 62
    2080:	0f be       	out	0x3f, r0	; 63
    2082:	cd bf       	out	0x3d, r28	; 61
    2084:	6d 87       	std	Y+13, r22	; 0x0d
    2086:	7e 87       	std	Y+14, r23	; 0x0e
    2088:	8f 87       	std	Y+15, r24	; 0x0f
    208a:	98 8b       	std	Y+16, r25	; 0x10
	u8 arr[MAX_INT_DIGITS];
	u8 i=0;
    208c:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_u32Number==0){
    208e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2090:	9e 85       	ldd	r25, Y+14	; 0x0e
    2092:	af 85       	ldd	r26, Y+15	; 0x0f
    2094:	b8 89       	ldd	r27, Y+16	; 0x10
    2096:	00 97       	sbiw	r24, 0x00	; 0
    2098:	a1 05       	cpc	r26, r1
    209a:	b1 05       	cpc	r27, r1
    209c:	89 f5       	brne	.+98     	; 0x2100 <LCD_voidWriteNumber+0x94>
		LCD_voidWriteData(ZERO_ASCII);
    209e:	80 e3       	ldi	r24, 0x30	; 48
    20a0:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <LCD_voidWriteData>
    20a4:	4d c0       	rjmp	.+154    	; 0x2140 <LCD_voidWriteNumber+0xd4>
	}
	else{
		while(Copy_u32Number>0){
			arr[i]=Copy_u32Number%10;
    20a6:	8a 81       	ldd	r24, Y+2	; 0x02
    20a8:	08 2f       	mov	r16, r24
    20aa:	10 e0       	ldi	r17, 0x00	; 0
    20ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    20ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    20b0:	af 85       	ldd	r26, Y+15	; 0x0f
    20b2:	b8 89       	ldd	r27, Y+16	; 0x10
    20b4:	2a e0       	ldi	r18, 0x0A	; 10
    20b6:	30 e0       	ldi	r19, 0x00	; 0
    20b8:	40 e0       	ldi	r20, 0x00	; 0
    20ba:	50 e0       	ldi	r21, 0x00	; 0
    20bc:	bc 01       	movw	r22, r24
    20be:	cd 01       	movw	r24, r26
    20c0:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    20c4:	dc 01       	movw	r26, r24
    20c6:	cb 01       	movw	r24, r22
    20c8:	28 2f       	mov	r18, r24
    20ca:	ce 01       	movw	r24, r28
    20cc:	03 96       	adiw	r24, 0x03	; 3
    20ce:	fc 01       	movw	r30, r24
    20d0:	e0 0f       	add	r30, r16
    20d2:	f1 1f       	adc	r31, r17
    20d4:	20 83       	st	Z, r18
			Copy_u32Number/=10;
    20d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    20d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    20da:	af 85       	ldd	r26, Y+15	; 0x0f
    20dc:	b8 89       	ldd	r27, Y+16	; 0x10
    20de:	2a e0       	ldi	r18, 0x0A	; 10
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	40 e0       	ldi	r20, 0x00	; 0
    20e4:	50 e0       	ldi	r21, 0x00	; 0
    20e6:	bc 01       	movw	r22, r24
    20e8:	cd 01       	movw	r24, r26
    20ea:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    20ee:	da 01       	movw	r26, r20
    20f0:	c9 01       	movw	r24, r18
    20f2:	8d 87       	std	Y+13, r24	; 0x0d
    20f4:	9e 87       	std	Y+14, r25	; 0x0e
    20f6:	af 87       	std	Y+15, r26	; 0x0f
    20f8:	b8 8b       	std	Y+16, r27	; 0x10
			i++;
    20fa:	8a 81       	ldd	r24, Y+2	; 0x02
    20fc:	8f 5f       	subi	r24, 0xFF	; 255
    20fe:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
	if(Copy_u32Number==0){
		LCD_voidWriteData(ZERO_ASCII);
	}
	else{
		while(Copy_u32Number>0){
    2100:	8d 85       	ldd	r24, Y+13	; 0x0d
    2102:	9e 85       	ldd	r25, Y+14	; 0x0e
    2104:	af 85       	ldd	r26, Y+15	; 0x0f
    2106:	b8 89       	ldd	r27, Y+16	; 0x10
    2108:	00 97       	sbiw	r24, 0x00	; 0
    210a:	a1 05       	cpc	r26, r1
    210c:	b1 05       	cpc	r27, r1
    210e:	59 f6       	brne	.-106    	; 0x20a6 <LCD_voidWriteNumber+0x3a>
			arr[i]=Copy_u32Number%10;
			Copy_u32Number/=10;
			i++;
		}
		for(u8 j=i;j>0;j--){
    2110:	8a 81       	ldd	r24, Y+2	; 0x02
    2112:	89 83       	std	Y+1, r24	; 0x01
    2114:	12 c0       	rjmp	.+36     	; 0x213a <LCD_voidWriteNumber+0xce>
			LCD_voidWriteData(arr[j-1]+ZERO_ASCII);
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	88 2f       	mov	r24, r24
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	9c 01       	movw	r18, r24
    211e:	21 50       	subi	r18, 0x01	; 1
    2120:	30 40       	sbci	r19, 0x00	; 0
    2122:	ce 01       	movw	r24, r28
    2124:	03 96       	adiw	r24, 0x03	; 3
    2126:	fc 01       	movw	r30, r24
    2128:	e2 0f       	add	r30, r18
    212a:	f3 1f       	adc	r31, r19
    212c:	80 81       	ld	r24, Z
    212e:	80 5d       	subi	r24, 0xD0	; 208
    2130:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <LCD_voidWriteData>
		while(Copy_u32Number>0){
			arr[i]=Copy_u32Number%10;
			Copy_u32Number/=10;
			i++;
		}
		for(u8 j=i;j>0;j--){
    2134:	89 81       	ldd	r24, Y+1	; 0x01
    2136:	81 50       	subi	r24, 0x01	; 1
    2138:	89 83       	std	Y+1, r24	; 0x01
    213a:	89 81       	ldd	r24, Y+1	; 0x01
    213c:	88 23       	and	r24, r24
    213e:	59 f7       	brne	.-42     	; 0x2116 <LCD_voidWriteNumber+0xaa>
			LCD_voidWriteData(arr[j-1]+ZERO_ASCII);
		}		
	}
}
    2140:	60 96       	adiw	r28, 0x10	; 16
    2142:	0f b6       	in	r0, 0x3f	; 63
    2144:	f8 94       	cli
    2146:	de bf       	out	0x3e, r29	; 62
    2148:	0f be       	out	0x3f, r0	; 63
    214a:	cd bf       	out	0x3d, r28	; 61
    214c:	cf 91       	pop	r28
    214e:	df 91       	pop	r29
    2150:	1f 91       	pop	r17
    2152:	0f 91       	pop	r16
    2154:	08 95       	ret

00002156 <LCD_voidWriteSpecialCharacter>:

void LCD_voidWriteSpecialCharacter(u8 *patern,u8 Copy_u32Char,u8 Copy_u8X,u8 Copy_u8Y){
    2156:	df 93       	push	r29
    2158:	cf 93       	push	r28
    215a:	00 d0       	rcall	.+0      	; 0x215c <LCD_voidWriteSpecialCharacter+0x6>
    215c:	00 d0       	rcall	.+0      	; 0x215e <LCD_voidWriteSpecialCharacter+0x8>
    215e:	00 d0       	rcall	.+0      	; 0x2160 <LCD_voidWriteSpecialCharacter+0xa>
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
    2164:	9b 83       	std	Y+3, r25	; 0x03
    2166:	8a 83       	std	Y+2, r24	; 0x02
    2168:	6c 83       	std	Y+4, r22	; 0x04
    216a:	4d 83       	std	Y+5, r20	; 0x05
    216c:	2e 83       	std	Y+6, r18	; 0x06
	LCD_voidWriteCommand(CGRAM_ADDRESS+Copy_u32Char*NO_BLOCK_BYTES);
    216e:	8c 81       	ldd	r24, Y+4	; 0x04
    2170:	88 2f       	mov	r24, r24
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	08 96       	adiw	r24, 0x08	; 8
    2176:	88 0f       	add	r24, r24
    2178:	99 1f       	adc	r25, r25
    217a:	88 0f       	add	r24, r24
    217c:	99 1f       	adc	r25, r25
    217e:	88 0f       	add	r24, r24
    2180:	99 1f       	adc	r25, r25
    2182:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
	for(u8 i=0;i<NO_BLOCK_BYTES;i++){
    2186:	19 82       	std	Y+1, r1	; 0x01
    2188:	0e c0       	rjmp	.+28     	; 0x21a6 <LCD_voidWriteSpecialCharacter+0x50>
		LCD_voidWriteData(patern[i]);
    218a:	89 81       	ldd	r24, Y+1	; 0x01
    218c:	28 2f       	mov	r18, r24
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	8a 81       	ldd	r24, Y+2	; 0x02
    2192:	9b 81       	ldd	r25, Y+3	; 0x03
    2194:	fc 01       	movw	r30, r24
    2196:	e2 0f       	add	r30, r18
    2198:	f3 1f       	adc	r31, r19
    219a:	80 81       	ld	r24, Z
    219c:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <LCD_voidWriteData>
	}
}

void LCD_voidWriteSpecialCharacter(u8 *patern,u8 Copy_u32Char,u8 Copy_u8X,u8 Copy_u8Y){
	LCD_voidWriteCommand(CGRAM_ADDRESS+Copy_u32Char*NO_BLOCK_BYTES);
	for(u8 i=0;i<NO_BLOCK_BYTES;i++){
    21a0:	89 81       	ldd	r24, Y+1	; 0x01
    21a2:	8f 5f       	subi	r24, 0xFF	; 255
    21a4:	89 83       	std	Y+1, r24	; 0x01
    21a6:	89 81       	ldd	r24, Y+1	; 0x01
    21a8:	88 30       	cpi	r24, 0x08	; 8
    21aa:	78 f3       	brcs	.-34     	; 0x218a <LCD_voidWriteSpecialCharacter+0x34>
		LCD_voidWriteData(patern[i]);
	}
	LCD_voidGoToXY(Copy_u8X,Copy_u8Y);
    21ac:	8d 81       	ldd	r24, Y+5	; 0x05
    21ae:	6e 81       	ldd	r22, Y+6	; 0x06
    21b0:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <LCD_voidGoToXY>
	LCD_voidWriteData(Copy_u32Char);
    21b4:	8c 81       	ldd	r24, Y+4	; 0x04
    21b6:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <LCD_voidWriteData>
}
    21ba:	26 96       	adiw	r28, 0x06	; 6
    21bc:	0f b6       	in	r0, 0x3f	; 63
    21be:	f8 94       	cli
    21c0:	de bf       	out	0x3e, r29	; 62
    21c2:	0f be       	out	0x3f, r0	; 63
    21c4:	cd bf       	out	0x3d, r28	; 61
    21c6:	cf 91       	pop	r28
    21c8:	df 91       	pop	r29
    21ca:	08 95       	ret

000021cc <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(){
    21cc:	df 93       	push	r29
    21ce:	cf 93       	push	r28
    21d0:	cd b7       	in	r28, 0x3d	; 61
    21d2:	de b7       	in	r29, 0x3e	; 62
	LCD_voidWriteCommand(CLEAR_COMMAND);
    21d4:	81 e0       	ldi	r24, 0x01	; 1
    21d6:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <LCD_voidWriteCommand>
    21da:	cf 91       	pop	r28
    21dc:	df 91       	pop	r29
    21de:	08 95       	ret

000021e0 <TIMER0_voidInitialize>:
void (*TIMER0_NORMAL_GPfun)(void)=NULL;
void (*TIMER0_CTC_GPfun)(void)=NULL;

u32 TIMER,PreLoad,PreScaler;

void TIMER0_voidInitialize(){
    21e0:	df 93       	push	r29
    21e2:	cf 93       	push	r28
    21e4:	cd b7       	in	r28, 0x3d	; 61
    21e6:	de b7       	in	r29, 0x3e	; 62
	SetBit(TCCR0,PIN0);
	ClrBit(TCCR0,PIN1);
	ClrBit(TCCR0,PIN2);
	PreScaler=1;
#elif Clock_Select == clk_8
	ClrBit(TCCR0,PIN0);
    21e8:	a3 e5       	ldi	r26, 0x53	; 83
    21ea:	b0 e0       	ldi	r27, 0x00	; 0
    21ec:	e3 e5       	ldi	r30, 0x53	; 83
    21ee:	f0 e0       	ldi	r31, 0x00	; 0
    21f0:	80 81       	ld	r24, Z
    21f2:	8e 7f       	andi	r24, 0xFE	; 254
    21f4:	8c 93       	st	X, r24
	SetBit(TCCR0,PIN1);
    21f6:	a3 e5       	ldi	r26, 0x53	; 83
    21f8:	b0 e0       	ldi	r27, 0x00	; 0
    21fa:	e3 e5       	ldi	r30, 0x53	; 83
    21fc:	f0 e0       	ldi	r31, 0x00	; 0
    21fe:	80 81       	ld	r24, Z
    2200:	82 60       	ori	r24, 0x02	; 2
    2202:	8c 93       	st	X, r24
	ClrBit(TCCR0,PIN2);
    2204:	a3 e5       	ldi	r26, 0x53	; 83
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	e3 e5       	ldi	r30, 0x53	; 83
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	80 81       	ld	r24, Z
    220e:	8b 7f       	andi	r24, 0xFB	; 251
    2210:	8c 93       	st	X, r24
	PreScaler=8;
    2212:	88 e0       	ldi	r24, 0x08	; 8
    2214:	90 e0       	ldi	r25, 0x00	; 0
    2216:	a0 e0       	ldi	r26, 0x00	; 0
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	80 93 b4 01 	sts	0x01B4, r24
    221e:	90 93 b5 01 	sts	0x01B5, r25
    2222:	a0 93 b6 01 	sts	0x01B6, r26
    2226:	b0 93 b7 01 	sts	0x01B7, r27
/************ Compare Output Mode *********/
#if Compare_Output_Mode == OC0_Disconnected
	ClrBit(TCCR0,PIN4);
	ClrBit(TCCR0,PIN5);
#elif Compare_Output_Mode == Toggle_OC0
	SetBit(TCCR0,PIN4);
    222a:	a3 e5       	ldi	r26, 0x53	; 83
    222c:	b0 e0       	ldi	r27, 0x00	; 0
    222e:	e3 e5       	ldi	r30, 0x53	; 83
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	80 61       	ori	r24, 0x10	; 16
    2236:	8c 93       	st	X, r24
	ClrBit(TCCR0,PIN5);
    2238:	a3 e5       	ldi	r26, 0x53	; 83
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e3 e5       	ldi	r30, 0x53	; 83
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	8f 7d       	andi	r24, 0xDF	; 223
    2244:	8c 93       	st	X, r24
	SetBit(TCCR0,PIN5);
#endif

/************ Waveform Generation Mode *********/
#if Waveform_MODE == NORMAL
	ClrBit(TCCR0,PIN3);
    2246:	a3 e5       	ldi	r26, 0x53	; 83
    2248:	b0 e0       	ldi	r27, 0x00	; 0
    224a:	e3 e5       	ldi	r30, 0x53	; 83
    224c:	f0 e0       	ldi	r31, 0x00	; 0
    224e:	80 81       	ld	r24, Z
    2250:	87 7f       	andi	r24, 0xF7	; 247
    2252:	8c 93       	st	X, r24
	ClrBit(TCCR0,PIN6);
    2254:	a3 e5       	ldi	r26, 0x53	; 83
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e3 e5       	ldi	r30, 0x53	; 83
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	8f 7b       	andi	r24, 0xBF	; 191
    2260:	8c 93       	st	X, r24
	SetBit(TIMSK,PIN0);
    2262:	a9 e5       	ldi	r26, 0x59	; 89
    2264:	b0 e0       	ldi	r27, 0x00	; 0
    2266:	e9 e5       	ldi	r30, 0x59	; 89
    2268:	f0 e0       	ldi	r31, 0x00	; 0
    226a:	80 81       	ld	r24, Z
    226c:	81 60       	ori	r24, 0x01	; 1
    226e:	8c 93       	st	X, r24
	SetBit(TIMSK,PIN1);
#elif Waveform_MODE == Fast_PWM
	SetBit(TCCR0,PIN3);
	SetBit(TCCR0,PIN6);
#endif
}
    2270:	cf 91       	pop	r28
    2272:	df 91       	pop	r29
    2274:	08 95       	ret

00002276 <TIMER0_voidPreLoad>:

void TIMER0_voidPreLoad(u8 Copy_u8Value){
    2276:	df 93       	push	r29
    2278:	cf 93       	push	r28
    227a:	0f 92       	push	r0
    227c:	cd b7       	in	r28, 0x3d	; 61
    227e:	de b7       	in	r29, 0x3e	; 62
    2280:	89 83       	std	Y+1, r24	; 0x01
	
	TCNT0=Copy_u8Value;
    2282:	e2 e5       	ldi	r30, 0x52	; 82
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	89 81       	ldd	r24, Y+1	; 0x01
    2288:	80 83       	st	Z, r24
}
    228a:	0f 90       	pop	r0
    228c:	cf 91       	pop	r28
    228e:	df 91       	pop	r29
    2290:	08 95       	ret

00002292 <TIMER0_voidSetOCR0>:

void TIMER0_voidSetOCR0(u8 Copy_u8Value){
    2292:	df 93       	push	r29
    2294:	cf 93       	push	r28
    2296:	0f 92       	push	r0
    2298:	cd b7       	in	r28, 0x3d	; 61
    229a:	de b7       	in	r29, 0x3e	; 62
    229c:	89 83       	std	Y+1, r24	; 0x01
	
	OCR0=Copy_u8Value;
    229e:	ec e5       	ldi	r30, 0x5C	; 92
    22a0:	f0 e0       	ldi	r31, 0x00	; 0
    22a2:	89 81       	ldd	r24, Y+1	; 0x01
    22a4:	80 83       	st	Z, r24
}
    22a6:	0f 90       	pop	r0
    22a8:	cf 91       	pop	r28
    22aa:	df 91       	pop	r29
    22ac:	08 95       	ret

000022ae <TIMER0_voidSetTimer>:

void TIMER0_voidSetTimer(u32 Copy_u32TimeMS){
    22ae:	ef 92       	push	r14
    22b0:	ff 92       	push	r15
    22b2:	0f 93       	push	r16
    22b4:	1f 93       	push	r17
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
    22be:	68 97       	sbiw	r28, 0x18	; 24
    22c0:	0f b6       	in	r0, 0x3f	; 63
    22c2:	f8 94       	cli
    22c4:	de bf       	out	0x3e, r29	; 62
    22c6:	0f be       	out	0x3f, r0	; 63
    22c8:	cd bf       	out	0x3d, r28	; 61
    22ca:	6d 8b       	std	Y+21, r22	; 0x15
    22cc:	7e 8b       	std	Y+22, r23	; 0x16
    22ce:	8f 8b       	std	Y+23, r24	; 0x17
    22d0:	98 8f       	std	Y+24, r25	; 0x18
	
	u32 MAX_NUM;
	if(Waveform_MODE == NORMAL){
		MAX_NUM=MAX_8BIT_REG;
    22d2:	80 e0       	ldi	r24, 0x00	; 0
    22d4:	91 e0       	ldi	r25, 0x01	; 1
    22d6:	a0 e0       	ldi	r26, 0x00	; 0
    22d8:	b0 e0       	ldi	r27, 0x00	; 0
    22da:	89 8b       	std	Y+17, r24	; 0x11
    22dc:	9a 8b       	std	Y+18, r25	; 0x12
    22de:	ab 8b       	std	Y+19, r26	; 0x13
    22e0:	bc 8b       	std	Y+20, r27	; 0x14
	}
	else if(Waveform_MODE == CTC){
		MAX_NUM=OCR0;
	}
	
	u32 TIMER_freq=CPU_FREQUENCY/PreScaler;
    22e2:	20 91 b4 01 	lds	r18, 0x01B4
    22e6:	30 91 b5 01 	lds	r19, 0x01B5
    22ea:	40 91 b6 01 	lds	r20, 0x01B6
    22ee:	50 91 b7 01 	lds	r21, 0x01B7
    22f2:	80 e0       	ldi	r24, 0x00	; 0
    22f4:	92 e1       	ldi	r25, 0x12	; 18
    22f6:	aa e7       	ldi	r26, 0x7A	; 122
    22f8:	b0 e0       	ldi	r27, 0x00	; 0
    22fa:	bc 01       	movw	r22, r24
    22fc:	cd 01       	movw	r24, r26
    22fe:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    2302:	da 01       	movw	r26, r20
    2304:	c9 01       	movw	r24, r18
    2306:	8d 87       	std	Y+13, r24	; 0x0d
    2308:	9e 87       	std	Y+14, r25	; 0x0e
    230a:	af 87       	std	Y+15, r26	; 0x0f
    230c:	b8 8b       	std	Y+16, r27	; 0x10
	f32 Tick_Time=MICRO_IN_SEC/TIMER_freq;
    230e:	80 e4       	ldi	r24, 0x40	; 64
    2310:	92 e4       	ldi	r25, 0x42	; 66
    2312:	af e0       	ldi	r26, 0x0F	; 15
    2314:	b0 e0       	ldi	r27, 0x00	; 0
    2316:	2d 85       	ldd	r18, Y+13	; 0x0d
    2318:	3e 85       	ldd	r19, Y+14	; 0x0e
    231a:	4f 85       	ldd	r20, Y+15	; 0x0f
    231c:	58 89       	ldd	r21, Y+16	; 0x10
    231e:	bc 01       	movw	r22, r24
    2320:	cd 01       	movw	r24, r26
    2322:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    2326:	da 01       	movw	r26, r20
    2328:	c9 01       	movw	r24, r18
    232a:	bc 01       	movw	r22, r24
    232c:	cd 01       	movw	r24, r26
    232e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2332:	dc 01       	movw	r26, r24
    2334:	cb 01       	movw	r24, r22
    2336:	89 87       	std	Y+9, r24	; 0x09
    2338:	9a 87       	std	Y+10, r25	; 0x0a
    233a:	ab 87       	std	Y+11, r26	; 0x0b
    233c:	bc 87       	std	Y+12, r27	; 0x0c
	u32 OverFlow_Time=Tick_Time*MAX_NUM;
    233e:	69 89       	ldd	r22, Y+17	; 0x11
    2340:	7a 89       	ldd	r23, Y+18	; 0x12
    2342:	8b 89       	ldd	r24, Y+19	; 0x13
    2344:	9c 89       	ldd	r25, Y+20	; 0x14
    2346:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    234a:	dc 01       	movw	r26, r24
    234c:	cb 01       	movw	r24, r22
    234e:	bc 01       	movw	r22, r24
    2350:	cd 01       	movw	r24, r26
    2352:	29 85       	ldd	r18, Y+9	; 0x09
    2354:	3a 85       	ldd	r19, Y+10	; 0x0a
    2356:	4b 85       	ldd	r20, Y+11	; 0x0b
    2358:	5c 85       	ldd	r21, Y+12	; 0x0c
    235a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    235e:	dc 01       	movw	r26, r24
    2360:	cb 01       	movw	r24, r22
    2362:	bc 01       	movw	r22, r24
    2364:	cd 01       	movw	r24, r26
    2366:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    236a:	dc 01       	movw	r26, r24
    236c:	cb 01       	movw	r24, r22
    236e:	8d 83       	std	Y+5, r24	; 0x05
    2370:	9e 83       	std	Y+6, r25	; 0x06
    2372:	af 83       	std	Y+7, r26	; 0x07
    2374:	b8 87       	std	Y+8, r27	; 0x08
	
	TIMER=(Copy_u32TimeMS*MICRO_IN_MILLI)/OverFlow_Time;
    2376:	8d 89       	ldd	r24, Y+21	; 0x15
    2378:	9e 89       	ldd	r25, Y+22	; 0x16
    237a:	af 89       	ldd	r26, Y+23	; 0x17
    237c:	b8 8d       	ldd	r27, Y+24	; 0x18
    237e:	28 ee       	ldi	r18, 0xE8	; 232
    2380:	33 e0       	ldi	r19, 0x03	; 3
    2382:	40 e0       	ldi	r20, 0x00	; 0
    2384:	50 e0       	ldi	r21, 0x00	; 0
    2386:	bc 01       	movw	r22, r24
    2388:	cd 01       	movw	r24, r26
    238a:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <__mulsi3>
    238e:	dc 01       	movw	r26, r24
    2390:	cb 01       	movw	r24, r22
    2392:	2d 81       	ldd	r18, Y+5	; 0x05
    2394:	3e 81       	ldd	r19, Y+6	; 0x06
    2396:	4f 81       	ldd	r20, Y+7	; 0x07
    2398:	58 85       	ldd	r21, Y+8	; 0x08
    239a:	bc 01       	movw	r22, r24
    239c:	cd 01       	movw	r24, r26
    239e:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    23a2:	da 01       	movw	r26, r20
    23a4:	c9 01       	movw	r24, r18
    23a6:	80 93 b0 01 	sts	0x01B0, r24
    23aa:	90 93 b1 01 	sts	0x01B1, r25
    23ae:	a0 93 b2 01 	sts	0x01B2, r26
    23b2:	b0 93 b3 01 	sts	0x01B3, r27
	f32 remainder=((Copy_u32TimeMS*MICRO_IN_MILLI)%OverFlow_Time)/(f32)OverFlow_Time;
    23b6:	8d 89       	ldd	r24, Y+21	; 0x15
    23b8:	9e 89       	ldd	r25, Y+22	; 0x16
    23ba:	af 89       	ldd	r26, Y+23	; 0x17
    23bc:	b8 8d       	ldd	r27, Y+24	; 0x18
    23be:	28 ee       	ldi	r18, 0xE8	; 232
    23c0:	33 e0       	ldi	r19, 0x03	; 3
    23c2:	40 e0       	ldi	r20, 0x00	; 0
    23c4:	50 e0       	ldi	r21, 0x00	; 0
    23c6:	bc 01       	movw	r22, r24
    23c8:	cd 01       	movw	r24, r26
    23ca:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <__mulsi3>
    23ce:	dc 01       	movw	r26, r24
    23d0:	cb 01       	movw	r24, r22
    23d2:	2d 81       	ldd	r18, Y+5	; 0x05
    23d4:	3e 81       	ldd	r19, Y+6	; 0x06
    23d6:	4f 81       	ldd	r20, Y+7	; 0x07
    23d8:	58 85       	ldd	r21, Y+8	; 0x08
    23da:	bc 01       	movw	r22, r24
    23dc:	cd 01       	movw	r24, r26
    23de:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    23e2:	dc 01       	movw	r26, r24
    23e4:	cb 01       	movw	r24, r22
    23e6:	bc 01       	movw	r22, r24
    23e8:	cd 01       	movw	r24, r26
    23ea:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    23ee:	7b 01       	movw	r14, r22
    23f0:	8c 01       	movw	r16, r24
    23f2:	6d 81       	ldd	r22, Y+5	; 0x05
    23f4:	7e 81       	ldd	r23, Y+6	; 0x06
    23f6:	8f 81       	ldd	r24, Y+7	; 0x07
    23f8:	98 85       	ldd	r25, Y+8	; 0x08
    23fa:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    23fe:	9b 01       	movw	r18, r22
    2400:	ac 01       	movw	r20, r24
    2402:	c8 01       	movw	r24, r16
    2404:	b7 01       	movw	r22, r14
    2406:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    240a:	dc 01       	movw	r26, r24
    240c:	cb 01       	movw	r24, r22
    240e:	89 83       	std	Y+1, r24	; 0x01
    2410:	9a 83       	std	Y+2, r25	; 0x02
    2412:	ab 83       	std	Y+3, r26	; 0x03
    2414:	bc 83       	std	Y+4, r27	; 0x04
	PreLoad=(1-remainder)*MAX_NUM;
    2416:	60 e0       	ldi	r22, 0x00	; 0
    2418:	70 e0       	ldi	r23, 0x00	; 0
    241a:	80 e8       	ldi	r24, 0x80	; 128
    241c:	9f e3       	ldi	r25, 0x3F	; 63
    241e:	29 81       	ldd	r18, Y+1	; 0x01
    2420:	3a 81       	ldd	r19, Y+2	; 0x02
    2422:	4b 81       	ldd	r20, Y+3	; 0x03
    2424:	5c 81       	ldd	r21, Y+4	; 0x04
    2426:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    242a:	dc 01       	movw	r26, r24
    242c:	cb 01       	movw	r24, r22
    242e:	7c 01       	movw	r14, r24
    2430:	8d 01       	movw	r16, r26
    2432:	69 89       	ldd	r22, Y+17	; 0x11
    2434:	7a 89       	ldd	r23, Y+18	; 0x12
    2436:	8b 89       	ldd	r24, Y+19	; 0x13
    2438:	9c 89       	ldd	r25, Y+20	; 0x14
    243a:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    243e:	9b 01       	movw	r18, r22
    2440:	ac 01       	movw	r20, r24
    2442:	c8 01       	movw	r24, r16
    2444:	b7 01       	movw	r22, r14
    2446:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    244a:	dc 01       	movw	r26, r24
    244c:	cb 01       	movw	r24, r22
    244e:	bc 01       	movw	r22, r24
    2450:	cd 01       	movw	r24, r26
    2452:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2456:	dc 01       	movw	r26, r24
    2458:	cb 01       	movw	r24, r22
    245a:	80 93 b8 01 	sts	0x01B8, r24
    245e:	90 93 b9 01 	sts	0x01B9, r25
    2462:	a0 93 ba 01 	sts	0x01BA, r26
    2466:	b0 93 bb 01 	sts	0x01BB, r27
	
	TIMER0_voidPreLoad(PreLoad);
    246a:	80 91 b8 01 	lds	r24, 0x01B8
    246e:	90 91 b9 01 	lds	r25, 0x01B9
    2472:	a0 91 ba 01 	lds	r26, 0x01BA
    2476:	b0 91 bb 01 	lds	r27, 0x01BB
    247a:	0e 94 3b 11 	call	0x2276	; 0x2276 <TIMER0_voidPreLoad>
}
    247e:	68 96       	adiw	r28, 0x18	; 24
    2480:	0f b6       	in	r0, 0x3f	; 63
    2482:	f8 94       	cli
    2484:	de bf       	out	0x3e, r29	; 62
    2486:	0f be       	out	0x3f, r0	; 63
    2488:	cd bf       	out	0x3d, r28	; 61
    248a:	cf 91       	pop	r28
    248c:	df 91       	pop	r29
    248e:	1f 91       	pop	r17
    2490:	0f 91       	pop	r16
    2492:	ff 90       	pop	r15
    2494:	ef 90       	pop	r14
    2496:	08 95       	ret

00002498 <TIMER0_NORMAL_SetCallBack>:

void TIMER0_NORMAL_SetCallBack(void(*ptr)(void)){
    2498:	df 93       	push	r29
    249a:	cf 93       	push	r28
    249c:	00 d0       	rcall	.+0      	; 0x249e <TIMER0_NORMAL_SetCallBack+0x6>
    249e:	cd b7       	in	r28, 0x3d	; 61
    24a0:	de b7       	in	r29, 0x3e	; 62
    24a2:	9a 83       	std	Y+2, r25	; 0x02
    24a4:	89 83       	std	Y+1, r24	; 0x01
			
	TIMER0_NORMAL_GPfun=ptr;
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
    24a8:	9a 81       	ldd	r25, Y+2	; 0x02
    24aa:	90 93 87 01 	sts	0x0187, r25
    24ae:	80 93 86 01 	sts	0x0186, r24
}
    24b2:	0f 90       	pop	r0
    24b4:	0f 90       	pop	r0
    24b6:	cf 91       	pop	r28
    24b8:	df 91       	pop	r29
    24ba:	08 95       	ret

000024bc <TIMER0_CTC_SetCallBack>:

void TIMER0_CTC_SetCallBack(void(*ptr)(void)){
    24bc:	df 93       	push	r29
    24be:	cf 93       	push	r28
    24c0:	00 d0       	rcall	.+0      	; 0x24c2 <TIMER0_CTC_SetCallBack+0x6>
    24c2:	cd b7       	in	r28, 0x3d	; 61
    24c4:	de b7       	in	r29, 0x3e	; 62
    24c6:	9a 83       	std	Y+2, r25	; 0x02
    24c8:	89 83       	std	Y+1, r24	; 0x01
	
	TIMER0_CTC_GPfun=ptr;
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	9a 81       	ldd	r25, Y+2	; 0x02
    24ce:	90 93 89 01 	sts	0x0189, r25
    24d2:	80 93 88 01 	sts	0x0188, r24
}
    24d6:	0f 90       	pop	r0
    24d8:	0f 90       	pop	r0
    24da:	cf 91       	pop	r28
    24dc:	df 91       	pop	r29
    24de:	08 95       	ret

000024e0 <__vector_10>:

void __vector_10()__attribute__((signal));   // TIMER0_CTC
void __vector_10(){
    24e0:	1f 92       	push	r1
    24e2:	0f 92       	push	r0
    24e4:	0f b6       	in	r0, 0x3f	; 63
    24e6:	0f 92       	push	r0
    24e8:	11 24       	eor	r1, r1
    24ea:	2f 93       	push	r18
    24ec:	3f 93       	push	r19
    24ee:	4f 93       	push	r20
    24f0:	5f 93       	push	r21
    24f2:	6f 93       	push	r22
    24f4:	7f 93       	push	r23
    24f6:	8f 93       	push	r24
    24f8:	9f 93       	push	r25
    24fa:	af 93       	push	r26
    24fc:	bf 93       	push	r27
    24fe:	ef 93       	push	r30
    2500:	ff 93       	push	r31
    2502:	df 93       	push	r29
    2504:	cf 93       	push	r28
    2506:	cd b7       	in	r28, 0x3d	; 61
    2508:	de b7       	in	r29, 0x3e	; 62
	
	static u32 counter=0;
	
	if(counter==TIMER+1){
    250a:	80 91 b0 01 	lds	r24, 0x01B0
    250e:	90 91 b1 01 	lds	r25, 0x01B1
    2512:	a0 91 b2 01 	lds	r26, 0x01B2
    2516:	b0 91 b3 01 	lds	r27, 0x01B3
    251a:	9c 01       	movw	r18, r24
    251c:	ad 01       	movw	r20, r26
    251e:	2f 5f       	subi	r18, 0xFF	; 255
    2520:	3f 4f       	sbci	r19, 0xFF	; 255
    2522:	4f 4f       	sbci	r20, 0xFF	; 255
    2524:	5f 4f       	sbci	r21, 0xFF	; 255
    2526:	80 91 8a 01 	lds	r24, 0x018A
    252a:	90 91 8b 01 	lds	r25, 0x018B
    252e:	a0 91 8c 01 	lds	r26, 0x018C
    2532:	b0 91 8d 01 	lds	r27, 0x018D
    2536:	28 17       	cp	r18, r24
    2538:	39 07       	cpc	r19, r25
    253a:	4a 07       	cpc	r20, r26
    253c:	5b 07       	cpc	r21, r27
    253e:	f1 f4       	brne	.+60     	; 0x257c <__vector_10+0x9c>
		if(TIMER0_CTC_GPfun!=NULL){
    2540:	80 91 88 01 	lds	r24, 0x0188
    2544:	90 91 89 01 	lds	r25, 0x0189
    2548:	00 97       	sbiw	r24, 0x00	; 0
    254a:	29 f0       	breq	.+10     	; 0x2556 <__vector_10+0x76>
			TIMER0_CTC_GPfun();
    254c:	e0 91 88 01 	lds	r30, 0x0188
    2550:	f0 91 89 01 	lds	r31, 0x0189
    2554:	09 95       	icall
		}
		counter=0;
    2556:	10 92 8a 01 	sts	0x018A, r1
    255a:	10 92 8b 01 	sts	0x018B, r1
    255e:	10 92 8c 01 	sts	0x018C, r1
    2562:	10 92 8d 01 	sts	0x018D, r1
		TIMER0_voidPreLoad(PreLoad);
    2566:	80 91 b8 01 	lds	r24, 0x01B8
    256a:	90 91 b9 01 	lds	r25, 0x01B9
    256e:	a0 91 ba 01 	lds	r26, 0x01BA
    2572:	b0 91 bb 01 	lds	r27, 0x01BB
    2576:	0e 94 3b 11 	call	0x2276	; 0x2276 <TIMER0_voidPreLoad>
    257a:	13 c0       	rjmp	.+38     	; 0x25a2 <__vector_10+0xc2>
	}
	else{
		counter++;
    257c:	80 91 8a 01 	lds	r24, 0x018A
    2580:	90 91 8b 01 	lds	r25, 0x018B
    2584:	a0 91 8c 01 	lds	r26, 0x018C
    2588:	b0 91 8d 01 	lds	r27, 0x018D
    258c:	01 96       	adiw	r24, 0x01	; 1
    258e:	a1 1d       	adc	r26, r1
    2590:	b1 1d       	adc	r27, r1
    2592:	80 93 8a 01 	sts	0x018A, r24
    2596:	90 93 8b 01 	sts	0x018B, r25
    259a:	a0 93 8c 01 	sts	0x018C, r26
    259e:	b0 93 8d 01 	sts	0x018D, r27
	}
	
}
    25a2:	cf 91       	pop	r28
    25a4:	df 91       	pop	r29
    25a6:	ff 91       	pop	r31
    25a8:	ef 91       	pop	r30
    25aa:	bf 91       	pop	r27
    25ac:	af 91       	pop	r26
    25ae:	9f 91       	pop	r25
    25b0:	8f 91       	pop	r24
    25b2:	7f 91       	pop	r23
    25b4:	6f 91       	pop	r22
    25b6:	5f 91       	pop	r21
    25b8:	4f 91       	pop	r20
    25ba:	3f 91       	pop	r19
    25bc:	2f 91       	pop	r18
    25be:	0f 90       	pop	r0
    25c0:	0f be       	out	0x3f, r0	; 63
    25c2:	0f 90       	pop	r0
    25c4:	1f 90       	pop	r1
    25c6:	18 95       	reti

000025c8 <__vector_11>:

void __vector_11()__attribute__((signal));   // TIMER0_NORMAL
void __vector_11(){
    25c8:	1f 92       	push	r1
    25ca:	0f 92       	push	r0
    25cc:	0f b6       	in	r0, 0x3f	; 63
    25ce:	0f 92       	push	r0
    25d0:	11 24       	eor	r1, r1
    25d2:	2f 93       	push	r18
    25d4:	3f 93       	push	r19
    25d6:	4f 93       	push	r20
    25d8:	5f 93       	push	r21
    25da:	6f 93       	push	r22
    25dc:	7f 93       	push	r23
    25de:	8f 93       	push	r24
    25e0:	9f 93       	push	r25
    25e2:	af 93       	push	r26
    25e4:	bf 93       	push	r27
    25e6:	ef 93       	push	r30
    25e8:	ff 93       	push	r31
    25ea:	df 93       	push	r29
    25ec:	cf 93       	push	r28
    25ee:	cd b7       	in	r28, 0x3d	; 61
    25f0:	de b7       	in	r29, 0x3e	; 62
	
	static u32 counter=0;
	
	if(counter==TIMER+1){
    25f2:	80 91 b0 01 	lds	r24, 0x01B0
    25f6:	90 91 b1 01 	lds	r25, 0x01B1
    25fa:	a0 91 b2 01 	lds	r26, 0x01B2
    25fe:	b0 91 b3 01 	lds	r27, 0x01B3
    2602:	9c 01       	movw	r18, r24
    2604:	ad 01       	movw	r20, r26
    2606:	2f 5f       	subi	r18, 0xFF	; 255
    2608:	3f 4f       	sbci	r19, 0xFF	; 255
    260a:	4f 4f       	sbci	r20, 0xFF	; 255
    260c:	5f 4f       	sbci	r21, 0xFF	; 255
    260e:	80 91 8e 01 	lds	r24, 0x018E
    2612:	90 91 8f 01 	lds	r25, 0x018F
    2616:	a0 91 90 01 	lds	r26, 0x0190
    261a:	b0 91 91 01 	lds	r27, 0x0191
    261e:	28 17       	cp	r18, r24
    2620:	39 07       	cpc	r19, r25
    2622:	4a 07       	cpc	r20, r26
    2624:	5b 07       	cpc	r21, r27
    2626:	f1 f4       	brne	.+60     	; 0x2664 <__vector_11+0x9c>
		if(TIMER0_NORMAL_GPfun!=NULL){
    2628:	80 91 86 01 	lds	r24, 0x0186
    262c:	90 91 87 01 	lds	r25, 0x0187
    2630:	00 97       	sbiw	r24, 0x00	; 0
    2632:	29 f0       	breq	.+10     	; 0x263e <__vector_11+0x76>
			TIMER0_NORMAL_GPfun();
    2634:	e0 91 86 01 	lds	r30, 0x0186
    2638:	f0 91 87 01 	lds	r31, 0x0187
    263c:	09 95       	icall
		}
		counter=0;
    263e:	10 92 8e 01 	sts	0x018E, r1
    2642:	10 92 8f 01 	sts	0x018F, r1
    2646:	10 92 90 01 	sts	0x0190, r1
    264a:	10 92 91 01 	sts	0x0191, r1
		TIMER0_voidPreLoad(PreLoad);
    264e:	80 91 b8 01 	lds	r24, 0x01B8
    2652:	90 91 b9 01 	lds	r25, 0x01B9
    2656:	a0 91 ba 01 	lds	r26, 0x01BA
    265a:	b0 91 bb 01 	lds	r27, 0x01BB
    265e:	0e 94 3b 11 	call	0x2276	; 0x2276 <TIMER0_voidPreLoad>
    2662:	13 c0       	rjmp	.+38     	; 0x268a <__vector_11+0xc2>
	}
	else{
		counter++;
    2664:	80 91 8e 01 	lds	r24, 0x018E
    2668:	90 91 8f 01 	lds	r25, 0x018F
    266c:	a0 91 90 01 	lds	r26, 0x0190
    2670:	b0 91 91 01 	lds	r27, 0x0191
    2674:	01 96       	adiw	r24, 0x01	; 1
    2676:	a1 1d       	adc	r26, r1
    2678:	b1 1d       	adc	r27, r1
    267a:	80 93 8e 01 	sts	0x018E, r24
    267e:	90 93 8f 01 	sts	0x018F, r25
    2682:	a0 93 90 01 	sts	0x0190, r26
    2686:	b0 93 91 01 	sts	0x0191, r27
	}
	
}
    268a:	cf 91       	pop	r28
    268c:	df 91       	pop	r29
    268e:	ff 91       	pop	r31
    2690:	ef 91       	pop	r30
    2692:	bf 91       	pop	r27
    2694:	af 91       	pop	r26
    2696:	9f 91       	pop	r25
    2698:	8f 91       	pop	r24
    269a:	7f 91       	pop	r23
    269c:	6f 91       	pop	r22
    269e:	5f 91       	pop	r21
    26a0:	4f 91       	pop	r20
    26a2:	3f 91       	pop	r19
    26a4:	2f 91       	pop	r18
    26a6:	0f 90       	pop	r0
    26a8:	0f be       	out	0x3f, r0	; 63
    26aa:	0f 90       	pop	r0
    26ac:	1f 90       	pop	r1
    26ae:	18 95       	reti

000026b0 <TIMER1_voidInitialize>:
void (*TIMER1_CTCB_GPfun)(void)=NULL;
void (*TIMER1_ICU_GPfun)(void)=NULL;

u32 TIMER,PreLoad,PreScaler;

void TIMER1_voidInitialize(){
    26b0:	df 93       	push	r29
    26b2:	cf 93       	push	r28
    26b4:	cd b7       	in	r28, 0x3d	; 61
    26b6:	de b7       	in	r29, 0x3e	; 62
	SetBit(TCCR1B,PIN0);
	ClrBit(TCCR1B,PIN1);
	ClrBit(TCCR1B,PIN2);
	PreScaler=1;
#elif Clock_Select == clk_8
	ClrBit(TCCR1B,PIN0);
    26b8:	ae e4       	ldi	r26, 0x4E	; 78
    26ba:	b0 e0       	ldi	r27, 0x00	; 0
    26bc:	ee e4       	ldi	r30, 0x4E	; 78
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	80 81       	ld	r24, Z
    26c2:	8e 7f       	andi	r24, 0xFE	; 254
    26c4:	8c 93       	st	X, r24
	SetBit(TCCR1B,PIN1);
    26c6:	ae e4       	ldi	r26, 0x4E	; 78
    26c8:	b0 e0       	ldi	r27, 0x00	; 0
    26ca:	ee e4       	ldi	r30, 0x4E	; 78
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 81       	ld	r24, Z
    26d0:	82 60       	ori	r24, 0x02	; 2
    26d2:	8c 93       	st	X, r24
	ClrBit(TCCR1B,PIN2);
    26d4:	ae e4       	ldi	r26, 0x4E	; 78
    26d6:	b0 e0       	ldi	r27, 0x00	; 0
    26d8:	ee e4       	ldi	r30, 0x4E	; 78
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	80 81       	ld	r24, Z
    26de:	8b 7f       	andi	r24, 0xFB	; 251
    26e0:	8c 93       	st	X, r24
	PreScaler=8;
    26e2:	88 e0       	ldi	r24, 0x08	; 8
    26e4:	90 e0       	ldi	r25, 0x00	; 0
    26e6:	a0 e0       	ldi	r26, 0x00	; 0
    26e8:	b0 e0       	ldi	r27, 0x00	; 0
    26ea:	80 93 b4 01 	sts	0x01B4, r24
    26ee:	90 93 b5 01 	sts	0x01B5, r25
    26f2:	a0 93 b6 01 	sts	0x01B6, r26
    26f6:	b0 93 b7 01 	sts	0x01B7, r27
#endif

/************ Compare Output Mode *********/
#if TIMER_SELECT == TIMER1A
	#if Compare_Output_Mode == OC1_Disconnected
		ClrBit(TCCR1A,PIN6);
    26fa:	af e4       	ldi	r26, 0x4F	; 79
    26fc:	b0 e0       	ldi	r27, 0x00	; 0
    26fe:	ef e4       	ldi	r30, 0x4F	; 79
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	8f 7b       	andi	r24, 0xBF	; 191
    2706:	8c 93       	st	X, r24
		ClrBit(TCCR1A,PIN7);
    2708:	af e4       	ldi	r26, 0x4F	; 79
    270a:	b0 e0       	ldi	r27, 0x00	; 0
    270c:	ef e4       	ldi	r30, 0x4F	; 79
    270e:	f0 e0       	ldi	r31, 0x00	; 0
    2710:	80 81       	ld	r24, Z
    2712:	8f 77       	andi	r24, 0x7F	; 127
    2714:	8c 93       	st	X, r24
	#endif
#endif

/************ Waveform Generation Mode *********/
#if Waveform_MODE == NORMAL
	ClrBit(TCCR1A,PIN0);
    2716:	af e4       	ldi	r26, 0x4F	; 79
    2718:	b0 e0       	ldi	r27, 0x00	; 0
    271a:	ef e4       	ldi	r30, 0x4F	; 79
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 81       	ld	r24, Z
    2720:	8e 7f       	andi	r24, 0xFE	; 254
    2722:	8c 93       	st	X, r24
	ClrBit(TCCR1A,PIN1);
    2724:	af e4       	ldi	r26, 0x4F	; 79
    2726:	b0 e0       	ldi	r27, 0x00	; 0
    2728:	ef e4       	ldi	r30, 0x4F	; 79
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	80 81       	ld	r24, Z
    272e:	8d 7f       	andi	r24, 0xFD	; 253
    2730:	8c 93       	st	X, r24
	ClrBit(TCCR1B,PIN3);
    2732:	ae e4       	ldi	r26, 0x4E	; 78
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	ee e4       	ldi	r30, 0x4E	; 78
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	87 7f       	andi	r24, 0xF7	; 247
    273e:	8c 93       	st	X, r24
	ClrBit(TCCR1B,PIN4);
    2740:	ae e4       	ldi	r26, 0x4E	; 78
    2742:	b0 e0       	ldi	r27, 0x00	; 0
    2744:	ee e4       	ldi	r30, 0x4E	; 78
    2746:	f0 e0       	ldi	r31, 0x00	; 0
    2748:	80 81       	ld	r24, Z
    274a:	8f 7e       	andi	r24, 0xEF	; 239
    274c:	8c 93       	st	X, r24
	SetBit(TIMSK,PIN2);
    274e:	a9 e5       	ldi	r26, 0x59	; 89
    2750:	b0 e0       	ldi	r27, 0x00	; 0
    2752:	e9 e5       	ldi	r30, 0x59	; 89
    2754:	f0 e0       	ldi	r31, 0x00	; 0
    2756:	80 81       	ld	r24, Z
    2758:	84 60       	ori	r24, 0x04	; 4
    275a:	8c 93       	st	X, r24
	SetBit(TCCR1A,PIN0);
	SetBit(TCCR1A,PIN1);
	SetBit(TCCR1B,PIN3);
	SetBit(TCCR1B,PIN4);
#endif
}
    275c:	cf 91       	pop	r28
    275e:	df 91       	pop	r29
    2760:	08 95       	ret

00002762 <TIMER1_voidEnableICU>:

void TIMER1_voidEnableICU(){
    2762:	df 93       	push	r29
    2764:	cf 93       	push	r28
    2766:	cd b7       	in	r28, 0x3d	; 61
    2768:	de b7       	in	r29, 0x3e	; 62
	
	SetBit(TIMSK,PIN5);
    276a:	a9 e5       	ldi	r26, 0x59	; 89
    276c:	b0 e0       	ldi	r27, 0x00	; 0
    276e:	e9 e5       	ldi	r30, 0x59	; 89
    2770:	f0 e0       	ldi	r31, 0x00	; 0
    2772:	80 81       	ld	r24, Z
    2774:	80 62       	ori	r24, 0x20	; 32
    2776:	8c 93       	st	X, r24
}
    2778:	cf 91       	pop	r28
    277a:	df 91       	pop	r29
    277c:	08 95       	ret

0000277e <TIMER1_voidICUEdge>:

void TIMER1_voidICUEdge(u8 Copy_u8ICUEdge){
    277e:	df 93       	push	r29
    2780:	cf 93       	push	r28
    2782:	00 d0       	rcall	.+0      	; 0x2784 <TIMER1_voidICUEdge+0x6>
    2784:	0f 92       	push	r0
    2786:	cd b7       	in	r28, 0x3d	; 61
    2788:	de b7       	in	r29, 0x3e	; 62
    278a:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8ICUEdge){
    278c:	89 81       	ldd	r24, Y+1	; 0x01
    278e:	28 2f       	mov	r18, r24
    2790:	30 e0       	ldi	r19, 0x00	; 0
    2792:	3b 83       	std	Y+3, r19	; 0x03
    2794:	2a 83       	std	Y+2, r18	; 0x02
    2796:	8a 81       	ldd	r24, Y+2	; 0x02
    2798:	9b 81       	ldd	r25, Y+3	; 0x03
    279a:	00 97       	sbiw	r24, 0x00	; 0
    279c:	31 f0       	breq	.+12     	; 0x27aa <TIMER1_voidICUEdge+0x2c>
    279e:	2a 81       	ldd	r18, Y+2	; 0x02
    27a0:	3b 81       	ldd	r19, Y+3	; 0x03
    27a2:	21 30       	cpi	r18, 0x01	; 1
    27a4:	31 05       	cpc	r19, r1
    27a6:	49 f0       	breq	.+18     	; 0x27ba <TIMER1_voidICUEdge+0x3c>
    27a8:	0f c0       	rjmp	.+30     	; 0x27c8 <TIMER1_voidICUEdge+0x4a>
		case RISING_EDGE:
			SetBit(TCCR1B,PIN6);
    27aa:	ae e4       	ldi	r26, 0x4E	; 78
    27ac:	b0 e0       	ldi	r27, 0x00	; 0
    27ae:	ee e4       	ldi	r30, 0x4E	; 78
    27b0:	f0 e0       	ldi	r31, 0x00	; 0
    27b2:	80 81       	ld	r24, Z
    27b4:	80 64       	ori	r24, 0x40	; 64
    27b6:	8c 93       	st	X, r24
    27b8:	07 c0       	rjmp	.+14     	; 0x27c8 <TIMER1_voidICUEdge+0x4a>
			break;
		case FALLING_EDGE:
			ClrBit(TCCR1B,PIN6);
    27ba:	ae e4       	ldi	r26, 0x4E	; 78
    27bc:	b0 e0       	ldi	r27, 0x00	; 0
    27be:	ee e4       	ldi	r30, 0x4E	; 78
    27c0:	f0 e0       	ldi	r31, 0x00	; 0
    27c2:	80 81       	ld	r24, Z
    27c4:	8f 7b       	andi	r24, 0xBF	; 191
    27c6:	8c 93       	st	X, r24
			break;
	}
}
    27c8:	0f 90       	pop	r0
    27ca:	0f 90       	pop	r0
    27cc:	0f 90       	pop	r0
    27ce:	cf 91       	pop	r28
    27d0:	df 91       	pop	r29
    27d2:	08 95       	ret

000027d4 <TIMER1_voidSetOCR1>:

void TIMER1_voidSetOCR1(u16 Copy_u16Value){
    27d4:	df 93       	push	r29
    27d6:	cf 93       	push	r28
    27d8:	00 d0       	rcall	.+0      	; 0x27da <TIMER1_voidSetOCR1+0x6>
    27da:	cd b7       	in	r28, 0x3d	; 61
    27dc:	de b7       	in	r29, 0x3e	; 62
    27de:	9a 83       	std	Y+2, r25	; 0x02
    27e0:	89 83       	std	Y+1, r24	; 0x01
	#if TIMER_SELECT == TIMER1A
		OCR1A=Copy_u16Value;
    27e2:	ea e4       	ldi	r30, 0x4A	; 74
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	89 81       	ldd	r24, Y+1	; 0x01
    27e8:	9a 81       	ldd	r25, Y+2	; 0x02
    27ea:	91 83       	std	Z+1, r25	; 0x01
    27ec:	80 83       	st	Z, r24
	#elif TIMER_SELECT == TIMER1B
		OCR1B=Copy_u16Value;
	#endif	
}
    27ee:	0f 90       	pop	r0
    27f0:	0f 90       	pop	r0
    27f2:	cf 91       	pop	r28
    27f4:	df 91       	pop	r29
    27f6:	08 95       	ret

000027f8 <TIMER1_voidSetICR1>:

void TIMER1_voidSetICR1(u16 Copy_u16Value){
    27f8:	df 93       	push	r29
    27fa:	cf 93       	push	r28
    27fc:	00 d0       	rcall	.+0      	; 0x27fe <TIMER1_voidSetICR1+0x6>
    27fe:	cd b7       	in	r28, 0x3d	; 61
    2800:	de b7       	in	r29, 0x3e	; 62
    2802:	9a 83       	std	Y+2, r25	; 0x02
    2804:	89 83       	std	Y+1, r24	; 0x01
	
	ICR1=Copy_u16Value;
    2806:	e6 e4       	ldi	r30, 0x46	; 70
    2808:	f0 e0       	ldi	r31, 0x00	; 0
    280a:	89 81       	ldd	r24, Y+1	; 0x01
    280c:	9a 81       	ldd	r25, Y+2	; 0x02
    280e:	91 83       	std	Z+1, r25	; 0x01
    2810:	80 83       	st	Z, r24
}
    2812:	0f 90       	pop	r0
    2814:	0f 90       	pop	r0
    2816:	cf 91       	pop	r28
    2818:	df 91       	pop	r29
    281a:	08 95       	ret

0000281c <TIMER1_u16GetICR1>:

u16 TIMER1_u16GetICR1(){
    281c:	df 93       	push	r29
    281e:	cf 93       	push	r28
    2820:	cd b7       	in	r28, 0x3d	; 61
    2822:	de b7       	in	r29, 0x3e	; 62
	
	return ICR1;
    2824:	e6 e4       	ldi	r30, 0x46	; 70
    2826:	f0 e0       	ldi	r31, 0x00	; 0
    2828:	80 81       	ld	r24, Z
    282a:	91 81       	ldd	r25, Z+1	; 0x01
}
    282c:	cf 91       	pop	r28
    282e:	df 91       	pop	r29
    2830:	08 95       	ret

00002832 <TIMER1_voidPreLoad>:

void TIMER1_voidPreLoad(u16 Copy_u16Value){
    2832:	df 93       	push	r29
    2834:	cf 93       	push	r28
    2836:	00 d0       	rcall	.+0      	; 0x2838 <TIMER1_voidPreLoad+0x6>
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
    283c:	9a 83       	std	Y+2, r25	; 0x02
    283e:	89 83       	std	Y+1, r24	; 0x01
	
	TCNT1=Copy_u16Value;
    2840:	ec e4       	ldi	r30, 0x4C	; 76
    2842:	f0 e0       	ldi	r31, 0x00	; 0
    2844:	89 81       	ldd	r24, Y+1	; 0x01
    2846:	9a 81       	ldd	r25, Y+2	; 0x02
    2848:	91 83       	std	Z+1, r25	; 0x01
    284a:	80 83       	st	Z, r24
}
    284c:	0f 90       	pop	r0
    284e:	0f 90       	pop	r0
    2850:	cf 91       	pop	r28
    2852:	df 91       	pop	r29
    2854:	08 95       	ret

00002856 <TIMER1_voidSetTimer>:


void TIMER1_voidSetTimer(u32 Copy_u32TimeMS){
    2856:	ef 92       	push	r14
    2858:	ff 92       	push	r15
    285a:	0f 93       	push	r16
    285c:	1f 93       	push	r17
    285e:	df 93       	push	r29
    2860:	cf 93       	push	r28
    2862:	cd b7       	in	r28, 0x3d	; 61
    2864:	de b7       	in	r29, 0x3e	; 62
    2866:	68 97       	sbiw	r28, 0x18	; 24
    2868:	0f b6       	in	r0, 0x3f	; 63
    286a:	f8 94       	cli
    286c:	de bf       	out	0x3e, r29	; 62
    286e:	0f be       	out	0x3f, r0	; 63
    2870:	cd bf       	out	0x3d, r28	; 61
    2872:	6d 8b       	std	Y+21, r22	; 0x15
    2874:	7e 8b       	std	Y+22, r23	; 0x16
    2876:	8f 8b       	std	Y+23, r24	; 0x17
    2878:	98 8f       	std	Y+24, r25	; 0x18
	
	u32 MAX_NUM;
	#if Waveform_MODE == NORMAL
		MAX_NUM=MAX_16BIT_REG;
    287a:	8f ef       	ldi	r24, 0xFF	; 255
    287c:	9f ef       	ldi	r25, 0xFF	; 255
    287e:	a0 e0       	ldi	r26, 0x00	; 0
    2880:	b0 e0       	ldi	r27, 0x00	; 0
    2882:	89 8b       	std	Y+17, r24	; 0x11
    2884:	9a 8b       	std	Y+18, r25	; 0x12
    2886:	ab 8b       	std	Y+19, r26	; 0x13
    2888:	bc 8b       	std	Y+20, r27	; 0x14
		MAX_NUM=OCR1A;
	#elif Waveform_MODE == CTC_ICR1
		MAX_NUM=ICR1;
	#endif
	
	u32 TIMER_freq=CPU_FREQUENCY/PreScaler;
    288a:	20 91 b4 01 	lds	r18, 0x01B4
    288e:	30 91 b5 01 	lds	r19, 0x01B5
    2892:	40 91 b6 01 	lds	r20, 0x01B6
    2896:	50 91 b7 01 	lds	r21, 0x01B7
    289a:	80 e0       	ldi	r24, 0x00	; 0
    289c:	92 e1       	ldi	r25, 0x12	; 18
    289e:	aa e7       	ldi	r26, 0x7A	; 122
    28a0:	b0 e0       	ldi	r27, 0x00	; 0
    28a2:	bc 01       	movw	r22, r24
    28a4:	cd 01       	movw	r24, r26
    28a6:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    28aa:	da 01       	movw	r26, r20
    28ac:	c9 01       	movw	r24, r18
    28ae:	8d 87       	std	Y+13, r24	; 0x0d
    28b0:	9e 87       	std	Y+14, r25	; 0x0e
    28b2:	af 87       	std	Y+15, r26	; 0x0f
    28b4:	b8 8b       	std	Y+16, r27	; 0x10
	f32 Tick_Time=MICRO_IN_SEC/TIMER_freq;
    28b6:	80 e4       	ldi	r24, 0x40	; 64
    28b8:	92 e4       	ldi	r25, 0x42	; 66
    28ba:	af e0       	ldi	r26, 0x0F	; 15
    28bc:	b0 e0       	ldi	r27, 0x00	; 0
    28be:	2d 85       	ldd	r18, Y+13	; 0x0d
    28c0:	3e 85       	ldd	r19, Y+14	; 0x0e
    28c2:	4f 85       	ldd	r20, Y+15	; 0x0f
    28c4:	58 89       	ldd	r21, Y+16	; 0x10
    28c6:	bc 01       	movw	r22, r24
    28c8:	cd 01       	movw	r24, r26
    28ca:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    28ce:	da 01       	movw	r26, r20
    28d0:	c9 01       	movw	r24, r18
    28d2:	bc 01       	movw	r22, r24
    28d4:	cd 01       	movw	r24, r26
    28d6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    28da:	dc 01       	movw	r26, r24
    28dc:	cb 01       	movw	r24, r22
    28de:	89 87       	std	Y+9, r24	; 0x09
    28e0:	9a 87       	std	Y+10, r25	; 0x0a
    28e2:	ab 87       	std	Y+11, r26	; 0x0b
    28e4:	bc 87       	std	Y+12, r27	; 0x0c
	u32 OverFlow_Time=Tick_Time*MAX_NUM;
    28e6:	69 89       	ldd	r22, Y+17	; 0x11
    28e8:	7a 89       	ldd	r23, Y+18	; 0x12
    28ea:	8b 89       	ldd	r24, Y+19	; 0x13
    28ec:	9c 89       	ldd	r25, Y+20	; 0x14
    28ee:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    28f2:	dc 01       	movw	r26, r24
    28f4:	cb 01       	movw	r24, r22
    28f6:	bc 01       	movw	r22, r24
    28f8:	cd 01       	movw	r24, r26
    28fa:	29 85       	ldd	r18, Y+9	; 0x09
    28fc:	3a 85       	ldd	r19, Y+10	; 0x0a
    28fe:	4b 85       	ldd	r20, Y+11	; 0x0b
    2900:	5c 85       	ldd	r21, Y+12	; 0x0c
    2902:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2906:	dc 01       	movw	r26, r24
    2908:	cb 01       	movw	r24, r22
    290a:	bc 01       	movw	r22, r24
    290c:	cd 01       	movw	r24, r26
    290e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2912:	dc 01       	movw	r26, r24
    2914:	cb 01       	movw	r24, r22
    2916:	8d 83       	std	Y+5, r24	; 0x05
    2918:	9e 83       	std	Y+6, r25	; 0x06
    291a:	af 83       	std	Y+7, r26	; 0x07
    291c:	b8 87       	std	Y+8, r27	; 0x08
	
	TIMER=(Copy_u32TimeMS*MICRO_IN_MILLI)/OverFlow_Time;
    291e:	8d 89       	ldd	r24, Y+21	; 0x15
    2920:	9e 89       	ldd	r25, Y+22	; 0x16
    2922:	af 89       	ldd	r26, Y+23	; 0x17
    2924:	b8 8d       	ldd	r27, Y+24	; 0x18
    2926:	28 ee       	ldi	r18, 0xE8	; 232
    2928:	33 e0       	ldi	r19, 0x03	; 3
    292a:	40 e0       	ldi	r20, 0x00	; 0
    292c:	50 e0       	ldi	r21, 0x00	; 0
    292e:	bc 01       	movw	r22, r24
    2930:	cd 01       	movw	r24, r26
    2932:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <__mulsi3>
    2936:	dc 01       	movw	r26, r24
    2938:	cb 01       	movw	r24, r22
    293a:	2d 81       	ldd	r18, Y+5	; 0x05
    293c:	3e 81       	ldd	r19, Y+6	; 0x06
    293e:	4f 81       	ldd	r20, Y+7	; 0x07
    2940:	58 85       	ldd	r21, Y+8	; 0x08
    2942:	bc 01       	movw	r22, r24
    2944:	cd 01       	movw	r24, r26
    2946:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    294a:	da 01       	movw	r26, r20
    294c:	c9 01       	movw	r24, r18
    294e:	80 93 b0 01 	sts	0x01B0, r24
    2952:	90 93 b1 01 	sts	0x01B1, r25
    2956:	a0 93 b2 01 	sts	0x01B2, r26
    295a:	b0 93 b3 01 	sts	0x01B3, r27
	f32 remainder=((Copy_u32TimeMS*MICRO_IN_MILLI)%OverFlow_Time)/(f32)OverFlow_Time;
    295e:	8d 89       	ldd	r24, Y+21	; 0x15
    2960:	9e 89       	ldd	r25, Y+22	; 0x16
    2962:	af 89       	ldd	r26, Y+23	; 0x17
    2964:	b8 8d       	ldd	r27, Y+24	; 0x18
    2966:	28 ee       	ldi	r18, 0xE8	; 232
    2968:	33 e0       	ldi	r19, 0x03	; 3
    296a:	40 e0       	ldi	r20, 0x00	; 0
    296c:	50 e0       	ldi	r21, 0x00	; 0
    296e:	bc 01       	movw	r22, r24
    2970:	cd 01       	movw	r24, r26
    2972:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <__mulsi3>
    2976:	dc 01       	movw	r26, r24
    2978:	cb 01       	movw	r24, r22
    297a:	2d 81       	ldd	r18, Y+5	; 0x05
    297c:	3e 81       	ldd	r19, Y+6	; 0x06
    297e:	4f 81       	ldd	r20, Y+7	; 0x07
    2980:	58 85       	ldd	r21, Y+8	; 0x08
    2982:	bc 01       	movw	r22, r24
    2984:	cd 01       	movw	r24, r26
    2986:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    298a:	dc 01       	movw	r26, r24
    298c:	cb 01       	movw	r24, r22
    298e:	bc 01       	movw	r22, r24
    2990:	cd 01       	movw	r24, r26
    2992:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2996:	7b 01       	movw	r14, r22
    2998:	8c 01       	movw	r16, r24
    299a:	6d 81       	ldd	r22, Y+5	; 0x05
    299c:	7e 81       	ldd	r23, Y+6	; 0x06
    299e:	8f 81       	ldd	r24, Y+7	; 0x07
    29a0:	98 85       	ldd	r25, Y+8	; 0x08
    29a2:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    29a6:	9b 01       	movw	r18, r22
    29a8:	ac 01       	movw	r20, r24
    29aa:	c8 01       	movw	r24, r16
    29ac:	b7 01       	movw	r22, r14
    29ae:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    29b2:	dc 01       	movw	r26, r24
    29b4:	cb 01       	movw	r24, r22
    29b6:	89 83       	std	Y+1, r24	; 0x01
    29b8:	9a 83       	std	Y+2, r25	; 0x02
    29ba:	ab 83       	std	Y+3, r26	; 0x03
    29bc:	bc 83       	std	Y+4, r27	; 0x04
	PreLoad=(1-remainder)*MAX_NUM;
    29be:	60 e0       	ldi	r22, 0x00	; 0
    29c0:	70 e0       	ldi	r23, 0x00	; 0
    29c2:	80 e8       	ldi	r24, 0x80	; 128
    29c4:	9f e3       	ldi	r25, 0x3F	; 63
    29c6:	29 81       	ldd	r18, Y+1	; 0x01
    29c8:	3a 81       	ldd	r19, Y+2	; 0x02
    29ca:	4b 81       	ldd	r20, Y+3	; 0x03
    29cc:	5c 81       	ldd	r21, Y+4	; 0x04
    29ce:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    29d2:	dc 01       	movw	r26, r24
    29d4:	cb 01       	movw	r24, r22
    29d6:	7c 01       	movw	r14, r24
    29d8:	8d 01       	movw	r16, r26
    29da:	69 89       	ldd	r22, Y+17	; 0x11
    29dc:	7a 89       	ldd	r23, Y+18	; 0x12
    29de:	8b 89       	ldd	r24, Y+19	; 0x13
    29e0:	9c 89       	ldd	r25, Y+20	; 0x14
    29e2:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    29e6:	9b 01       	movw	r18, r22
    29e8:	ac 01       	movw	r20, r24
    29ea:	c8 01       	movw	r24, r16
    29ec:	b7 01       	movw	r22, r14
    29ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29f2:	dc 01       	movw	r26, r24
    29f4:	cb 01       	movw	r24, r22
    29f6:	bc 01       	movw	r22, r24
    29f8:	cd 01       	movw	r24, r26
    29fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29fe:	dc 01       	movw	r26, r24
    2a00:	cb 01       	movw	r24, r22
    2a02:	80 93 b8 01 	sts	0x01B8, r24
    2a06:	90 93 b9 01 	sts	0x01B9, r25
    2a0a:	a0 93 ba 01 	sts	0x01BA, r26
    2a0e:	b0 93 bb 01 	sts	0x01BB, r27
	
	TIMER1_voidPreLoad(PreLoad);
    2a12:	80 91 b8 01 	lds	r24, 0x01B8
    2a16:	90 91 b9 01 	lds	r25, 0x01B9
    2a1a:	a0 91 ba 01 	lds	r26, 0x01BA
    2a1e:	b0 91 bb 01 	lds	r27, 0x01BB
    2a22:	0e 94 19 14 	call	0x2832	; 0x2832 <TIMER1_voidPreLoad>
}
    2a26:	68 96       	adiw	r28, 0x18	; 24
    2a28:	0f b6       	in	r0, 0x3f	; 63
    2a2a:	f8 94       	cli
    2a2c:	de bf       	out	0x3e, r29	; 62
    2a2e:	0f be       	out	0x3f, r0	; 63
    2a30:	cd bf       	out	0x3d, r28	; 61
    2a32:	cf 91       	pop	r28
    2a34:	df 91       	pop	r29
    2a36:	1f 91       	pop	r17
    2a38:	0f 91       	pop	r16
    2a3a:	ff 90       	pop	r15
    2a3c:	ef 90       	pop	r14
    2a3e:	08 95       	ret

00002a40 <TIMER1_ICU_SetCallBack>:

void TIMER1_ICU_SetCallBack(void(*ptr)(void)){
    2a40:	df 93       	push	r29
    2a42:	cf 93       	push	r28
    2a44:	00 d0       	rcall	.+0      	; 0x2a46 <TIMER1_ICU_SetCallBack+0x6>
    2a46:	cd b7       	in	r28, 0x3d	; 61
    2a48:	de b7       	in	r29, 0x3e	; 62
    2a4a:	9a 83       	std	Y+2, r25	; 0x02
    2a4c:	89 83       	std	Y+1, r24	; 0x01
	
	TIMER1_ICU_GPfun=ptr;
    2a4e:	89 81       	ldd	r24, Y+1	; 0x01
    2a50:	9a 81       	ldd	r25, Y+2	; 0x02
    2a52:	90 93 99 01 	sts	0x0199, r25
    2a56:	80 93 98 01 	sts	0x0198, r24
}
    2a5a:	0f 90       	pop	r0
    2a5c:	0f 90       	pop	r0
    2a5e:	cf 91       	pop	r28
    2a60:	df 91       	pop	r29
    2a62:	08 95       	ret

00002a64 <TIMER1_CTCA_SetCallBack>:

void TIMER1_CTCA_SetCallBack(void(*ptr)(void)){
    2a64:	df 93       	push	r29
    2a66:	cf 93       	push	r28
    2a68:	00 d0       	rcall	.+0      	; 0x2a6a <TIMER1_CTCA_SetCallBack+0x6>
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
    2a6e:	9a 83       	std	Y+2, r25	; 0x02
    2a70:	89 83       	std	Y+1, r24	; 0x01
	
	TIMER1_CTCA_GPfun=ptr;
    2a72:	89 81       	ldd	r24, Y+1	; 0x01
    2a74:	9a 81       	ldd	r25, Y+2	; 0x02
    2a76:	90 93 95 01 	sts	0x0195, r25
    2a7a:	80 93 94 01 	sts	0x0194, r24
}
    2a7e:	0f 90       	pop	r0
    2a80:	0f 90       	pop	r0
    2a82:	cf 91       	pop	r28
    2a84:	df 91       	pop	r29
    2a86:	08 95       	ret

00002a88 <TIMER1_CTCB_SetCallBack>:

void TIMER1_CTCB_SetCallBack(void(*ptr)(void)){
    2a88:	df 93       	push	r29
    2a8a:	cf 93       	push	r28
    2a8c:	00 d0       	rcall	.+0      	; 0x2a8e <TIMER1_CTCB_SetCallBack+0x6>
    2a8e:	cd b7       	in	r28, 0x3d	; 61
    2a90:	de b7       	in	r29, 0x3e	; 62
    2a92:	9a 83       	std	Y+2, r25	; 0x02
    2a94:	89 83       	std	Y+1, r24	; 0x01
	
	TIMER1_CTCB_GPfun=ptr;
    2a96:	89 81       	ldd	r24, Y+1	; 0x01
    2a98:	9a 81       	ldd	r25, Y+2	; 0x02
    2a9a:	90 93 97 01 	sts	0x0197, r25
    2a9e:	80 93 96 01 	sts	0x0196, r24
}
    2aa2:	0f 90       	pop	r0
    2aa4:	0f 90       	pop	r0
    2aa6:	cf 91       	pop	r28
    2aa8:	df 91       	pop	r29
    2aaa:	08 95       	ret

00002aac <TIMER1_NORMAL_SetCallBack>:

void TIMER1_NORMAL_SetCallBack(void(*ptr)(void)){
    2aac:	df 93       	push	r29
    2aae:	cf 93       	push	r28
    2ab0:	00 d0       	rcall	.+0      	; 0x2ab2 <TIMER1_NORMAL_SetCallBack+0x6>
    2ab2:	cd b7       	in	r28, 0x3d	; 61
    2ab4:	de b7       	in	r29, 0x3e	; 62
    2ab6:	9a 83       	std	Y+2, r25	; 0x02
    2ab8:	89 83       	std	Y+1, r24	; 0x01
			
	TIMER1_NORMAL_GPfun=ptr;
    2aba:	89 81       	ldd	r24, Y+1	; 0x01
    2abc:	9a 81       	ldd	r25, Y+2	; 0x02
    2abe:	90 93 93 01 	sts	0x0193, r25
    2ac2:	80 93 92 01 	sts	0x0192, r24
}
    2ac6:	0f 90       	pop	r0
    2ac8:	0f 90       	pop	r0
    2aca:	cf 91       	pop	r28
    2acc:	df 91       	pop	r29
    2ace:	08 95       	ret

00002ad0 <__vector_6>:

void __vector_6()__attribute__((signal));   // TIMER1_ICU
void __vector_6(){
    2ad0:	1f 92       	push	r1
    2ad2:	0f 92       	push	r0
    2ad4:	0f b6       	in	r0, 0x3f	; 63
    2ad6:	0f 92       	push	r0
    2ad8:	11 24       	eor	r1, r1
    2ada:	2f 93       	push	r18
    2adc:	3f 93       	push	r19
    2ade:	4f 93       	push	r20
    2ae0:	5f 93       	push	r21
    2ae2:	6f 93       	push	r22
    2ae4:	7f 93       	push	r23
    2ae6:	8f 93       	push	r24
    2ae8:	9f 93       	push	r25
    2aea:	af 93       	push	r26
    2aec:	bf 93       	push	r27
    2aee:	ef 93       	push	r30
    2af0:	ff 93       	push	r31
    2af2:	df 93       	push	r29
    2af4:	cf 93       	push	r28
    2af6:	cd b7       	in	r28, 0x3d	; 61
    2af8:	de b7       	in	r29, 0x3e	; 62

	if(TIMER1_ICU_GPfun!=NULL){
    2afa:	80 91 98 01 	lds	r24, 0x0198
    2afe:	90 91 99 01 	lds	r25, 0x0199
    2b02:	00 97       	sbiw	r24, 0x00	; 0
    2b04:	29 f0       	breq	.+10     	; 0x2b10 <__vector_6+0x40>
		TIMER1_ICU_GPfun();
    2b06:	e0 91 98 01 	lds	r30, 0x0198
    2b0a:	f0 91 99 01 	lds	r31, 0x0199
    2b0e:	09 95       	icall
	}
}
    2b10:	cf 91       	pop	r28
    2b12:	df 91       	pop	r29
    2b14:	ff 91       	pop	r31
    2b16:	ef 91       	pop	r30
    2b18:	bf 91       	pop	r27
    2b1a:	af 91       	pop	r26
    2b1c:	9f 91       	pop	r25
    2b1e:	8f 91       	pop	r24
    2b20:	7f 91       	pop	r23
    2b22:	6f 91       	pop	r22
    2b24:	5f 91       	pop	r21
    2b26:	4f 91       	pop	r20
    2b28:	3f 91       	pop	r19
    2b2a:	2f 91       	pop	r18
    2b2c:	0f 90       	pop	r0
    2b2e:	0f be       	out	0x3f, r0	; 63
    2b30:	0f 90       	pop	r0
    2b32:	1f 90       	pop	r1
    2b34:	18 95       	reti

00002b36 <__vector_7>:

void __vector_7()__attribute__((signal));   // TIMER1_CTCA
void __vector_7(){
    2b36:	1f 92       	push	r1
    2b38:	0f 92       	push	r0
    2b3a:	0f b6       	in	r0, 0x3f	; 63
    2b3c:	0f 92       	push	r0
    2b3e:	11 24       	eor	r1, r1
    2b40:	2f 93       	push	r18
    2b42:	3f 93       	push	r19
    2b44:	4f 93       	push	r20
    2b46:	5f 93       	push	r21
    2b48:	6f 93       	push	r22
    2b4a:	7f 93       	push	r23
    2b4c:	8f 93       	push	r24
    2b4e:	9f 93       	push	r25
    2b50:	af 93       	push	r26
    2b52:	bf 93       	push	r27
    2b54:	ef 93       	push	r30
    2b56:	ff 93       	push	r31
    2b58:	df 93       	push	r29
    2b5a:	cf 93       	push	r28
    2b5c:	cd b7       	in	r28, 0x3d	; 61
    2b5e:	de b7       	in	r29, 0x3e	; 62
	
	static u32 counter=0;
	
	if(counter==TIMER+1){
    2b60:	80 91 b0 01 	lds	r24, 0x01B0
    2b64:	90 91 b1 01 	lds	r25, 0x01B1
    2b68:	a0 91 b2 01 	lds	r26, 0x01B2
    2b6c:	b0 91 b3 01 	lds	r27, 0x01B3
    2b70:	9c 01       	movw	r18, r24
    2b72:	ad 01       	movw	r20, r26
    2b74:	2f 5f       	subi	r18, 0xFF	; 255
    2b76:	3f 4f       	sbci	r19, 0xFF	; 255
    2b78:	4f 4f       	sbci	r20, 0xFF	; 255
    2b7a:	5f 4f       	sbci	r21, 0xFF	; 255
    2b7c:	80 91 9a 01 	lds	r24, 0x019A
    2b80:	90 91 9b 01 	lds	r25, 0x019B
    2b84:	a0 91 9c 01 	lds	r26, 0x019C
    2b88:	b0 91 9d 01 	lds	r27, 0x019D
    2b8c:	28 17       	cp	r18, r24
    2b8e:	39 07       	cpc	r19, r25
    2b90:	4a 07       	cpc	r20, r26
    2b92:	5b 07       	cpc	r21, r27
    2b94:	f1 f4       	brne	.+60     	; 0x2bd2 <__vector_7+0x9c>
		if(TIMER1_CTCA_GPfun!=NULL){
    2b96:	80 91 94 01 	lds	r24, 0x0194
    2b9a:	90 91 95 01 	lds	r25, 0x0195
    2b9e:	00 97       	sbiw	r24, 0x00	; 0
    2ba0:	29 f0       	breq	.+10     	; 0x2bac <__vector_7+0x76>
			TIMER1_CTCA_GPfun();
    2ba2:	e0 91 94 01 	lds	r30, 0x0194
    2ba6:	f0 91 95 01 	lds	r31, 0x0195
    2baa:	09 95       	icall
		}
		counter=0;
    2bac:	10 92 9a 01 	sts	0x019A, r1
    2bb0:	10 92 9b 01 	sts	0x019B, r1
    2bb4:	10 92 9c 01 	sts	0x019C, r1
    2bb8:	10 92 9d 01 	sts	0x019D, r1
		TIMER1_voidPreLoad(PreLoad);
    2bbc:	80 91 b8 01 	lds	r24, 0x01B8
    2bc0:	90 91 b9 01 	lds	r25, 0x01B9
    2bc4:	a0 91 ba 01 	lds	r26, 0x01BA
    2bc8:	b0 91 bb 01 	lds	r27, 0x01BB
    2bcc:	0e 94 19 14 	call	0x2832	; 0x2832 <TIMER1_voidPreLoad>
    2bd0:	13 c0       	rjmp	.+38     	; 0x2bf8 <__vector_7+0xc2>
	}
	else{
		counter++;
    2bd2:	80 91 9a 01 	lds	r24, 0x019A
    2bd6:	90 91 9b 01 	lds	r25, 0x019B
    2bda:	a0 91 9c 01 	lds	r26, 0x019C
    2bde:	b0 91 9d 01 	lds	r27, 0x019D
    2be2:	01 96       	adiw	r24, 0x01	; 1
    2be4:	a1 1d       	adc	r26, r1
    2be6:	b1 1d       	adc	r27, r1
    2be8:	80 93 9a 01 	sts	0x019A, r24
    2bec:	90 93 9b 01 	sts	0x019B, r25
    2bf0:	a0 93 9c 01 	sts	0x019C, r26
    2bf4:	b0 93 9d 01 	sts	0x019D, r27
	}
}
    2bf8:	cf 91       	pop	r28
    2bfa:	df 91       	pop	r29
    2bfc:	ff 91       	pop	r31
    2bfe:	ef 91       	pop	r30
    2c00:	bf 91       	pop	r27
    2c02:	af 91       	pop	r26
    2c04:	9f 91       	pop	r25
    2c06:	8f 91       	pop	r24
    2c08:	7f 91       	pop	r23
    2c0a:	6f 91       	pop	r22
    2c0c:	5f 91       	pop	r21
    2c0e:	4f 91       	pop	r20
    2c10:	3f 91       	pop	r19
    2c12:	2f 91       	pop	r18
    2c14:	0f 90       	pop	r0
    2c16:	0f be       	out	0x3f, r0	; 63
    2c18:	0f 90       	pop	r0
    2c1a:	1f 90       	pop	r1
    2c1c:	18 95       	reti

00002c1e <__vector_8>:

void __vector_8()__attribute__((signal));   // TIMER1_CTCB
void __vector_8(){
    2c1e:	1f 92       	push	r1
    2c20:	0f 92       	push	r0
    2c22:	0f b6       	in	r0, 0x3f	; 63
    2c24:	0f 92       	push	r0
    2c26:	11 24       	eor	r1, r1
    2c28:	2f 93       	push	r18
    2c2a:	3f 93       	push	r19
    2c2c:	4f 93       	push	r20
    2c2e:	5f 93       	push	r21
    2c30:	6f 93       	push	r22
    2c32:	7f 93       	push	r23
    2c34:	8f 93       	push	r24
    2c36:	9f 93       	push	r25
    2c38:	af 93       	push	r26
    2c3a:	bf 93       	push	r27
    2c3c:	ef 93       	push	r30
    2c3e:	ff 93       	push	r31
    2c40:	df 93       	push	r29
    2c42:	cf 93       	push	r28
    2c44:	cd b7       	in	r28, 0x3d	; 61
    2c46:	de b7       	in	r29, 0x3e	; 62
	
	static u32 counter=0;
	
	if(counter==TIMER+1){
    2c48:	80 91 b0 01 	lds	r24, 0x01B0
    2c4c:	90 91 b1 01 	lds	r25, 0x01B1
    2c50:	a0 91 b2 01 	lds	r26, 0x01B2
    2c54:	b0 91 b3 01 	lds	r27, 0x01B3
    2c58:	9c 01       	movw	r18, r24
    2c5a:	ad 01       	movw	r20, r26
    2c5c:	2f 5f       	subi	r18, 0xFF	; 255
    2c5e:	3f 4f       	sbci	r19, 0xFF	; 255
    2c60:	4f 4f       	sbci	r20, 0xFF	; 255
    2c62:	5f 4f       	sbci	r21, 0xFF	; 255
    2c64:	80 91 9e 01 	lds	r24, 0x019E
    2c68:	90 91 9f 01 	lds	r25, 0x019F
    2c6c:	a0 91 a0 01 	lds	r26, 0x01A0
    2c70:	b0 91 a1 01 	lds	r27, 0x01A1
    2c74:	28 17       	cp	r18, r24
    2c76:	39 07       	cpc	r19, r25
    2c78:	4a 07       	cpc	r20, r26
    2c7a:	5b 07       	cpc	r21, r27
    2c7c:	f1 f4       	brne	.+60     	; 0x2cba <__vector_8+0x9c>
		if(TIMER1_CTCB_GPfun!=NULL){
    2c7e:	80 91 96 01 	lds	r24, 0x0196
    2c82:	90 91 97 01 	lds	r25, 0x0197
    2c86:	00 97       	sbiw	r24, 0x00	; 0
    2c88:	29 f0       	breq	.+10     	; 0x2c94 <__vector_8+0x76>
			TIMER1_CTCB_GPfun();
    2c8a:	e0 91 96 01 	lds	r30, 0x0196
    2c8e:	f0 91 97 01 	lds	r31, 0x0197
    2c92:	09 95       	icall
		}
		counter=0;
    2c94:	10 92 9e 01 	sts	0x019E, r1
    2c98:	10 92 9f 01 	sts	0x019F, r1
    2c9c:	10 92 a0 01 	sts	0x01A0, r1
    2ca0:	10 92 a1 01 	sts	0x01A1, r1
		TIMER1_voidPreLoad(PreLoad);
    2ca4:	80 91 b8 01 	lds	r24, 0x01B8
    2ca8:	90 91 b9 01 	lds	r25, 0x01B9
    2cac:	a0 91 ba 01 	lds	r26, 0x01BA
    2cb0:	b0 91 bb 01 	lds	r27, 0x01BB
    2cb4:	0e 94 19 14 	call	0x2832	; 0x2832 <TIMER1_voidPreLoad>
    2cb8:	13 c0       	rjmp	.+38     	; 0x2ce0 <__vector_8+0xc2>
	}
	else{
		counter++;
    2cba:	80 91 9e 01 	lds	r24, 0x019E
    2cbe:	90 91 9f 01 	lds	r25, 0x019F
    2cc2:	a0 91 a0 01 	lds	r26, 0x01A0
    2cc6:	b0 91 a1 01 	lds	r27, 0x01A1
    2cca:	01 96       	adiw	r24, 0x01	; 1
    2ccc:	a1 1d       	adc	r26, r1
    2cce:	b1 1d       	adc	r27, r1
    2cd0:	80 93 9e 01 	sts	0x019E, r24
    2cd4:	90 93 9f 01 	sts	0x019F, r25
    2cd8:	a0 93 a0 01 	sts	0x01A0, r26
    2cdc:	b0 93 a1 01 	sts	0x01A1, r27
	}
}
    2ce0:	cf 91       	pop	r28
    2ce2:	df 91       	pop	r29
    2ce4:	ff 91       	pop	r31
    2ce6:	ef 91       	pop	r30
    2ce8:	bf 91       	pop	r27
    2cea:	af 91       	pop	r26
    2cec:	9f 91       	pop	r25
    2cee:	8f 91       	pop	r24
    2cf0:	7f 91       	pop	r23
    2cf2:	6f 91       	pop	r22
    2cf4:	5f 91       	pop	r21
    2cf6:	4f 91       	pop	r20
    2cf8:	3f 91       	pop	r19
    2cfa:	2f 91       	pop	r18
    2cfc:	0f 90       	pop	r0
    2cfe:	0f be       	out	0x3f, r0	; 63
    2d00:	0f 90       	pop	r0
    2d02:	1f 90       	pop	r1
    2d04:	18 95       	reti

00002d06 <__vector_9>:

void __vector_9()__attribute__((signal));   // TIMER1_NORMAL
void __vector_9(){
    2d06:	1f 92       	push	r1
    2d08:	0f 92       	push	r0
    2d0a:	0f b6       	in	r0, 0x3f	; 63
    2d0c:	0f 92       	push	r0
    2d0e:	11 24       	eor	r1, r1
    2d10:	2f 93       	push	r18
    2d12:	3f 93       	push	r19
    2d14:	4f 93       	push	r20
    2d16:	5f 93       	push	r21
    2d18:	6f 93       	push	r22
    2d1a:	7f 93       	push	r23
    2d1c:	8f 93       	push	r24
    2d1e:	9f 93       	push	r25
    2d20:	af 93       	push	r26
    2d22:	bf 93       	push	r27
    2d24:	ef 93       	push	r30
    2d26:	ff 93       	push	r31
    2d28:	df 93       	push	r29
    2d2a:	cf 93       	push	r28
    2d2c:	cd b7       	in	r28, 0x3d	; 61
    2d2e:	de b7       	in	r29, 0x3e	; 62
	
	static u32 counter=0;
	
	if(counter==TIMER+1){
    2d30:	80 91 b0 01 	lds	r24, 0x01B0
    2d34:	90 91 b1 01 	lds	r25, 0x01B1
    2d38:	a0 91 b2 01 	lds	r26, 0x01B2
    2d3c:	b0 91 b3 01 	lds	r27, 0x01B3
    2d40:	9c 01       	movw	r18, r24
    2d42:	ad 01       	movw	r20, r26
    2d44:	2f 5f       	subi	r18, 0xFF	; 255
    2d46:	3f 4f       	sbci	r19, 0xFF	; 255
    2d48:	4f 4f       	sbci	r20, 0xFF	; 255
    2d4a:	5f 4f       	sbci	r21, 0xFF	; 255
    2d4c:	80 91 a2 01 	lds	r24, 0x01A2
    2d50:	90 91 a3 01 	lds	r25, 0x01A3
    2d54:	a0 91 a4 01 	lds	r26, 0x01A4
    2d58:	b0 91 a5 01 	lds	r27, 0x01A5
    2d5c:	28 17       	cp	r18, r24
    2d5e:	39 07       	cpc	r19, r25
    2d60:	4a 07       	cpc	r20, r26
    2d62:	5b 07       	cpc	r21, r27
    2d64:	f1 f4       	brne	.+60     	; 0x2da2 <__vector_9+0x9c>
		if(TIMER1_NORMAL_GPfun!=NULL){
    2d66:	80 91 92 01 	lds	r24, 0x0192
    2d6a:	90 91 93 01 	lds	r25, 0x0193
    2d6e:	00 97       	sbiw	r24, 0x00	; 0
    2d70:	29 f0       	breq	.+10     	; 0x2d7c <__vector_9+0x76>
			TIMER1_NORMAL_GPfun();
    2d72:	e0 91 92 01 	lds	r30, 0x0192
    2d76:	f0 91 93 01 	lds	r31, 0x0193
    2d7a:	09 95       	icall
		}
		counter=0;
    2d7c:	10 92 a2 01 	sts	0x01A2, r1
    2d80:	10 92 a3 01 	sts	0x01A3, r1
    2d84:	10 92 a4 01 	sts	0x01A4, r1
    2d88:	10 92 a5 01 	sts	0x01A5, r1
		TIMER1_voidPreLoad(PreLoad);
    2d8c:	80 91 b8 01 	lds	r24, 0x01B8
    2d90:	90 91 b9 01 	lds	r25, 0x01B9
    2d94:	a0 91 ba 01 	lds	r26, 0x01BA
    2d98:	b0 91 bb 01 	lds	r27, 0x01BB
    2d9c:	0e 94 19 14 	call	0x2832	; 0x2832 <TIMER1_voidPreLoad>
    2da0:	13 c0       	rjmp	.+38     	; 0x2dc8 <__vector_9+0xc2>
	}
	else{
		counter++;
    2da2:	80 91 a2 01 	lds	r24, 0x01A2
    2da6:	90 91 a3 01 	lds	r25, 0x01A3
    2daa:	a0 91 a4 01 	lds	r26, 0x01A4
    2dae:	b0 91 a5 01 	lds	r27, 0x01A5
    2db2:	01 96       	adiw	r24, 0x01	; 1
    2db4:	a1 1d       	adc	r26, r1
    2db6:	b1 1d       	adc	r27, r1
    2db8:	80 93 a2 01 	sts	0x01A2, r24
    2dbc:	90 93 a3 01 	sts	0x01A3, r25
    2dc0:	a0 93 a4 01 	sts	0x01A4, r26
    2dc4:	b0 93 a5 01 	sts	0x01A5, r27
	}
    2dc8:	cf 91       	pop	r28
    2dca:	df 91       	pop	r29
    2dcc:	ff 91       	pop	r31
    2dce:	ef 91       	pop	r30
    2dd0:	bf 91       	pop	r27
    2dd2:	af 91       	pop	r26
    2dd4:	9f 91       	pop	r25
    2dd6:	8f 91       	pop	r24
    2dd8:	7f 91       	pop	r23
    2dda:	6f 91       	pop	r22
    2ddc:	5f 91       	pop	r21
    2dde:	4f 91       	pop	r20
    2de0:	3f 91       	pop	r19
    2de2:	2f 91       	pop	r18
    2de4:	0f 90       	pop	r0
    2de6:	0f be       	out	0x3f, r0	; 63
    2de8:	0f 90       	pop	r0
    2dea:	1f 90       	pop	r1
    2dec:	18 95       	reti

00002dee <func1>:
#include "LCD_interface.h"

static u8 flag=0,counter=0;
static u32 Ton,Toff;

void func1(void){
    2dee:	df 93       	push	r29
    2df0:	cf 93       	push	r28
    2df2:	cd b7       	in	r28, 0x3d	; 61
    2df4:	de b7       	in	r29, 0x3e	; 62

	if(flag==0){
    2df6:	80 91 a6 01 	lds	r24, 0x01A6
    2dfa:	88 23       	and	r24, r24
    2dfc:	59 f4       	brne	.+22     	; 0x2e14 <func1+0x26>
		TCNT0=0;
    2dfe:	e2 e5       	ldi	r30, 0x52	; 82
    2e00:	f0 e0       	ldi	r31, 0x00	; 0
    2e02:	10 82       	st	Z, r1
		EXTI_voidInitialize(EXTI0,FALLING_EDGE);
    2e04:	80 e0       	ldi	r24, 0x00	; 0
    2e06:	61 e0       	ldi	r22, 0x01	; 1
    2e08:	0e 94 83 0b 	call	0x1706	; 0x1706 <EXTI_voidInitialize>
		flag=1;
    2e0c:	81 e0       	ldi	r24, 0x01	; 1
    2e0e:	80 93 a6 01 	sts	0x01A6, r24
    2e12:	4f c0       	rjmp	.+158    	; 0x2eb2 <func1+0xc4>
	}
	else if(flag==1){
    2e14:	80 91 a6 01 	lds	r24, 0x01A6
    2e18:	81 30       	cpi	r24, 0x01	; 1
    2e1a:	31 f5       	brne	.+76     	; 0x2e68 <func1+0x7a>
		Ton=TCNT0+counter*MAX_8BIT_REG;
    2e1c:	e2 e5       	ldi	r30, 0x52	; 82
    2e1e:	f0 e0       	ldi	r31, 0x00	; 0
    2e20:	80 81       	ld	r24, Z
    2e22:	28 2f       	mov	r18, r24
    2e24:	30 e0       	ldi	r19, 0x00	; 0
    2e26:	80 91 a7 01 	lds	r24, 0x01A7
    2e2a:	88 2f       	mov	r24, r24
    2e2c:	90 e0       	ldi	r25, 0x00	; 0
    2e2e:	98 2f       	mov	r25, r24
    2e30:	88 27       	eor	r24, r24
    2e32:	82 0f       	add	r24, r18
    2e34:	93 1f       	adc	r25, r19
    2e36:	aa 27       	eor	r26, r26
    2e38:	97 fd       	sbrc	r25, 7
    2e3a:	a0 95       	com	r26
    2e3c:	ba 2f       	mov	r27, r26
    2e3e:	80 93 a8 01 	sts	0x01A8, r24
    2e42:	90 93 a9 01 	sts	0x01A9, r25
    2e46:	a0 93 aa 01 	sts	0x01AA, r26
    2e4a:	b0 93 ab 01 	sts	0x01AB, r27
		TCNT0=0;
    2e4e:	e2 e5       	ldi	r30, 0x52	; 82
    2e50:	f0 e0       	ldi	r31, 0x00	; 0
    2e52:	10 82       	st	Z, r1
		counter=0;
    2e54:	10 92 a7 01 	sts	0x01A7, r1
		EXTI_voidInitialize(EXTI0,RISING_EDGE);
    2e58:	80 e0       	ldi	r24, 0x00	; 0
    2e5a:	60 e0       	ldi	r22, 0x00	; 0
    2e5c:	0e 94 83 0b 	call	0x1706	; 0x1706 <EXTI_voidInitialize>
		flag=2;
    2e60:	82 e0       	ldi	r24, 0x02	; 2
    2e62:	80 93 a6 01 	sts	0x01A6, r24
    2e66:	25 c0       	rjmp	.+74     	; 0x2eb2 <func1+0xc4>
	}
	else if(flag==2){
    2e68:	80 91 a6 01 	lds	r24, 0x01A6
    2e6c:	82 30       	cpi	r24, 0x02	; 2
    2e6e:	09 f5       	brne	.+66     	; 0x2eb2 <func1+0xc4>
		Toff=TCNT0+counter*MAX_8BIT_REG;
    2e70:	e2 e5       	ldi	r30, 0x52	; 82
    2e72:	f0 e0       	ldi	r31, 0x00	; 0
    2e74:	80 81       	ld	r24, Z
    2e76:	28 2f       	mov	r18, r24
    2e78:	30 e0       	ldi	r19, 0x00	; 0
    2e7a:	80 91 a7 01 	lds	r24, 0x01A7
    2e7e:	88 2f       	mov	r24, r24
    2e80:	90 e0       	ldi	r25, 0x00	; 0
    2e82:	98 2f       	mov	r25, r24
    2e84:	88 27       	eor	r24, r24
    2e86:	82 0f       	add	r24, r18
    2e88:	93 1f       	adc	r25, r19
    2e8a:	aa 27       	eor	r26, r26
    2e8c:	97 fd       	sbrc	r25, 7
    2e8e:	a0 95       	com	r26
    2e90:	ba 2f       	mov	r27, r26
    2e92:	80 93 ac 01 	sts	0x01AC, r24
    2e96:	90 93 ad 01 	sts	0x01AD, r25
    2e9a:	a0 93 ae 01 	sts	0x01AE, r26
    2e9e:	b0 93 af 01 	sts	0x01AF, r27
		TCNT0=0;
    2ea2:	e2 e5       	ldi	r30, 0x52	; 82
    2ea4:	f0 e0       	ldi	r31, 0x00	; 0
    2ea6:	10 82       	st	Z, r1
		counter=0;
    2ea8:	10 92 a7 01 	sts	0x01A7, r1
		flag=3;
    2eac:	83 e0       	ldi	r24, 0x03	; 3
    2eae:	80 93 a6 01 	sts	0x01A6, r24
	}
}
    2eb2:	cf 91       	pop	r28
    2eb4:	df 91       	pop	r29
    2eb6:	08 95       	ret

00002eb8 <func2>:

void func2(void){
    2eb8:	df 93       	push	r29
    2eba:	cf 93       	push	r28
    2ebc:	cd b7       	in	r28, 0x3d	; 61
    2ebe:	de b7       	in	r29, 0x3e	; 62
	counter++;
    2ec0:	80 91 a7 01 	lds	r24, 0x01A7
    2ec4:	8f 5f       	subi	r24, 0xFF	; 255
    2ec6:	80 93 a7 01 	sts	0x01A7, r24
}
    2eca:	cf 91       	pop	r28
    2ecc:	df 91       	pop	r29
    2ece:	08 95       	ret

00002ed0 <main>:


int main(){
    2ed0:	ef 92       	push	r14
    2ed2:	ff 92       	push	r15
    2ed4:	0f 93       	push	r16
    2ed6:	1f 93       	push	r17
    2ed8:	df 93       	push	r29
    2eda:	cf 93       	push	r28
    2edc:	cd b7       	in	r28, 0x3d	; 61
    2ede:	de b7       	in	r29, 0x3e	; 62

	GIE_voidEnable();
    2ee0:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <GIE_voidEnable>
	EXTI_voidInitialize(EXTI0,RISING_EDGE);
    2ee4:	80 e0       	ldi	r24, 0x00	; 0
    2ee6:	60 e0       	ldi	r22, 0x00	; 0
    2ee8:	0e 94 83 0b 	call	0x1706	; 0x1706 <EXTI_voidInitialize>
	TIMER0_voidInitialize();
    2eec:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <TIMER0_voidInitialize>
	TIMER1_voidInitialize();
    2ef0:	0e 94 58 13 	call	0x26b0	; 0x26b0 <TIMER1_voidInitialize>
	LCD_voidIntialize();
    2ef4:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <LCD_voidIntialize>

	DIO_voidSetPinDirection(PORTD,PIN2,PIN_INPUT);
    2ef8:	83 e0       	ldi	r24, 0x03	; 3
    2efa:	62 e0       	ldi	r22, 0x02	; 2
    2efc:	40 e0       	ldi	r20, 0x00	; 0
    2efe:	0e 94 17 07 	call	0xe2e	; 0xe2e <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTD,PIN5,PIN_OUTPUT);
    2f02:	83 e0       	ldi	r24, 0x03	; 3
    2f04:	65 e0       	ldi	r22, 0x05	; 5
    2f06:	41 e0       	ldi	r20, 0x01	; 1
    2f08:	0e 94 17 07 	call	0xe2e	; 0xe2e <DIO_voidSetPinDirection>

	TIMER1_voidSetICR1(Set_Freq_50Hz);
    2f0c:	80 e2       	ldi	r24, 0x20	; 32
    2f0e:	9e e4       	ldi	r25, 0x4E	; 78
    2f10:	0e 94 fc 13 	call	0x27f8	; 0x27f8 <TIMER1_voidSetICR1>
	TIMER1_voidSetOCR1(15000);
    2f14:	88 e9       	ldi	r24, 0x98	; 152
    2f16:	9a e3       	ldi	r25, 0x3A	; 58
    2f18:	0e 94 ea 13 	call	0x27d4	; 0x27d4 <TIMER1_voidSetOCR1>

	EXTI0_SetCallBack(func1);
    2f1c:	87 ef       	ldi	r24, 0xF7	; 247
    2f1e:	96 e1       	ldi	r25, 0x16	; 22
    2f20:	0e 94 3b 0c 	call	0x1876	; 0x1876 <EXTI0_SetCallBack>
	TIMER0_NORMAL_SetCallBack(func2);
    2f24:	8c e5       	ldi	r24, 0x5C	; 92
    2f26:	97 e1       	ldi	r25, 0x17	; 23
    2f28:	0e 94 4c 12 	call	0x2498	; 0x2498 <TIMER0_NORMAL_SetCallBack>

	while(1){

		if(flag==3){
    2f2c:	80 91 a6 01 	lds	r24, 0x01A6
    2f30:	83 30       	cpi	r24, 0x03	; 3
    2f32:	e1 f7       	brne	.-8      	; 0x2f2c <main+0x5c>
			LCD_voidGoToXY(0,0);
    2f34:	80 e0       	ldi	r24, 0x00	; 0
    2f36:	60 e0       	ldi	r22, 0x00	; 0
    2f38:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <LCD_voidGoToXY>
			LCD_voidWriteNumber((Ton*100)/(Ton+Toff));
    2f3c:	80 91 a8 01 	lds	r24, 0x01A8
    2f40:	90 91 a9 01 	lds	r25, 0x01A9
    2f44:	a0 91 aa 01 	lds	r26, 0x01AA
    2f48:	b0 91 ab 01 	lds	r27, 0x01AB
    2f4c:	24 e6       	ldi	r18, 0x64	; 100
    2f4e:	30 e0       	ldi	r19, 0x00	; 0
    2f50:	40 e0       	ldi	r20, 0x00	; 0
    2f52:	50 e0       	ldi	r21, 0x00	; 0
    2f54:	bc 01       	movw	r22, r24
    2f56:	cd 01       	movw	r24, r26
    2f58:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <__mulsi3>
    2f5c:	7b 01       	movw	r14, r22
    2f5e:	8c 01       	movw	r16, r24
    2f60:	20 91 a8 01 	lds	r18, 0x01A8
    2f64:	30 91 a9 01 	lds	r19, 0x01A9
    2f68:	40 91 aa 01 	lds	r20, 0x01AA
    2f6c:	50 91 ab 01 	lds	r21, 0x01AB
    2f70:	80 91 ac 01 	lds	r24, 0x01AC
    2f74:	90 91 ad 01 	lds	r25, 0x01AD
    2f78:	a0 91 ae 01 	lds	r26, 0x01AE
    2f7c:	b0 91 af 01 	lds	r27, 0x01AF
    2f80:	28 0f       	add	r18, r24
    2f82:	39 1f       	adc	r19, r25
    2f84:	4a 1f       	adc	r20, r26
    2f86:	5b 1f       	adc	r21, r27
    2f88:	c8 01       	movw	r24, r16
    2f8a:	b7 01       	movw	r22, r14
    2f8c:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    2f90:	da 01       	movw	r26, r20
    2f92:	c9 01       	movw	r24, r18
    2f94:	bc 01       	movw	r22, r24
    2f96:	cd 01       	movw	r24, r26
    2f98:	0e 94 36 10 	call	0x206c	; 0x206c <LCD_voidWriteNumber>
			LCD_voidWriteString("                      ");
    2f9c:	80 e6       	ldi	r24, 0x60	; 96
    2f9e:	90 e0       	ldi	r25, 0x00	; 0
    2fa0:	0e 94 0d 10 	call	0x201a	; 0x201a <LCD_voidWriteString>
			LCD_voidGoToXY(1,0);
    2fa4:	81 e0       	ldi	r24, 0x01	; 1
    2fa6:	60 e0       	ldi	r22, 0x00	; 0
    2fa8:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <LCD_voidGoToXY>
			LCD_voidWriteNumber(1000000/(Ton+Toff));
    2fac:	20 91 a8 01 	lds	r18, 0x01A8
    2fb0:	30 91 a9 01 	lds	r19, 0x01A9
    2fb4:	40 91 aa 01 	lds	r20, 0x01AA
    2fb8:	50 91 ab 01 	lds	r21, 0x01AB
    2fbc:	80 91 ac 01 	lds	r24, 0x01AC
    2fc0:	90 91 ad 01 	lds	r25, 0x01AD
    2fc4:	a0 91 ae 01 	lds	r26, 0x01AE
    2fc8:	b0 91 af 01 	lds	r27, 0x01AF
    2fcc:	28 0f       	add	r18, r24
    2fce:	39 1f       	adc	r19, r25
    2fd0:	4a 1f       	adc	r20, r26
    2fd2:	5b 1f       	adc	r21, r27
    2fd4:	80 e4       	ldi	r24, 0x40	; 64
    2fd6:	92 e4       	ldi	r25, 0x42	; 66
    2fd8:	af e0       	ldi	r26, 0x0F	; 15
    2fda:	b0 e0       	ldi	r27, 0x00	; 0
    2fdc:	bc 01       	movw	r22, r24
    2fde:	cd 01       	movw	r24, r26
    2fe0:	0e 94 1e 18 	call	0x303c	; 0x303c <__udivmodsi4>
    2fe4:	da 01       	movw	r26, r20
    2fe6:	c9 01       	movw	r24, r18
    2fe8:	bc 01       	movw	r22, r24
    2fea:	cd 01       	movw	r24, r26
    2fec:	0e 94 36 10 	call	0x206c	; 0x206c <LCD_voidWriteNumber>
			LCD_voidWriteString("                      ");
    2ff0:	80 e6       	ldi	r24, 0x60	; 96
    2ff2:	90 e0       	ldi	r25, 0x00	; 0
    2ff4:	0e 94 0d 10 	call	0x201a	; 0x201a <LCD_voidWriteString>
			flag=0;
    2ff8:	10 92 a6 01 	sts	0x01A6, r1
    2ffc:	97 cf       	rjmp	.-210    	; 0x2f2c <main+0x5c>

00002ffe <__mulsi3>:
    2ffe:	62 9f       	mul	r22, r18
    3000:	d0 01       	movw	r26, r0
    3002:	73 9f       	mul	r23, r19
    3004:	f0 01       	movw	r30, r0
    3006:	82 9f       	mul	r24, r18
    3008:	e0 0d       	add	r30, r0
    300a:	f1 1d       	adc	r31, r1
    300c:	64 9f       	mul	r22, r20
    300e:	e0 0d       	add	r30, r0
    3010:	f1 1d       	adc	r31, r1
    3012:	92 9f       	mul	r25, r18
    3014:	f0 0d       	add	r31, r0
    3016:	83 9f       	mul	r24, r19
    3018:	f0 0d       	add	r31, r0
    301a:	74 9f       	mul	r23, r20
    301c:	f0 0d       	add	r31, r0
    301e:	65 9f       	mul	r22, r21
    3020:	f0 0d       	add	r31, r0
    3022:	99 27       	eor	r25, r25
    3024:	72 9f       	mul	r23, r18
    3026:	b0 0d       	add	r27, r0
    3028:	e1 1d       	adc	r30, r1
    302a:	f9 1f       	adc	r31, r25
    302c:	63 9f       	mul	r22, r19
    302e:	b0 0d       	add	r27, r0
    3030:	e1 1d       	adc	r30, r1
    3032:	f9 1f       	adc	r31, r25
    3034:	bd 01       	movw	r22, r26
    3036:	cf 01       	movw	r24, r30
    3038:	11 24       	eor	r1, r1
    303a:	08 95       	ret

0000303c <__udivmodsi4>:
    303c:	a1 e2       	ldi	r26, 0x21	; 33
    303e:	1a 2e       	mov	r1, r26
    3040:	aa 1b       	sub	r26, r26
    3042:	bb 1b       	sub	r27, r27
    3044:	fd 01       	movw	r30, r26
    3046:	0d c0       	rjmp	.+26     	; 0x3062 <__udivmodsi4_ep>

00003048 <__udivmodsi4_loop>:
    3048:	aa 1f       	adc	r26, r26
    304a:	bb 1f       	adc	r27, r27
    304c:	ee 1f       	adc	r30, r30
    304e:	ff 1f       	adc	r31, r31
    3050:	a2 17       	cp	r26, r18
    3052:	b3 07       	cpc	r27, r19
    3054:	e4 07       	cpc	r30, r20
    3056:	f5 07       	cpc	r31, r21
    3058:	20 f0       	brcs	.+8      	; 0x3062 <__udivmodsi4_ep>
    305a:	a2 1b       	sub	r26, r18
    305c:	b3 0b       	sbc	r27, r19
    305e:	e4 0b       	sbc	r30, r20
    3060:	f5 0b       	sbc	r31, r21

00003062 <__udivmodsi4_ep>:
    3062:	66 1f       	adc	r22, r22
    3064:	77 1f       	adc	r23, r23
    3066:	88 1f       	adc	r24, r24
    3068:	99 1f       	adc	r25, r25
    306a:	1a 94       	dec	r1
    306c:	69 f7       	brne	.-38     	; 0x3048 <__udivmodsi4_loop>
    306e:	60 95       	com	r22
    3070:	70 95       	com	r23
    3072:	80 95       	com	r24
    3074:	90 95       	com	r25
    3076:	9b 01       	movw	r18, r22
    3078:	ac 01       	movw	r20, r24
    307a:	bd 01       	movw	r22, r26
    307c:	cf 01       	movw	r24, r30
    307e:	08 95       	ret

00003080 <__prologue_saves__>:
    3080:	2f 92       	push	r2
    3082:	3f 92       	push	r3
    3084:	4f 92       	push	r4
    3086:	5f 92       	push	r5
    3088:	6f 92       	push	r6
    308a:	7f 92       	push	r7
    308c:	8f 92       	push	r8
    308e:	9f 92       	push	r9
    3090:	af 92       	push	r10
    3092:	bf 92       	push	r11
    3094:	cf 92       	push	r12
    3096:	df 92       	push	r13
    3098:	ef 92       	push	r14
    309a:	ff 92       	push	r15
    309c:	0f 93       	push	r16
    309e:	1f 93       	push	r17
    30a0:	cf 93       	push	r28
    30a2:	df 93       	push	r29
    30a4:	cd b7       	in	r28, 0x3d	; 61
    30a6:	de b7       	in	r29, 0x3e	; 62
    30a8:	ca 1b       	sub	r28, r26
    30aa:	db 0b       	sbc	r29, r27
    30ac:	0f b6       	in	r0, 0x3f	; 63
    30ae:	f8 94       	cli
    30b0:	de bf       	out	0x3e, r29	; 62
    30b2:	0f be       	out	0x3f, r0	; 63
    30b4:	cd bf       	out	0x3d, r28	; 61
    30b6:	09 94       	ijmp

000030b8 <__epilogue_restores__>:
    30b8:	2a 88       	ldd	r2, Y+18	; 0x12
    30ba:	39 88       	ldd	r3, Y+17	; 0x11
    30bc:	48 88       	ldd	r4, Y+16	; 0x10
    30be:	5f 84       	ldd	r5, Y+15	; 0x0f
    30c0:	6e 84       	ldd	r6, Y+14	; 0x0e
    30c2:	7d 84       	ldd	r7, Y+13	; 0x0d
    30c4:	8c 84       	ldd	r8, Y+12	; 0x0c
    30c6:	9b 84       	ldd	r9, Y+11	; 0x0b
    30c8:	aa 84       	ldd	r10, Y+10	; 0x0a
    30ca:	b9 84       	ldd	r11, Y+9	; 0x09
    30cc:	c8 84       	ldd	r12, Y+8	; 0x08
    30ce:	df 80       	ldd	r13, Y+7	; 0x07
    30d0:	ee 80       	ldd	r14, Y+6	; 0x06
    30d2:	fd 80       	ldd	r15, Y+5	; 0x05
    30d4:	0c 81       	ldd	r16, Y+4	; 0x04
    30d6:	1b 81       	ldd	r17, Y+3	; 0x03
    30d8:	aa 81       	ldd	r26, Y+2	; 0x02
    30da:	b9 81       	ldd	r27, Y+1	; 0x01
    30dc:	ce 0f       	add	r28, r30
    30de:	d1 1d       	adc	r29, r1
    30e0:	0f b6       	in	r0, 0x3f	; 63
    30e2:	f8 94       	cli
    30e4:	de bf       	out	0x3e, r29	; 62
    30e6:	0f be       	out	0x3f, r0	; 63
    30e8:	cd bf       	out	0x3d, r28	; 61
    30ea:	ed 01       	movw	r28, r26
    30ec:	08 95       	ret

000030ee <_exit>:
    30ee:	f8 94       	cli

000030f0 <__stop_program>:
    30f0:	ff cf       	rjmp	.-2      	; 0x30f0 <__stop_program>
