// Copyright (C) 2026 Douglas Quigg (dstroy0) <dquigg123@gmail.com>
// SPDX-License-Identifier: AGPL-3.0-or-later
//
// Host tests for the shared parameterized CRC engine (shared_primitives/crc.h).
//
// The load-bearing test here is test_catalogue_check_values: every preset is asserted against its
// published check value - the CRC of the ASCII octets "123456789". That is what makes this engine
// trustworthy with no reference implementation to diff against, because a wrong polynomial, a
// swapped init, or a flipped reflect flag cannot reproduce a published check value by accident.
// The rest cover the streaming split, the degenerate inputs, and the properties a CRC must have to
// be worth using at all (a single flipped bit must change it).

#include "shared_primitives/crc.h"
#include <string.h>
#include <unity.h>

void setUp(void)
{
}
void tearDown(void)
{
}

static const uint8_t CHECK_INPUT[9] = {'1', '2', '3', '4', '5', '6', '7', '8', '9'};

static uint32_t check_of(const DwsCrcParams &p)
{
    return dws_crc(&p, CHECK_INPUT, sizeof(CHECK_INPUT));
}

// The catalogue check value for each preset. A parameter typo cannot survive this.
void test_catalogue_check_values(void)
{
    TEST_ASSERT_EQUAL_HEX32(0xF4u, check_of(DWS_CRC8_SMBUS));
    TEST_ASSERT_EQUAL_HEX32(0xA1u, check_of(DWS_CRC8_MAXIM_DOW));
    TEST_ASSERT_EQUAL_HEX32(0xF7u, check_of(DWS_CRC8_NRSC5));
    TEST_ASSERT_EQUAL_HEX32(0xBB3Du, check_of(DWS_CRC16_ARC));
    TEST_ASSERT_EQUAL_HEX32(0x4B37u, check_of(DWS_CRC16_MODBUS));
    TEST_ASSERT_EQUAL_HEX32(0x29B1u, check_of(DWS_CRC16_IBM_3740));
    TEST_ASSERT_EQUAL_HEX32(0x31C3u, check_of(DWS_CRC16_XMODEM));
    TEST_ASSERT_EQUAL_HEX32(0x2189u, check_of(DWS_CRC16_KERMIT));
    TEST_ASSERT_EQUAL_HEX32(0x906Eu, check_of(DWS_CRC16_X25));
    TEST_ASSERT_EQUAL_HEX32(0xEA82u, check_of(DWS_CRC16_DNP));
    TEST_ASSERT_EQUAL_HEX32(0x21CF02u, check_of(DWS_CRC24_OPENPGP));
    TEST_ASSERT_EQUAL_HEX32(0xCBF43926u, check_of(DWS_CRC32_ISO_HDLC));
    TEST_ASSERT_EQUAL_HEX32(0xFC891918u, check_of(DWS_CRC32_BZIP2));
}

// Reflected and unreflected variants of one polynomial must NOT agree - proof the reflect flags are
// actually wired through rather than ignored.
void test_reflection_flags_actually_apply(void)
{
    TEST_ASSERT_NOT_EQUAL(check_of(DWS_CRC16_XMODEM), check_of(DWS_CRC16_KERMIT));
    TEST_ASSERT_NOT_EQUAL(check_of(DWS_CRC32_ISO_HDLC), check_of(DWS_CRC32_BZIP2));
    // ...and so must differing init values on otherwise identical parameters
    TEST_ASSERT_NOT_EQUAL(check_of(DWS_CRC16_ARC), check_of(DWS_CRC16_MODBUS));
}

// Streaming in pieces must equal the one-shot, or a caller cannot checksum a header and payload
// that are not contiguous.
void test_streaming_matches_one_shot(void)
{
    const DwsCrcParams &p = DWS_CRC32_ISO_HDLC;
    const uint32_t want = check_of(p);

    for (size_t split = 0; split <= sizeof(CHECK_INPUT); split++)
    {
        uint32_t c = dws_crc_begin(&p);
        c = dws_crc_update(&p, c, CHECK_INPUT, split);
        c = dws_crc_update(&p, c, CHECK_INPUT + split, sizeof(CHECK_INPUT) - split);
        TEST_ASSERT_EQUAL_HEX32(want, dws_crc_final(&p, c));
    }

    // octet-at-a-time is the same thing taken to the limit
    uint32_t c = dws_crc_begin(&p);
    for (size_t i = 0; i < sizeof(CHECK_INPUT); i++)
        c = dws_crc_update(&p, c, CHECK_INPUT + i, 1);
    TEST_ASSERT_EQUAL_HEX32(want, dws_crc_final(&p, c));
}

// The property that makes a CRC worth computing.
void test_single_bit_flip_changes_the_crc(void)
{
    const DwsCrcParams &p = DWS_CRC16_MODBUS;
    uint8_t buf[9];
    memcpy(buf, CHECK_INPUT, sizeof(buf));
    const uint32_t base = dws_crc(&p, buf, sizeof(buf));

    for (size_t byte = 0; byte < sizeof(buf); byte++)
    {
        for (int bit = 0; bit < 8; bit++)
        {
            buf[byte] ^= (uint8_t)(1u << bit);
            TEST_ASSERT_NOT_EQUAL(base, dws_crc(&p, buf, sizeof(buf)));
            buf[byte] ^= (uint8_t)(1u << bit); // restore
        }
    }
}

// Byte order matters: a CRC that ignored ordering would miss reordered payloads.
void test_order_sensitivity(void)
{
    const DwsCrcParams &p = DWS_CRC32_ISO_HDLC;
    const uint8_t a[3] = {0x01, 0x02, 0x03};
    const uint8_t b[3] = {0x03, 0x02, 0x01};
    TEST_ASSERT_NOT_EQUAL(dws_crc(&p, a, 3), dws_crc(&p, b, 3));
}

// Leading zero octets must change the result, or length-extension mistakes go undetected.
void test_leading_zeros_are_significant(void)
{
    const DwsCrcParams &p = DWS_CRC16_MODBUS; // non-zero init, so zeros do fold in
    const uint8_t one[1] = {0x00};
    const uint8_t two[2] = {0x00, 0x00};
    TEST_ASSERT_NOT_EQUAL(dws_crc(&p, one, 1), dws_crc(&p, two, 2));
}

void test_empty_input_is_the_bare_init(void)
{
    // With no octets folded in, the result is init through the output stage - not an error.
    const DwsCrcParams &p = DWS_CRC32_ISO_HDLC;
    TEST_ASSERT_EQUAL_HEX32(dws_crc_final(&p, dws_crc_begin(&p)), dws_crc(&p, CHECK_INPUT, 0));
    TEST_ASSERT_EQUAL_HEX32(0x00000000u, dws_crc(&DWS_CRC32_ISO_HDLC, nullptr, 0));
}

void test_width_is_respected(void)
{
    // Every result must fit its declared width - a leaked high bit would corrupt a packed frame.
    TEST_ASSERT_EQUAL_HEX32(0u, check_of(DWS_CRC8_SMBUS) & ~0xFFu);
    TEST_ASSERT_EQUAL_HEX32(0u, check_of(DWS_CRC16_ARC) & ~0xFFFFu);
    TEST_ASSERT_EQUAL_HEX32(0u, check_of(DWS_CRC24_OPENPGP) & ~0xFFFFFFu);
}

// --- Equivalence with the in-tree hand-rolled CRCs ----------------------------------------------
// Sixteen services in this tree each hand-rolled a CRC loop before this engine existed. Those loops
// ARE the reference implementations, and they are interop-proven against real peers - so the engine
// replacing them has to agree with them byte for byte, not merely reproduce a catalogue check value.
// Each loop below is transcribed verbatim from the service named above it (the primitives env
// compiles no service sources, so they cannot simply be linked). Any preset that disagrees fails
// here rather than corrupting a frame after a migration.

// services/thread (spinel FCS), services/mbplus, services/nema_ts2
static uint16_t ref_x25(const uint8_t *d, size_t n)
{
    uint16_t crc = 0xFFFF;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 1) ? (uint16_t)((crc >> 1) ^ 0x8408) : (uint16_t)(crc >> 1);
    }
    return (uint16_t)(crc ^ 0xFFFF);
}

// services/c37118, services/interbus, services/zigbee (CCITT-FALSE)
static uint16_t ref_ccitt_false(const uint8_t *d, size_t n)
{
    uint16_t crc = 0xFFFF;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= (uint16_t)((uint16_t)d[i] << 8);
        for (int b = 0; b < 8; b++)
            crc = (crc & 0x8000) ? (uint16_t)((crc << 1) ^ 0x1021) : (uint16_t)(crc << 1);
    }
    return crc;
}

// services/df1, services/sdi12 (reflected 0xA001, init 0)
static uint16_t ref_arc(const uint8_t *d, size_t n)
{
    uint16_t crc = 0x0000;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 1) ? (uint16_t)((crc >> 1) ^ 0xA001) : (uint16_t)(crc >> 1);
    }
    return crc;
}

// services/modbus
static uint16_t ref_modbus(const uint8_t *d, size_t n)
{
    uint16_t crc = 0xFFFFu;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 1u) ? (uint16_t)((crc >> 1) ^ 0xA001u) : (uint16_t)(crc >> 1);
    }
    return crc;
}

// services/dnp3 (reflected 0xA6BC = reflect(0x3D65), xorout 0xFFFF)
static uint16_t ref_dnp(const uint8_t *d, size_t n)
{
    uint16_t crc = 0x0000;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 1) ? (uint16_t)((crc >> 1) ^ 0xA6BC) : (uint16_t)(crc >> 1);
    }
    return (uint16_t)(crc ^ 0xFFFF);
}

// services/rawl2 (Ethernet FCS), services/wal (same params, table-driven)
static uint32_t ref_crc32(const uint8_t *d, size_t n)
{
    uint32_t crc = 0xFFFFFFFFu;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc >> 1) ^ (0xEDB88320u & (uint32_t)(-(int32_t)(crc & 1)));
    }
    return crc ^ 0xFFFFFFFFu;
}

// services/enocean (ESP3 CRC-8, poly 0x07 MSB-first, init 0)
static uint8_t ref_crc8_smbus(const uint8_t *d, size_t n)
{
    uint8_t crc = 0x00;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x07) : (uint8_t)(crc << 1);
    }
    return crc;
}

// services/sht3x (Sensirion CRC-8, poly 0x31 MSB-first, init 0xFF)
static uint8_t ref_sensirion(const uint8_t *d, size_t n)
{
    uint8_t crc = 0xFF;
    for (size_t i = 0; i < n; i++)
    {
        crc ^= d[i];
        for (int b = 0; b < 8; b++)
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x31) : (uint8_t)(crc << 1);
    }
    return crc;
}

void test_engine_matches_the_hand_rolled_implementations(void)
{
    // A spread of lengths, including the empty and single-octet degenerate cases, over a buffer with
    // both high-bit-set and zero octets so a sign or shift mistake cannot hide.
    uint8_t buf[64];
    for (size_t i = 0; i < sizeof(buf); i++)
        buf[i] = (uint8_t)(i * 37u + (i << 3));
    buf[5] = 0x00;
    buf[6] = 0xFF;
    buf[7] = 0x80;

    for (size_t n = 0; n <= sizeof(buf); n++)
    {
        TEST_ASSERT_EQUAL_HEX16(ref_x25(buf, n), dws_crc(&DWS_CRC16_X25, buf, n));
        TEST_ASSERT_EQUAL_HEX16(ref_ccitt_false(buf, n), dws_crc(&DWS_CRC16_IBM_3740, buf, n));
        TEST_ASSERT_EQUAL_HEX16(ref_arc(buf, n), dws_crc(&DWS_CRC16_ARC, buf, n));
        TEST_ASSERT_EQUAL_HEX16(ref_modbus(buf, n), dws_crc(&DWS_CRC16_MODBUS, buf, n));
        TEST_ASSERT_EQUAL_HEX16(ref_dnp(buf, n), dws_crc(&DWS_CRC16_DNP, buf, n));
        TEST_ASSERT_EQUAL_HEX32(ref_crc32(buf, n), dws_crc(&DWS_CRC32_ISO_HDLC, buf, n));
        TEST_ASSERT_EQUAL_HEX8(ref_crc8_smbus(buf, n), dws_crc(&DWS_CRC8_SMBUS, buf, n));
        TEST_ASSERT_EQUAL_HEX8(ref_sensirion(buf, n), dws_crc(&DWS_CRC8_NRSC5, buf, n));
    }
}

void test_null_guards(void)
{
    TEST_ASSERT_EQUAL_HEX32(0u, dws_crc_begin(nullptr));
    TEST_ASSERT_EQUAL_HEX32(0u, dws_crc_final(nullptr, 0x1234u));
    TEST_ASSERT_EQUAL_HEX32(0u, dws_crc(nullptr, CHECK_INPUT, sizeof(CHECK_INPUT)));
    // a null buffer with a non-zero length must be refused, not read
    const DwsCrcParams &p = DWS_CRC32_ISO_HDLC;
    const uint32_t start = dws_crc_begin(&p);
    TEST_ASSERT_EQUAL_HEX32(start, dws_crc_update(&p, start, nullptr, 4));
}

int main(void)
{
    UNITY_BEGIN();
    RUN_TEST(test_catalogue_check_values);
    RUN_TEST(test_reflection_flags_actually_apply);
    RUN_TEST(test_streaming_matches_one_shot);
    RUN_TEST(test_single_bit_flip_changes_the_crc);
    RUN_TEST(test_order_sensitivity);
    RUN_TEST(test_leading_zeros_are_significant);
    RUN_TEST(test_empty_input_is_the_bare_init);
    RUN_TEST(test_width_is_respected);
    RUN_TEST(test_engine_matches_the_hand_rolled_implementations);
    RUN_TEST(test_null_guards);
    return UNITY_END();
}
