
PWM Generation - Mitch Davis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002608  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080026c0  080026c0  000126c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002754  08002754  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002754  08002754  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002754  08002754  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002754  08002754  00012754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002758  08002758  00012758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800275c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002768  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002768  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000088dc  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016e1  00000000  00000000  00028953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f8  00000000  00000000  0002a038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007b8  00000000  00000000  0002aa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014662  00000000  00000000  0002b1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aba0  00000000  00000000  0003f84a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084ab9  00000000  00000000  0004a3ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000023a0  00000000  00000000  000ceea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  000d1244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080026a8 	.word	0x080026a8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080026a8 	.word	0x080026a8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fa0c 	bl	8000638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f80c 	bl	800023c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f920 	bl	8000468 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000228:	f000 f850 	bl	80002cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800022c:	4b02      	ldr	r3, [pc, #8]	; (8000238 <main+0x20>)
 800022e:	2104      	movs	r1, #4
 8000230:	0018      	movs	r0, r3
 8000232:	f001 fa47 	bl	80016c4 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000236:	e7fe      	b.n	8000236 <main+0x1e>
 8000238:	20000028 	.word	0x20000028

0800023c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023c:	b590      	push	{r4, r7, lr}
 800023e:	b093      	sub	sp, #76	; 0x4c
 8000240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000242:	2414      	movs	r4, #20
 8000244:	193b      	adds	r3, r7, r4
 8000246:	0018      	movs	r0, r3
 8000248:	2334      	movs	r3, #52	; 0x34
 800024a:	001a      	movs	r2, r3
 800024c:	2100      	movs	r1, #0
 800024e:	f002 f9ff 	bl	8002650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	0018      	movs	r0, r3
 8000256:	2310      	movs	r3, #16
 8000258:	001a      	movs	r2, r3
 800025a:	2100      	movs	r1, #0
 800025c:	f002 f9f8 	bl	8002650 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000260:	2380      	movs	r3, #128	; 0x80
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	0018      	movs	r0, r3
 8000266:	f000 fc9b 	bl	8000ba0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800026a:	193b      	adds	r3, r7, r4
 800026c:	2202      	movs	r2, #2
 800026e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000270:	193b      	adds	r3, r7, r4
 8000272:	2280      	movs	r2, #128	; 0x80
 8000274:	0052      	lsls	r2, r2, #1
 8000276:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000278:	193b      	adds	r3, r7, r4
 800027a:	2200      	movs	r2, #0
 800027c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800027e:	193b      	adds	r3, r7, r4
 8000280:	2240      	movs	r2, #64	; 0x40
 8000282:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000284:	193b      	adds	r3, r7, r4
 8000286:	2200      	movs	r2, #0
 8000288:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028a:	193b      	adds	r3, r7, r4
 800028c:	0018      	movs	r0, r3
 800028e:	f000 fcc7 	bl	8000c20 <HAL_RCC_OscConfig>
 8000292:	1e03      	subs	r3, r0, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000296:	f000 f8fd 	bl	8000494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2207      	movs	r2, #7
 800029e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2200      	movs	r2, #0
 80002aa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	2100      	movs	r1, #0
 80002b6:	0018      	movs	r0, r3
 80002b8:	f000 ffc2 	bl	8001240 <HAL_RCC_ClockConfig>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002c0:	f000 f8e8 	bl	8000494 <Error_Handler>
  }
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b013      	add	sp, #76	; 0x4c
 80002ca:	bd90      	pop	{r4, r7, pc}

080002cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b09c      	sub	sp, #112	; 0x70
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002d2:	2360      	movs	r3, #96	; 0x60
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	0018      	movs	r0, r3
 80002d8:	2310      	movs	r3, #16
 80002da:	001a      	movs	r2, r3
 80002dc:	2100      	movs	r1, #0
 80002de:	f002 f9b7 	bl	8002650 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002e2:	2354      	movs	r3, #84	; 0x54
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	0018      	movs	r0, r3
 80002e8:	230c      	movs	r3, #12
 80002ea:	001a      	movs	r2, r3
 80002ec:	2100      	movs	r1, #0
 80002ee:	f002 f9af 	bl	8002650 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002f2:	2338      	movs	r3, #56	; 0x38
 80002f4:	18fb      	adds	r3, r7, r3
 80002f6:	0018      	movs	r0, r3
 80002f8:	231c      	movs	r3, #28
 80002fa:	001a      	movs	r2, r3
 80002fc:	2100      	movs	r1, #0
 80002fe:	f002 f9a7 	bl	8002650 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	0018      	movs	r0, r3
 8000306:	2334      	movs	r3, #52	; 0x34
 8000308:	001a      	movs	r2, r3
 800030a:	2100      	movs	r1, #0
 800030c:	f002 f9a0 	bl	8002650 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000310:	4b51      	ldr	r3, [pc, #324]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000312:	4a52      	ldr	r2, [pc, #328]	; (800045c <MX_TIM1_Init+0x190>)
 8000314:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000316:	4b50      	ldr	r3, [pc, #320]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000318:	2247      	movs	r2, #71	; 0x47
 800031a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800031c:	4b4e      	ldr	r3, [pc, #312]	; (8000458 <MX_TIM1_Init+0x18c>)
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 8000322:	4b4d      	ldr	r3, [pc, #308]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000324:	4a4e      	ldr	r2, [pc, #312]	; (8000460 <MX_TIM1_Init+0x194>)
 8000326:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000328:	4b4b      	ldr	r3, [pc, #300]	; (8000458 <MX_TIM1_Init+0x18c>)
 800032a:	2280      	movs	r2, #128	; 0x80
 800032c:	0092      	lsls	r2, r2, #2
 800032e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000330:	4b49      	ldr	r3, [pc, #292]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000332:	2200      	movs	r2, #0
 8000334:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000336:	4b48      	ldr	r3, [pc, #288]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000338:	2280      	movs	r2, #128	; 0x80
 800033a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800033c:	4b46      	ldr	r3, [pc, #280]	; (8000458 <MX_TIM1_Init+0x18c>)
 800033e:	0018      	movs	r0, r3
 8000340:	f001 f908 	bl	8001554 <HAL_TIM_Base_Init>
 8000344:	1e03      	subs	r3, r0, #0
 8000346:	d001      	beq.n	800034c <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000348:	f000 f8a4 	bl	8000494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800034c:	2160      	movs	r1, #96	; 0x60
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2280      	movs	r2, #128	; 0x80
 8000352:	0152      	lsls	r2, r2, #5
 8000354:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000356:	187a      	adds	r2, r7, r1
 8000358:	4b3f      	ldr	r3, [pc, #252]	; (8000458 <MX_TIM1_Init+0x18c>)
 800035a:	0011      	movs	r1, r2
 800035c:	0018      	movs	r0, r3
 800035e:	f001 fb95 	bl	8001a8c <HAL_TIM_ConfigClockSource>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000366:	f000 f895 	bl	8000494 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800036a:	4b3b      	ldr	r3, [pc, #236]	; (8000458 <MX_TIM1_Init+0x18c>)
 800036c:	0018      	movs	r0, r3
 800036e:	f001 f949 	bl	8001604 <HAL_TIM_PWM_Init>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000376:	f000 f88d 	bl	8000494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800037a:	2154      	movs	r1, #84	; 0x54
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000382:	187b      	adds	r3, r7, r1
 8000384:	2200      	movs	r2, #0
 8000386:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000388:	187b      	adds	r3, r7, r1
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800038e:	187a      	adds	r2, r7, r1
 8000390:	4b31      	ldr	r3, [pc, #196]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000392:	0011      	movs	r1, r2
 8000394:	0018      	movs	r0, r3
 8000396:	f002 f857 	bl	8002448 <HAL_TIMEx_MasterConfigSynchronization>
 800039a:	1e03      	subs	r3, r0, #0
 800039c:	d001      	beq.n	80003a2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800039e:	f000 f879 	bl	8000494 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003a2:	2138      	movs	r1, #56	; 0x38
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2260      	movs	r2, #96	; 0x60
 80003a8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 21844;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	4a2d      	ldr	r2, [pc, #180]	; (8000464 <MX_TIM1_Init+0x198>)
 80003ae:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2200      	movs	r2, #0
 80003b4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2200      	movs	r2, #0
 80003ba:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	2200      	movs	r2, #0
 80003c0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80003c2:	187b      	adds	r3, r7, r1
 80003c4:	2200      	movs	r2, #0
 80003c6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80003c8:	187b      	adds	r3, r7, r1
 80003ca:	2200      	movs	r2, #0
 80003cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80003ce:	1879      	adds	r1, r7, r1
 80003d0:	4b21      	ldr	r3, [pc, #132]	; (8000458 <MX_TIM1_Init+0x18c>)
 80003d2:	2204      	movs	r2, #4
 80003d4:	0018      	movs	r0, r3
 80003d6:	f001 fa59 	bl	800188c <HAL_TIM_PWM_ConfigChannel>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d001      	beq.n	80003e2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80003de:	f000 f859 	bl	8000494 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2200      	movs	r2, #0
 80003ec:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	2200      	movs	r2, #0
 80003f8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	2200      	movs	r2, #0
 80003fe:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	2280      	movs	r2, #128	; 0x80
 8000404:	0192      	lsls	r2, r2, #6
 8000406:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000408:	1d3b      	adds	r3, r7, #4
 800040a:	2200      	movs	r2, #0
 800040c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	2200      	movs	r2, #0
 8000412:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000414:	1d3b      	adds	r3, r7, #4
 8000416:	2200      	movs	r2, #0
 8000418:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	2280      	movs	r2, #128	; 0x80
 800041e:	0492      	lsls	r2, r2, #18
 8000420:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2200      	movs	r2, #0
 8000426:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000434:	1d3a      	adds	r2, r7, #4
 8000436:	4b08      	ldr	r3, [pc, #32]	; (8000458 <MX_TIM1_Init+0x18c>)
 8000438:	0011      	movs	r1, r2
 800043a:	0018      	movs	r0, r3
 800043c:	f002 f86c 	bl	8002518 <HAL_TIMEx_ConfigBreakDeadTime>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d001      	beq.n	8000448 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8000444:	f000 f826 	bl	8000494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000448:	4b03      	ldr	r3, [pc, #12]	; (8000458 <MX_TIM1_Init+0x18c>)
 800044a:	0018      	movs	r0, r3
 800044c:	f000 f870 	bl	8000530 <HAL_TIM_MspPostInit>

}
 8000450:	46c0      	nop			; (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	b01c      	add	sp, #112	; 0x70
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000028 	.word	0x20000028
 800045c:	40012c00 	.word	0x40012c00
 8000460:	0000fffe 	.word	0x0000fffe
 8000464:	00005554 	.word	0x00005554

08000468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046e:	4b08      	ldr	r3, [pc, #32]	; (8000490 <MX_GPIO_Init+0x28>)
 8000470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000472:	4b07      	ldr	r3, [pc, #28]	; (8000490 <MX_GPIO_Init+0x28>)
 8000474:	2101      	movs	r1, #1
 8000476:	430a      	orrs	r2, r1
 8000478:	635a      	str	r2, [r3, #52]	; 0x34
 800047a:	4b05      	ldr	r3, [pc, #20]	; (8000490 <MX_GPIO_Init+0x28>)
 800047c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800047e:	2201      	movs	r2, #1
 8000480:	4013      	ands	r3, r2
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	b002      	add	sp, #8
 800048c:	bd80      	pop	{r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	40021000 	.word	0x40021000

08000494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000498:	b672      	cpsid	i
}
 800049a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800049c:	e7fe      	b.n	800049c <Error_Handler+0x8>
	...

080004a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a6:	4b11      	ldr	r3, [pc, #68]	; (80004ec <HAL_MspInit+0x4c>)
 80004a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004aa:	4b10      	ldr	r3, [pc, #64]	; (80004ec <HAL_MspInit+0x4c>)
 80004ac:	2101      	movs	r1, #1
 80004ae:	430a      	orrs	r2, r1
 80004b0:	641a      	str	r2, [r3, #64]	; 0x40
 80004b2:	4b0e      	ldr	r3, [pc, #56]	; (80004ec <HAL_MspInit+0x4c>)
 80004b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004b6:	2201      	movs	r2, #1
 80004b8:	4013      	ands	r3, r2
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004be:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <HAL_MspInit+0x4c>)
 80004c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <HAL_MspInit+0x4c>)
 80004c4:	2180      	movs	r1, #128	; 0x80
 80004c6:	0549      	lsls	r1, r1, #21
 80004c8:	430a      	orrs	r2, r1
 80004ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80004cc:	4b07      	ldr	r3, [pc, #28]	; (80004ec <HAL_MspInit+0x4c>)
 80004ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004d0:	2380      	movs	r3, #128	; 0x80
 80004d2:	055b      	lsls	r3, r3, #21
 80004d4:	4013      	ands	r3, r2
 80004d6:	603b      	str	r3, [r7, #0]
 80004d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80004da:	23c0      	movs	r3, #192	; 0xc0
 80004dc:	00db      	lsls	r3, r3, #3
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 f930 	bl	8000744 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e4:	46c0      	nop			; (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b002      	add	sp, #8
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40021000 	.word	0x40021000

080004f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a0a      	ldr	r2, [pc, #40]	; (8000528 <HAL_TIM_Base_MspInit+0x38>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d10d      	bne.n	800051e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000506:	4b09      	ldr	r3, [pc, #36]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000508:	2180      	movs	r1, #128	; 0x80
 800050a:	0109      	lsls	r1, r1, #4
 800050c:	430a      	orrs	r2, r1
 800050e:	641a      	str	r2, [r3, #64]	; 0x40
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000512:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000514:	2380      	movs	r3, #128	; 0x80
 8000516:	011b      	lsls	r3, r3, #4
 8000518:	4013      	ands	r3, r2
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	b004      	add	sp, #16
 8000524:	bd80      	pop	{r7, pc}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	40012c00 	.word	0x40012c00
 800052c:	40021000 	.word	0x40021000

08000530 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b089      	sub	sp, #36	; 0x24
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000538:	240c      	movs	r4, #12
 800053a:	193b      	adds	r3, r7, r4
 800053c:	0018      	movs	r0, r3
 800053e:	2314      	movs	r3, #20
 8000540:	001a      	movs	r2, r3
 8000542:	2100      	movs	r1, #0
 8000544:	f002 f884 	bl	8002650 <memset>
  if(htim->Instance==TIM1)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a15      	ldr	r2, [pc, #84]	; (80005a4 <HAL_TIM_MspPostInit+0x74>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d123      	bne.n	800059a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	4b15      	ldr	r3, [pc, #84]	; (80005a8 <HAL_TIM_MspPostInit+0x78>)
 8000554:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000556:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <HAL_TIM_MspPostInit+0x78>)
 8000558:	2101      	movs	r1, #1
 800055a:	430a      	orrs	r2, r1
 800055c:	635a      	str	r2, [r3, #52]	; 0x34
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <HAL_TIM_MspPostInit+0x78>)
 8000560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000562:	2201      	movs	r2, #1
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800056a:	193b      	adds	r3, r7, r4
 800056c:	2280      	movs	r2, #128	; 0x80
 800056e:	0092      	lsls	r2, r2, #2
 8000570:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000572:	0021      	movs	r1, r4
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2202      	movs	r2, #2
 8000578:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2202      	movs	r2, #2
 800058a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058c:	187a      	adds	r2, r7, r1
 800058e:	23a0      	movs	r3, #160	; 0xa0
 8000590:	05db      	lsls	r3, r3, #23
 8000592:	0011      	movs	r1, r2
 8000594:	0018      	movs	r0, r3
 8000596:	f000 f99f 	bl	80008d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b009      	add	sp, #36	; 0x24
 80005a0:	bd90      	pop	{r4, r7, pc}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	40012c00 	.word	0x40012c00
 80005a8:	40021000 	.word	0x40021000

080005ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005b0:	e7fe      	b.n	80005b0 <NMI_Handler+0x4>

080005b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b6:	e7fe      	b.n	80005b6 <HardFault_Handler+0x4>

080005b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005bc:	46c0      	nop			; (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}

080005c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d0:	f000 f89c 	bl	800070c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d4:	46c0      	nop			; (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005e4:	480d      	ldr	r0, [pc, #52]	; (800061c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80005e8:	f7ff fff7 	bl	80005da <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480c      	ldr	r0, [pc, #48]	; (8000620 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ee:	490d      	ldr	r1, [pc, #52]	; (8000624 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f0:	4a0d      	ldr	r2, [pc, #52]	; (8000628 <LoopForever+0xe>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a0a      	ldr	r2, [pc, #40]	; (800062c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000604:	4c0a      	ldr	r4, [pc, #40]	; (8000630 <LoopForever+0x16>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000612:	f002 f825 	bl	8002660 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000616:	f7ff fdff 	bl	8000218 <main>

0800061a <LoopForever>:

LoopForever:
  b LoopForever
 800061a:	e7fe      	b.n	800061a <LoopForever>
  ldr   r0, =_estack
 800061c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000624:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000628:	0800275c 	.word	0x0800275c
  ldr r2, =_sbss
 800062c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000630:	20000078 	.word	0x20000078

08000634 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000634:	e7fe      	b.n	8000634 <ADC1_IRQHandler>
	...

08000638 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800063e:	1dfb      	adds	r3, r7, #7
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000644:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <HAL_Init+0x3c>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <HAL_Init+0x3c>)
 800064a:	2180      	movs	r1, #128	; 0x80
 800064c:	0049      	lsls	r1, r1, #1
 800064e:	430a      	orrs	r2, r1
 8000650:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000652:	2003      	movs	r0, #3
 8000654:	f000 f810 	bl	8000678 <HAL_InitTick>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d003      	beq.n	8000664 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
 8000662:	e001      	b.n	8000668 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000664:	f7ff ff1c 	bl	80004a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	781b      	ldrb	r3, [r3, #0]
}
 800066c:	0018      	movs	r0, r3
 800066e:	46bd      	mov	sp, r7
 8000670:	b002      	add	sp, #8
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40022000 	.word	0x40022000

08000678 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000680:	230f      	movs	r3, #15
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	2200      	movs	r2, #0
 8000686:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000688:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <HAL_InitTick+0x88>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d02b      	beq.n	80006e8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000690:	4b1c      	ldr	r3, [pc, #112]	; (8000704 <HAL_InitTick+0x8c>)
 8000692:	681c      	ldr	r4, [r3, #0]
 8000694:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <HAL_InitTick+0x88>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	0019      	movs	r1, r3
 800069a:	23fa      	movs	r3, #250	; 0xfa
 800069c:	0098      	lsls	r0, r3, #2
 800069e:	f7ff fd2f 	bl	8000100 <__udivsi3>
 80006a2:	0003      	movs	r3, r0
 80006a4:	0019      	movs	r1, r3
 80006a6:	0020      	movs	r0, r4
 80006a8:	f7ff fd2a 	bl	8000100 <__udivsi3>
 80006ac:	0003      	movs	r3, r0
 80006ae:	0018      	movs	r0, r3
 80006b0:	f000 f905 	bl	80008be <HAL_SYSTICK_Config>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d112      	bne.n	80006de <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2b03      	cmp	r3, #3
 80006bc:	d80a      	bhi.n	80006d4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006be:	6879      	ldr	r1, [r7, #4]
 80006c0:	2301      	movs	r3, #1
 80006c2:	425b      	negs	r3, r3
 80006c4:	2200      	movs	r2, #0
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 f8e4 	bl	8000894 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006cc:	4b0e      	ldr	r3, [pc, #56]	; (8000708 <HAL_InitTick+0x90>)
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	e00d      	b.n	80006f0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80006d4:	230f      	movs	r3, #15
 80006d6:	18fb      	adds	r3, r7, r3
 80006d8:	2201      	movs	r2, #1
 80006da:	701a      	strb	r2, [r3, #0]
 80006dc:	e008      	b.n	80006f0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006de:	230f      	movs	r3, #15
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	2201      	movs	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
 80006e6:	e003      	b.n	80006f0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006e8:	230f      	movs	r3, #15
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2201      	movs	r2, #1
 80006ee:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80006f0:	230f      	movs	r3, #15
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	781b      	ldrb	r3, [r3, #0]
}
 80006f6:	0018      	movs	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b005      	add	sp, #20
 80006fc:	bd90      	pop	{r4, r7, pc}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	20000008 	.word	0x20000008
 8000704:	20000000 	.word	0x20000000
 8000708:	20000004 	.word	0x20000004

0800070c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_IncTick+0x1c>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	001a      	movs	r2, r3
 8000716:	4b05      	ldr	r3, [pc, #20]	; (800072c <HAL_IncTick+0x20>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	18d2      	adds	r2, r2, r3
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <HAL_IncTick+0x20>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	20000008 	.word	0x20000008
 800072c:	20000074 	.word	0x20000074

08000730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  return uwTick;
 8000734:	4b02      	ldr	r3, [pc, #8]	; (8000740 <HAL_GetTick+0x10>)
 8000736:	681b      	ldr	r3, [r3, #0]
}
 8000738:	0018      	movs	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	20000074 	.word	0x20000074

08000744 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a06      	ldr	r2, [pc, #24]	; (800076c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000752:	4013      	ands	r3, r2
 8000754:	0019      	movs	r1, r3
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	430a      	orrs	r2, r1
 800075c:	601a      	str	r2, [r3, #0]
}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b002      	add	sp, #8
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	40010000 	.word	0x40010000
 800076c:	fffff9ff 	.word	0xfffff9ff

08000770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	0002      	movs	r2, r0
 8000778:	6039      	str	r1, [r7, #0]
 800077a:	1dfb      	adds	r3, r7, #7
 800077c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800077e:	1dfb      	adds	r3, r7, #7
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b7f      	cmp	r3, #127	; 0x7f
 8000784:	d828      	bhi.n	80007d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000786:	4a2f      	ldr	r2, [pc, #188]	; (8000844 <__NVIC_SetPriority+0xd4>)
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b25b      	sxtb	r3, r3
 800078e:	089b      	lsrs	r3, r3, #2
 8000790:	33c0      	adds	r3, #192	; 0xc0
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	589b      	ldr	r3, [r3, r2]
 8000796:	1dfa      	adds	r2, r7, #7
 8000798:	7812      	ldrb	r2, [r2, #0]
 800079a:	0011      	movs	r1, r2
 800079c:	2203      	movs	r2, #3
 800079e:	400a      	ands	r2, r1
 80007a0:	00d2      	lsls	r2, r2, #3
 80007a2:	21ff      	movs	r1, #255	; 0xff
 80007a4:	4091      	lsls	r1, r2
 80007a6:	000a      	movs	r2, r1
 80007a8:	43d2      	mvns	r2, r2
 80007aa:	401a      	ands	r2, r3
 80007ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	019b      	lsls	r3, r3, #6
 80007b2:	22ff      	movs	r2, #255	; 0xff
 80007b4:	401a      	ands	r2, r3
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	0018      	movs	r0, r3
 80007bc:	2303      	movs	r3, #3
 80007be:	4003      	ands	r3, r0
 80007c0:	00db      	lsls	r3, r3, #3
 80007c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007c4:	481f      	ldr	r0, [pc, #124]	; (8000844 <__NVIC_SetPriority+0xd4>)
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	b25b      	sxtb	r3, r3
 80007cc:	089b      	lsrs	r3, r3, #2
 80007ce:	430a      	orrs	r2, r1
 80007d0:	33c0      	adds	r3, #192	; 0xc0
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007d6:	e031      	b.n	800083c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007d8:	4a1b      	ldr	r2, [pc, #108]	; (8000848 <__NVIC_SetPriority+0xd8>)
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	0019      	movs	r1, r3
 80007e0:	230f      	movs	r3, #15
 80007e2:	400b      	ands	r3, r1
 80007e4:	3b08      	subs	r3, #8
 80007e6:	089b      	lsrs	r3, r3, #2
 80007e8:	3306      	adds	r3, #6
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	18d3      	adds	r3, r2, r3
 80007ee:	3304      	adds	r3, #4
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	1dfa      	adds	r2, r7, #7
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	0011      	movs	r1, r2
 80007f8:	2203      	movs	r2, #3
 80007fa:	400a      	ands	r2, r1
 80007fc:	00d2      	lsls	r2, r2, #3
 80007fe:	21ff      	movs	r1, #255	; 0xff
 8000800:	4091      	lsls	r1, r2
 8000802:	000a      	movs	r2, r1
 8000804:	43d2      	mvns	r2, r2
 8000806:	401a      	ands	r2, r3
 8000808:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	019b      	lsls	r3, r3, #6
 800080e:	22ff      	movs	r2, #255	; 0xff
 8000810:	401a      	ands	r2, r3
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	0018      	movs	r0, r3
 8000818:	2303      	movs	r3, #3
 800081a:	4003      	ands	r3, r0
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000820:	4809      	ldr	r0, [pc, #36]	; (8000848 <__NVIC_SetPriority+0xd8>)
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	001c      	movs	r4, r3
 8000828:	230f      	movs	r3, #15
 800082a:	4023      	ands	r3, r4
 800082c:	3b08      	subs	r3, #8
 800082e:	089b      	lsrs	r3, r3, #2
 8000830:	430a      	orrs	r2, r1
 8000832:	3306      	adds	r3, #6
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	18c3      	adds	r3, r0, r3
 8000838:	3304      	adds	r3, #4
 800083a:	601a      	str	r2, [r3, #0]
}
 800083c:	46c0      	nop			; (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	b003      	add	sp, #12
 8000842:	bd90      	pop	{r4, r7, pc}
 8000844:	e000e100 	.word	0xe000e100
 8000848:	e000ed00 	.word	0xe000ed00

0800084c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	1e5a      	subs	r2, r3, #1
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	045b      	lsls	r3, r3, #17
 800085c:	429a      	cmp	r2, r3
 800085e:	d301      	bcc.n	8000864 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000860:	2301      	movs	r3, #1
 8000862:	e010      	b.n	8000886 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <SysTick_Config+0x44>)
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	3a01      	subs	r2, #1
 800086a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800086c:	2301      	movs	r3, #1
 800086e:	425b      	negs	r3, r3
 8000870:	2103      	movs	r1, #3
 8000872:	0018      	movs	r0, r3
 8000874:	f7ff ff7c 	bl	8000770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <SysTick_Config+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087e:	4b04      	ldr	r3, [pc, #16]	; (8000890 <SysTick_Config+0x44>)
 8000880:	2207      	movs	r2, #7
 8000882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000884:	2300      	movs	r3, #0
}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b002      	add	sp, #8
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	e000e010 	.word	0xe000e010

08000894 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
 800089e:	210f      	movs	r1, #15
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	1c02      	adds	r2, r0, #0
 80008a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	b25b      	sxtb	r3, r3
 80008ae:	0011      	movs	r1, r2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff ff5d 	bl	8000770 <__NVIC_SetPriority>
}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b004      	add	sp, #16
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff ffbf 	bl	800084c <SysTick_Config>
 80008ce:	0003      	movs	r3, r0
}
 80008d0:	0018      	movs	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b002      	add	sp, #8
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b086      	sub	sp, #24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008e2:	2300      	movs	r3, #0
 80008e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008e6:	e147      	b.n	8000b78 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2101      	movs	r1, #1
 80008ee:	697a      	ldr	r2, [r7, #20]
 80008f0:	4091      	lsls	r1, r2
 80008f2:	000a      	movs	r2, r1
 80008f4:	4013      	ands	r3, r2
 80008f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d100      	bne.n	8000900 <HAL_GPIO_Init+0x28>
 80008fe:	e138      	b.n	8000b72 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	2203      	movs	r2, #3
 8000906:	4013      	ands	r3, r2
 8000908:	2b01      	cmp	r3, #1
 800090a:	d005      	beq.n	8000918 <HAL_GPIO_Init+0x40>
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	2203      	movs	r2, #3
 8000912:	4013      	ands	r3, r2
 8000914:	2b02      	cmp	r3, #2
 8000916:	d130      	bne.n	800097a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	2203      	movs	r2, #3
 8000924:	409a      	lsls	r2, r3
 8000926:	0013      	movs	r3, r2
 8000928:	43da      	mvns	r2, r3
 800092a:	693b      	ldr	r3, [r7, #16]
 800092c:	4013      	ands	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	68da      	ldr	r2, [r3, #12]
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	409a      	lsls	r2, r3
 800093a:	0013      	movs	r3, r2
 800093c:	693a      	ldr	r2, [r7, #16]
 800093e:	4313      	orrs	r3, r2
 8000940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800094e:	2201      	movs	r2, #1
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	409a      	lsls	r2, r3
 8000954:	0013      	movs	r3, r2
 8000956:	43da      	mvns	r2, r3
 8000958:	693b      	ldr	r3, [r7, #16]
 800095a:	4013      	ands	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	091b      	lsrs	r3, r3, #4
 8000964:	2201      	movs	r2, #1
 8000966:	401a      	ands	r2, r3
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	409a      	lsls	r2, r3
 800096c:	0013      	movs	r3, r2
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	4313      	orrs	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	2203      	movs	r2, #3
 8000980:	4013      	ands	r3, r2
 8000982:	2b03      	cmp	r3, #3
 8000984:	d017      	beq.n	80009b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	2203      	movs	r2, #3
 8000992:	409a      	lsls	r2, r3
 8000994:	0013      	movs	r3, r2
 8000996:	43da      	mvns	r2, r3
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	4013      	ands	r3, r2
 800099c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	689a      	ldr	r2, [r3, #8]
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	409a      	lsls	r2, r3
 80009a8:	0013      	movs	r3, r2
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	2203      	movs	r2, #3
 80009bc:	4013      	ands	r3, r2
 80009be:	2b02      	cmp	r3, #2
 80009c0:	d123      	bne.n	8000a0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	08da      	lsrs	r2, r3, #3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	3208      	adds	r2, #8
 80009ca:	0092      	lsls	r2, r2, #2
 80009cc:	58d3      	ldr	r3, [r2, r3]
 80009ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	2207      	movs	r2, #7
 80009d4:	4013      	ands	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	220f      	movs	r2, #15
 80009da:	409a      	lsls	r2, r3
 80009dc:	0013      	movs	r3, r2
 80009de:	43da      	mvns	r2, r3
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	4013      	ands	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	691a      	ldr	r2, [r3, #16]
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	2107      	movs	r1, #7
 80009ee:	400b      	ands	r3, r1
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	409a      	lsls	r2, r3
 80009f4:	0013      	movs	r3, r2
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	08da      	lsrs	r2, r3, #3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	3208      	adds	r2, #8
 8000a04:	0092      	lsls	r2, r2, #2
 8000a06:	6939      	ldr	r1, [r7, #16]
 8000a08:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	2203      	movs	r2, #3
 8000a16:	409a      	lsls	r2, r3
 8000a18:	0013      	movs	r3, r2
 8000a1a:	43da      	mvns	r2, r3
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	2203      	movs	r2, #3
 8000a28:	401a      	ands	r2, r3
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	409a      	lsls	r2, r3
 8000a30:	0013      	movs	r3, r2
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685a      	ldr	r2, [r3, #4]
 8000a42:	23c0      	movs	r3, #192	; 0xc0
 8000a44:	029b      	lsls	r3, r3, #10
 8000a46:	4013      	ands	r3, r2
 8000a48:	d100      	bne.n	8000a4c <HAL_GPIO_Init+0x174>
 8000a4a:	e092      	b.n	8000b72 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000a4c:	4a50      	ldr	r2, [pc, #320]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3318      	adds	r3, #24
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	589b      	ldr	r3, [r3, r2]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	4013      	ands	r3, r2
 8000a60:	00db      	lsls	r3, r3, #3
 8000a62:	220f      	movs	r2, #15
 8000a64:	409a      	lsls	r2, r3
 8000a66:	0013      	movs	r3, r2
 8000a68:	43da      	mvns	r2, r3
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	23a0      	movs	r3, #160	; 0xa0
 8000a74:	05db      	lsls	r3, r3, #23
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d013      	beq.n	8000aa2 <HAL_GPIO_Init+0x1ca>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a45      	ldr	r2, [pc, #276]	; (8000b94 <HAL_GPIO_Init+0x2bc>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d00d      	beq.n	8000a9e <HAL_GPIO_Init+0x1c6>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a44      	ldr	r2, [pc, #272]	; (8000b98 <HAL_GPIO_Init+0x2c0>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d007      	beq.n	8000a9a <HAL_GPIO_Init+0x1c2>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a43      	ldr	r2, [pc, #268]	; (8000b9c <HAL_GPIO_Init+0x2c4>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d101      	bne.n	8000a96 <HAL_GPIO_Init+0x1be>
 8000a92:	2303      	movs	r3, #3
 8000a94:	e006      	b.n	8000aa4 <HAL_GPIO_Init+0x1cc>
 8000a96:	2305      	movs	r3, #5
 8000a98:	e004      	b.n	8000aa4 <HAL_GPIO_Init+0x1cc>
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	e002      	b.n	8000aa4 <HAL_GPIO_Init+0x1cc>
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e000      	b.n	8000aa4 <HAL_GPIO_Init+0x1cc>
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	2103      	movs	r1, #3
 8000aa8:	400a      	ands	r2, r1
 8000aaa:	00d2      	lsls	r2, r2, #3
 8000aac:	4093      	lsls	r3, r2
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ab4:	4936      	ldr	r1, [pc, #216]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	089b      	lsrs	r3, r3, #2
 8000aba:	3318      	adds	r3, #24
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ac2:	4b33      	ldr	r3, [pc, #204]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	43da      	mvns	r2, r3
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685a      	ldr	r2, [r3, #4]
 8000ad6:	2380      	movs	r3, #128	; 0x80
 8000ad8:	035b      	lsls	r3, r3, #13
 8000ada:	4013      	ands	r3, r2
 8000adc:	d003      	beq.n	8000ae6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ae6:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000aec:	4b28      	ldr	r3, [pc, #160]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	43da      	mvns	r2, r3
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685a      	ldr	r2, [r3, #4]
 8000b00:	2380      	movs	r3, #128	; 0x80
 8000b02:	039b      	lsls	r3, r3, #14
 8000b04:	4013      	ands	r3, r2
 8000b06:	d003      	beq.n	8000b10 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b10:	4b1f      	ldr	r3, [pc, #124]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b16:	4a1e      	ldr	r2, [pc, #120]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000b18:	2384      	movs	r3, #132	; 0x84
 8000b1a:	58d3      	ldr	r3, [r2, r3]
 8000b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	029b      	lsls	r3, r3, #10
 8000b30:	4013      	ands	r3, r2
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b3c:	4914      	ldr	r1, [pc, #80]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000b3e:	2284      	movs	r2, #132	; 0x84
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000b44:	4a12      	ldr	r2, [pc, #72]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000b46:	2380      	movs	r3, #128	; 0x80
 8000b48:	58d3      	ldr	r3, [r2, r3]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	4013      	ands	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685a      	ldr	r2, [r3, #4]
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	025b      	lsls	r3, r3, #9
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d003      	beq.n	8000b6a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b6a:	4909      	ldr	r1, [pc, #36]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000b6c:	2280      	movs	r2, #128	; 0x80
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	3301      	adds	r3, #1
 8000b76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	40da      	lsrs	r2, r3
 8000b80:	1e13      	subs	r3, r2, #0
 8000b82:	d000      	beq.n	8000b86 <HAL_GPIO_Init+0x2ae>
 8000b84:	e6b0      	b.n	80008e8 <HAL_GPIO_Init+0x10>
  }
}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b006      	add	sp, #24
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40021800 	.word	0x40021800
 8000b94:	50000400 	.word	0x50000400
 8000b98:	50000800 	.word	0x50000800
 8000b9c:	50000c00 	.word	0x50000c00

08000ba0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ba8:	4b19      	ldr	r3, [pc, #100]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a19      	ldr	r2, [pc, #100]	; (8000c14 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000bae:	4013      	ands	r3, r2
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	2380      	movs	r3, #128	; 0x80
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d11f      	bne.n	8000c04 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000bc4:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	0013      	movs	r3, r2
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	189b      	adds	r3, r3, r2
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	4912      	ldr	r1, [pc, #72]	; (8000c1c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f7ff fa94 	bl	8000100 <__udivsi3>
 8000bd8:	0003      	movs	r3, r0
 8000bda:	3301      	adds	r3, #1
 8000bdc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000bde:	e008      	b.n	8000bf2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d003      	beq.n	8000bee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3b01      	subs	r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	e001      	b.n	8000bf2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	e009      	b.n	8000c06 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000bf2:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000bf4:	695a      	ldr	r2, [r3, #20]
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d0ed      	beq.n	8000be0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b004      	add	sp, #16
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	40007000 	.word	0x40007000
 8000c14:	fffff9ff 	.word	0xfffff9ff
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	000f4240 	.word	0x000f4240

08000c20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d101      	bne.n	8000c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e2f3      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2201      	movs	r2, #1
 8000c38:	4013      	ands	r3, r2
 8000c3a:	d100      	bne.n	8000c3e <HAL_RCC_OscConfig+0x1e>
 8000c3c:	e07c      	b.n	8000d38 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c3e:	4bc3      	ldr	r3, [pc, #780]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	2238      	movs	r2, #56	; 0x38
 8000c44:	4013      	ands	r3, r2
 8000c46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c48:	4bc0      	ldr	r3, [pc, #768]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	4013      	ands	r3, r2
 8000c50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	2b10      	cmp	r3, #16
 8000c56:	d102      	bne.n	8000c5e <HAL_RCC_OscConfig+0x3e>
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d002      	beq.n	8000c64 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	2b08      	cmp	r3, #8
 8000c62:	d10b      	bne.n	8000c7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c64:	4bb9      	ldr	r3, [pc, #740]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	029b      	lsls	r3, r3, #10
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	d062      	beq.n	8000d36 <HAL_RCC_OscConfig+0x116>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d15e      	bne.n	8000d36 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e2ce      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	025b      	lsls	r3, r3, #9
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d107      	bne.n	8000c98 <HAL_RCC_OscConfig+0x78>
 8000c88:	4bb0      	ldr	r3, [pc, #704]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4baf      	ldr	r3, [pc, #700]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000c8e:	2180      	movs	r1, #128	; 0x80
 8000c90:	0249      	lsls	r1, r1, #9
 8000c92:	430a      	orrs	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	e020      	b.n	8000cda <HAL_RCC_OscConfig+0xba>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	23a0      	movs	r3, #160	; 0xa0
 8000c9e:	02db      	lsls	r3, r3, #11
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d10e      	bne.n	8000cc2 <HAL_RCC_OscConfig+0xa2>
 8000ca4:	4ba9      	ldr	r3, [pc, #676]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4ba8      	ldr	r3, [pc, #672]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000caa:	2180      	movs	r1, #128	; 0x80
 8000cac:	02c9      	lsls	r1, r1, #11
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	4ba6      	ldr	r3, [pc, #664]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	4ba5      	ldr	r3, [pc, #660]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	0249      	lsls	r1, r1, #9
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	e00b      	b.n	8000cda <HAL_RCC_OscConfig+0xba>
 8000cc2:	4ba2      	ldr	r3, [pc, #648]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	4ba1      	ldr	r3, [pc, #644]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cc8:	49a1      	ldr	r1, [pc, #644]	; (8000f50 <HAL_RCC_OscConfig+0x330>)
 8000cca:	400a      	ands	r2, r1
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	4b9f      	ldr	r3, [pc, #636]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4b9e      	ldr	r3, [pc, #632]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000cd4:	499f      	ldr	r1, [pc, #636]	; (8000f54 <HAL_RCC_OscConfig+0x334>)
 8000cd6:	400a      	ands	r2, r1
 8000cd8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d014      	beq.n	8000d0c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce2:	f7ff fd25 	bl	8000730 <HAL_GetTick>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cec:	f7ff fd20 	bl	8000730 <HAL_GetTick>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b64      	cmp	r3, #100	; 0x64
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e28d      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cfe:	4b93      	ldr	r3, [pc, #588]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	029b      	lsls	r3, r3, #10
 8000d06:	4013      	ands	r3, r2
 8000d08:	d0f0      	beq.n	8000cec <HAL_RCC_OscConfig+0xcc>
 8000d0a:	e015      	b.n	8000d38 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d0c:	f7ff fd10 	bl	8000730 <HAL_GetTick>
 8000d10:	0003      	movs	r3, r0
 8000d12:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d16:	f7ff fd0b 	bl	8000730 <HAL_GetTick>
 8000d1a:	0002      	movs	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b64      	cmp	r3, #100	; 0x64
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e278      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d28:	4b88      	ldr	r3, [pc, #544]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	029b      	lsls	r3, r3, #10
 8000d30:	4013      	ands	r3, r2
 8000d32:	d1f0      	bne.n	8000d16 <HAL_RCC_OscConfig+0xf6>
 8000d34:	e000      	b.n	8000d38 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d36:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2202      	movs	r2, #2
 8000d3e:	4013      	ands	r3, r2
 8000d40:	d100      	bne.n	8000d44 <HAL_RCC_OscConfig+0x124>
 8000d42:	e099      	b.n	8000e78 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d44:	4b81      	ldr	r3, [pc, #516]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2238      	movs	r2, #56	; 0x38
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d4e:	4b7f      	ldr	r3, [pc, #508]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2203      	movs	r2, #3
 8000d54:	4013      	ands	r3, r2
 8000d56:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	2b10      	cmp	r3, #16
 8000d5c:	d102      	bne.n	8000d64 <HAL_RCC_OscConfig+0x144>
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d002      	beq.n	8000d6a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000d64:	69bb      	ldr	r3, [r7, #24]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d135      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d6a:	4b78      	ldr	r3, [pc, #480]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	2380      	movs	r3, #128	; 0x80
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	4013      	ands	r3, r2
 8000d74:	d005      	beq.n	8000d82 <HAL_RCC_OscConfig+0x162>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d101      	bne.n	8000d82 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e24b      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d82:	4b72      	ldr	r3, [pc, #456]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	4a74      	ldr	r2, [pc, #464]	; (8000f58 <HAL_RCC_OscConfig+0x338>)
 8000d88:	4013      	ands	r3, r2
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	021a      	lsls	r2, r3, #8
 8000d92:	4b6e      	ldr	r3, [pc, #440]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000d94:	430a      	orrs	r2, r1
 8000d96:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d112      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d9e:	4b6b      	ldr	r3, [pc, #428]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a6e      	ldr	r2, [pc, #440]	; (8000f5c <HAL_RCC_OscConfig+0x33c>)
 8000da4:	4013      	ands	r3, r2
 8000da6:	0019      	movs	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	691a      	ldr	r2, [r3, #16]
 8000dac:	4b67      	ldr	r3, [pc, #412]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000db2:	4b66      	ldr	r3, [pc, #408]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	0adb      	lsrs	r3, r3, #11
 8000db8:	2207      	movs	r2, #7
 8000dba:	4013      	ands	r3, r2
 8000dbc:	4a68      	ldr	r2, [pc, #416]	; (8000f60 <HAL_RCC_OscConfig+0x340>)
 8000dbe:	40da      	lsrs	r2, r3
 8000dc0:	4b68      	ldr	r3, [pc, #416]	; (8000f64 <HAL_RCC_OscConfig+0x344>)
 8000dc2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000dc4:	4b68      	ldr	r3, [pc, #416]	; (8000f68 <HAL_RCC_OscConfig+0x348>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f7ff fc55 	bl	8000678 <HAL_InitTick>
 8000dce:	1e03      	subs	r3, r0, #0
 8000dd0:	d051      	beq.n	8000e76 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e221      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d030      	beq.n	8000e40 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000dde:	4b5b      	ldr	r3, [pc, #364]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a5e      	ldr	r2, [pc, #376]	; (8000f5c <HAL_RCC_OscConfig+0x33c>)
 8000de4:	4013      	ands	r3, r2
 8000de6:	0019      	movs	r1, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	691a      	ldr	r2, [r3, #16]
 8000dec:	4b57      	ldr	r3, [pc, #348]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000dee:	430a      	orrs	r2, r1
 8000df0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000df2:	4b56      	ldr	r3, [pc, #344]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4b55      	ldr	r3, [pc, #340]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	0049      	lsls	r1, r1, #1
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e00:	f7ff fc96 	bl	8000730 <HAL_GetTick>
 8000e04:	0003      	movs	r3, r0
 8000e06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e0a:	f7ff fc91 	bl	8000730 <HAL_GetTick>
 8000e0e:	0002      	movs	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e1fe      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e1c:	4b4b      	ldr	r3, [pc, #300]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	4013      	ands	r3, r2
 8000e26:	d0f0      	beq.n	8000e0a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e28:	4b48      	ldr	r3, [pc, #288]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	4a4a      	ldr	r2, [pc, #296]	; (8000f58 <HAL_RCC_OscConfig+0x338>)
 8000e2e:	4013      	ands	r3, r2
 8000e30:	0019      	movs	r1, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	021a      	lsls	r2, r3, #8
 8000e38:	4b44      	ldr	r3, [pc, #272]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	e01b      	b.n	8000e78 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000e40:	4b42      	ldr	r3, [pc, #264]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b41      	ldr	r3, [pc, #260]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e46:	4949      	ldr	r1, [pc, #292]	; (8000f6c <HAL_RCC_OscConfig+0x34c>)
 8000e48:	400a      	ands	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fc70 	bl	8000730 <HAL_GetTick>
 8000e50:	0003      	movs	r3, r0
 8000e52:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e54:	e008      	b.n	8000e68 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e56:	f7ff fc6b 	bl	8000730 <HAL_GetTick>
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e1d8      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e68:	4b38      	ldr	r3, [pc, #224]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	2380      	movs	r3, #128	; 0x80
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	4013      	ands	r3, r2
 8000e72:	d1f0      	bne.n	8000e56 <HAL_RCC_OscConfig+0x236>
 8000e74:	e000      	b.n	8000e78 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e76:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d047      	beq.n	8000f12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000e82:	4b32      	ldr	r3, [pc, #200]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2238      	movs	r2, #56	; 0x38
 8000e88:	4013      	ands	r3, r2
 8000e8a:	2b18      	cmp	r3, #24
 8000e8c:	d10a      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000e8e:	4b2f      	ldr	r3, [pc, #188]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e92:	2202      	movs	r2, #2
 8000e94:	4013      	ands	r3, r2
 8000e96:	d03c      	beq.n	8000f12 <HAL_RCC_OscConfig+0x2f2>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d138      	bne.n	8000f12 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e1ba      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d019      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000eac:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000eae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000eb0:	4b26      	ldr	r3, [pc, #152]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fc3a 	bl	8000730 <HAL_GetTick>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fc35 	bl	8000730 <HAL_GetTick>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e1a2      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ed4:	4b1d      	ldr	r3, [pc, #116]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4013      	ands	r3, r2
 8000edc:	d0f1      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x2a2>
 8000ede:	e018      	b.n	8000f12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000ee0:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000ee2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ee4:	4b19      	ldr	r3, [pc, #100]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	438a      	bics	r2, r1
 8000eea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eec:	f7ff fc20 	bl	8000730 <HAL_GetTick>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ef4:	e008      	b.n	8000f08 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef6:	f7ff fc1b 	bl	8000730 <HAL_GetTick>
 8000efa:	0002      	movs	r2, r0
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e188      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f08:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d1f1      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	2204      	movs	r2, #4
 8000f18:	4013      	ands	r3, r2
 8000f1a:	d100      	bne.n	8000f1e <HAL_RCC_OscConfig+0x2fe>
 8000f1c:	e0c6      	b.n	80010ac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f1e:	231f      	movs	r3, #31
 8000f20:	18fb      	adds	r3, r7, r3
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2238      	movs	r2, #56	; 0x38
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	2b20      	cmp	r3, #32
 8000f30:	d11e      	bne.n	8000f70 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <HAL_RCC_OscConfig+0x32c>)
 8000f34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f36:	2202      	movs	r2, #2
 8000f38:	4013      	ands	r3, r2
 8000f3a:	d100      	bne.n	8000f3e <HAL_RCC_OscConfig+0x31e>
 8000f3c:	e0b6      	b.n	80010ac <HAL_RCC_OscConfig+0x48c>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d000      	beq.n	8000f48 <HAL_RCC_OscConfig+0x328>
 8000f46:	e0b1      	b.n	80010ac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e166      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	fffeffff 	.word	0xfffeffff
 8000f54:	fffbffff 	.word	0xfffbffff
 8000f58:	ffff80ff 	.word	0xffff80ff
 8000f5c:	ffffc7ff 	.word	0xffffc7ff
 8000f60:	00f42400 	.word	0x00f42400
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000004 	.word	0x20000004
 8000f6c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000f70:	4bac      	ldr	r3, [pc, #688]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000f72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	055b      	lsls	r3, r3, #21
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d101      	bne.n	8000f80 <HAL_RCC_OscConfig+0x360>
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e000      	b.n	8000f82 <HAL_RCC_OscConfig+0x362>
 8000f80:	2300      	movs	r3, #0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d011      	beq.n	8000faa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000f86:	4ba7      	ldr	r3, [pc, #668]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000f88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f8a:	4ba6      	ldr	r3, [pc, #664]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000f8c:	2180      	movs	r1, #128	; 0x80
 8000f8e:	0549      	lsls	r1, r1, #21
 8000f90:	430a      	orrs	r2, r1
 8000f92:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f94:	4ba3      	ldr	r3, [pc, #652]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000f96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	055b      	lsls	r3, r3, #21
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000fa2:	231f      	movs	r3, #31
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000faa:	4b9f      	ldr	r3, [pc, #636]	; (8001228 <HAL_RCC_OscConfig+0x608>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	2380      	movs	r3, #128	; 0x80
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d11a      	bne.n	8000fec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000fb6:	4b9c      	ldr	r3, [pc, #624]	; (8001228 <HAL_RCC_OscConfig+0x608>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	4b9b      	ldr	r3, [pc, #620]	; (8001228 <HAL_RCC_OscConfig+0x608>)
 8000fbc:	2180      	movs	r1, #128	; 0x80
 8000fbe:	0049      	lsls	r1, r1, #1
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fbb4 	bl	8000730 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fce:	f7ff fbaf 	bl	8000730 <HAL_GetTick>
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e11c      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fe0:	4b91      	ldr	r3, [pc, #580]	; (8001228 <HAL_RCC_OscConfig+0x608>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d106      	bne.n	8001002 <HAL_RCC_OscConfig+0x3e2>
 8000ff4:	4b8b      	ldr	r3, [pc, #556]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000ff6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ff8:	4b8a      	ldr	r3, [pc, #552]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001000:	e01c      	b.n	800103c <HAL_RCC_OscConfig+0x41c>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	2b05      	cmp	r3, #5
 8001008:	d10c      	bne.n	8001024 <HAL_RCC_OscConfig+0x404>
 800100a:	4b86      	ldr	r3, [pc, #536]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800100c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800100e:	4b85      	ldr	r3, [pc, #532]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001010:	2104      	movs	r1, #4
 8001012:	430a      	orrs	r2, r1
 8001014:	65da      	str	r2, [r3, #92]	; 0x5c
 8001016:	4b83      	ldr	r3, [pc, #524]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001018:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800101a:	4b82      	ldr	r3, [pc, #520]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800101c:	2101      	movs	r1, #1
 800101e:	430a      	orrs	r2, r1
 8001020:	65da      	str	r2, [r3, #92]	; 0x5c
 8001022:	e00b      	b.n	800103c <HAL_RCC_OscConfig+0x41c>
 8001024:	4b7f      	ldr	r3, [pc, #508]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001026:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001028:	4b7e      	ldr	r3, [pc, #504]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800102a:	2101      	movs	r1, #1
 800102c:	438a      	bics	r2, r1
 800102e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001030:	4b7c      	ldr	r3, [pc, #496]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001032:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001034:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001036:	2104      	movs	r1, #4
 8001038:	438a      	bics	r2, r1
 800103a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d014      	beq.n	800106e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001044:	f7ff fb74 	bl	8000730 <HAL_GetTick>
 8001048:	0003      	movs	r3, r0
 800104a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800104c:	e009      	b.n	8001062 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800104e:	f7ff fb6f 	bl	8000730 <HAL_GetTick>
 8001052:	0002      	movs	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	4a74      	ldr	r2, [pc, #464]	; (800122c <HAL_RCC_OscConfig+0x60c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e0db      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001062:	4b70      	ldr	r3, [pc, #448]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001066:	2202      	movs	r2, #2
 8001068:	4013      	ands	r3, r2
 800106a:	d0f0      	beq.n	800104e <HAL_RCC_OscConfig+0x42e>
 800106c:	e013      	b.n	8001096 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800106e:	f7ff fb5f 	bl	8000730 <HAL_GetTick>
 8001072:	0003      	movs	r3, r0
 8001074:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001076:	e009      	b.n	800108c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001078:	f7ff fb5a 	bl	8000730 <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	4a6a      	ldr	r2, [pc, #424]	; (800122c <HAL_RCC_OscConfig+0x60c>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e0c6      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800108c:	4b65      	ldr	r3, [pc, #404]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800108e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001090:	2202      	movs	r2, #2
 8001092:	4013      	ands	r3, r2
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001096:	231f      	movs	r3, #31
 8001098:	18fb      	adds	r3, r7, r3
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d105      	bne.n	80010ac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80010a0:	4b60      	ldr	r3, [pc, #384]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010a4:	4b5f      	ldr	r3, [pc, #380]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010a6:	4962      	ldr	r1, [pc, #392]	; (8001230 <HAL_RCC_OscConfig+0x610>)
 80010a8:	400a      	ands	r2, r1
 80010aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d100      	bne.n	80010b6 <HAL_RCC_OscConfig+0x496>
 80010b4:	e0b0      	b.n	8001218 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b6:	4b5b      	ldr	r3, [pc, #364]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	2238      	movs	r2, #56	; 0x38
 80010bc:	4013      	ands	r3, r2
 80010be:	2b10      	cmp	r3, #16
 80010c0:	d100      	bne.n	80010c4 <HAL_RCC_OscConfig+0x4a4>
 80010c2:	e078      	b.n	80011b6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d153      	bne.n	8001174 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010cc:	4b55      	ldr	r3, [pc, #340]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b54      	ldr	r3, [pc, #336]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010d2:	4958      	ldr	r1, [pc, #352]	; (8001234 <HAL_RCC_OscConfig+0x614>)
 80010d4:	400a      	ands	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d8:	f7ff fb2a 	bl	8000730 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e2:	f7ff fb25 	bl	8000730 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e092      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010f4:	4b4b      	ldr	r3, [pc, #300]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2380      	movs	r3, #128	; 0x80
 80010fa:	049b      	lsls	r3, r3, #18
 80010fc:	4013      	ands	r3, r2
 80010fe:	d1f0      	bne.n	80010e2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001100:	4b48      	ldr	r3, [pc, #288]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	4a4c      	ldr	r2, [pc, #304]	; (8001238 <HAL_RCC_OscConfig+0x618>)
 8001106:	4013      	ands	r3, r2
 8001108:	0019      	movs	r1, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a1a      	ldr	r2, [r3, #32]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001112:	431a      	orrs	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	431a      	orrs	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	431a      	orrs	r2, r3
 8001128:	4b3e      	ldr	r3, [pc, #248]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800112a:	430a      	orrs	r2, r1
 800112c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800112e:	4b3d      	ldr	r3, [pc, #244]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	4b3c      	ldr	r3, [pc, #240]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001134:	2180      	movs	r1, #128	; 0x80
 8001136:	0449      	lsls	r1, r1, #17
 8001138:	430a      	orrs	r2, r1
 800113a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800113c:	4b39      	ldr	r3, [pc, #228]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	4b38      	ldr	r3, [pc, #224]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001142:	2180      	movs	r1, #128	; 0x80
 8001144:	0549      	lsls	r1, r1, #21
 8001146:	430a      	orrs	r2, r1
 8001148:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114a:	f7ff faf1 	bl	8000730 <HAL_GetTick>
 800114e:	0003      	movs	r3, r0
 8001150:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001154:	f7ff faec 	bl	8000730 <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e059      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001166:	4b2f      	ldr	r3, [pc, #188]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	049b      	lsls	r3, r3, #18
 800116e:	4013      	ands	r3, r2
 8001170:	d0f0      	beq.n	8001154 <HAL_RCC_OscConfig+0x534>
 8001172:	e051      	b.n	8001218 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001174:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b2a      	ldr	r3, [pc, #168]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800117a:	492e      	ldr	r1, [pc, #184]	; (8001234 <HAL_RCC_OscConfig+0x614>)
 800117c:	400a      	ands	r2, r1
 800117e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001180:	f7ff fad6 	bl	8000730 <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800118a:	f7ff fad1 	bl	8000730 <HAL_GetTick>
 800118e:	0002      	movs	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e03e      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800119c:	4b21      	ldr	r3, [pc, #132]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	049b      	lsls	r3, r3, #18
 80011a4:	4013      	ands	r3, r2
 80011a6:	d1f0      	bne.n	800118a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80011a8:	4b1e      	ldr	r3, [pc, #120]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80011aa:	68da      	ldr	r2, [r3, #12]
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80011ae:	4923      	ldr	r1, [pc, #140]	; (800123c <HAL_RCC_OscConfig+0x61c>)
 80011b0:	400a      	ands	r2, r1
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	e030      	b.n	8001218 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d101      	bne.n	80011c2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e02b      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80011c2:	4b18      	ldr	r3, [pc, #96]	; (8001224 <HAL_RCC_OscConfig+0x604>)
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2203      	movs	r2, #3
 80011cc:	401a      	ands	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d11e      	bne.n	8001214 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	2270      	movs	r2, #112	; 0x70
 80011da:	401a      	ands	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d117      	bne.n	8001214 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	23fe      	movs	r3, #254	; 0xfe
 80011e8:	01db      	lsls	r3, r3, #7
 80011ea:	401a      	ands	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d10e      	bne.n	8001214 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	23f8      	movs	r3, #248	; 0xf8
 80011fa:	039b      	lsls	r3, r3, #14
 80011fc:	401a      	ands	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001202:	429a      	cmp	r2, r3
 8001204:	d106      	bne.n	8001214 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	0f5b      	lsrs	r3, r3, #29
 800120a:	075a      	lsls	r2, r3, #29
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001210:	429a      	cmp	r2, r3
 8001212:	d001      	beq.n	8001218 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	0018      	movs	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	b008      	add	sp, #32
 8001220:	bd80      	pop	{r7, pc}
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	40021000 	.word	0x40021000
 8001228:	40007000 	.word	0x40007000
 800122c:	00001388 	.word	0x00001388
 8001230:	efffffff 	.word	0xefffffff
 8001234:	feffffff 	.word	0xfeffffff
 8001238:	1fc1808c 	.word	0x1fc1808c
 800123c:	effefffc 	.word	0xeffefffc

08001240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0e9      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001254:	4b76      	ldr	r3, [pc, #472]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2207      	movs	r2, #7
 800125a:	4013      	ands	r3, r2
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d91e      	bls.n	80012a0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001262:	4b73      	ldr	r3, [pc, #460]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2207      	movs	r2, #7
 8001268:	4393      	bics	r3, r2
 800126a:	0019      	movs	r1, r3
 800126c:	4b70      	ldr	r3, [pc, #448]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	430a      	orrs	r2, r1
 8001272:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001274:	f7ff fa5c 	bl	8000730 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800127c:	e009      	b.n	8001292 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800127e:	f7ff fa57 	bl	8000730 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	4a6a      	ldr	r2, [pc, #424]	; (8001434 <HAL_RCC_ClockConfig+0x1f4>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e0ca      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001292:	4b67      	ldr	r3, [pc, #412]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2207      	movs	r2, #7
 8001298:	4013      	ands	r3, r2
 800129a:	683a      	ldr	r2, [r7, #0]
 800129c:	429a      	cmp	r2, r3
 800129e:	d1ee      	bne.n	800127e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2202      	movs	r2, #2
 80012a6:	4013      	ands	r3, r2
 80012a8:	d015      	beq.n	80012d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2204      	movs	r2, #4
 80012b0:	4013      	ands	r3, r2
 80012b2:	d006      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012b4:	4b60      	ldr	r3, [pc, #384]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	4b5f      	ldr	r3, [pc, #380]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80012ba:	21e0      	movs	r1, #224	; 0xe0
 80012bc:	01c9      	lsls	r1, r1, #7
 80012be:	430a      	orrs	r2, r1
 80012c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c2:	4b5d      	ldr	r3, [pc, #372]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	4a5d      	ldr	r2, [pc, #372]	; (800143c <HAL_RCC_ClockConfig+0x1fc>)
 80012c8:	4013      	ands	r3, r2
 80012ca:	0019      	movs	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	4b59      	ldr	r3, [pc, #356]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80012d2:	430a      	orrs	r2, r1
 80012d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2201      	movs	r2, #1
 80012dc:	4013      	ands	r3, r2
 80012de:	d057      	beq.n	8001390 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d107      	bne.n	80012f8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012e8:	4b53      	ldr	r3, [pc, #332]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	2380      	movs	r3, #128	; 0x80
 80012ee:	029b      	lsls	r3, r3, #10
 80012f0:	4013      	ands	r3, r2
 80012f2:	d12b      	bne.n	800134c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e097      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d107      	bne.n	8001310 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001300:	4b4d      	ldr	r3, [pc, #308]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	049b      	lsls	r3, r3, #18
 8001308:	4013      	ands	r3, r2
 800130a:	d11f      	bne.n	800134c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e08b      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d107      	bne.n	8001328 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001318:	4b47      	ldr	r3, [pc, #284]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	2380      	movs	r3, #128	; 0x80
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	4013      	ands	r3, r2
 8001322:	d113      	bne.n	800134c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e07f      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b03      	cmp	r3, #3
 800132e:	d106      	bne.n	800133e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001330:	4b41      	ldr	r3, [pc, #260]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 8001332:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001334:	2202      	movs	r2, #2
 8001336:	4013      	ands	r3, r2
 8001338:	d108      	bne.n	800134c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e074      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800133e:	4b3e      	ldr	r3, [pc, #248]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 8001340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001342:	2202      	movs	r2, #2
 8001344:	4013      	ands	r3, r2
 8001346:	d101      	bne.n	800134c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e06d      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800134c:	4b3a      	ldr	r3, [pc, #232]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2207      	movs	r2, #7
 8001352:	4393      	bics	r3, r2
 8001354:	0019      	movs	r1, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	4b37      	ldr	r3, [pc, #220]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 800135c:	430a      	orrs	r2, r1
 800135e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001360:	f7ff f9e6 	bl	8000730 <HAL_GetTick>
 8001364:	0003      	movs	r3, r0
 8001366:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001368:	e009      	b.n	800137e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800136a:	f7ff f9e1 	bl	8000730 <HAL_GetTick>
 800136e:	0002      	movs	r2, r0
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	4a2f      	ldr	r2, [pc, #188]	; (8001434 <HAL_RCC_ClockConfig+0x1f4>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d901      	bls.n	800137e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e054      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137e:	4b2e      	ldr	r3, [pc, #184]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2238      	movs	r2, #56	; 0x38
 8001384:	401a      	ands	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	429a      	cmp	r2, r3
 800138e:	d1ec      	bne.n	800136a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2207      	movs	r2, #7
 8001396:	4013      	ands	r3, r2
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	429a      	cmp	r2, r3
 800139c:	d21e      	bcs.n	80013dc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800139e:	4b24      	ldr	r3, [pc, #144]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2207      	movs	r2, #7
 80013a4:	4393      	bics	r3, r2
 80013a6:	0019      	movs	r1, r3
 80013a8:	4b21      	ldr	r3, [pc, #132]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80013b0:	f7ff f9be 	bl	8000730 <HAL_GetTick>
 80013b4:	0003      	movs	r3, r0
 80013b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013b8:	e009      	b.n	80013ce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ba:	f7ff f9b9 	bl	8000730 <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	4a1b      	ldr	r2, [pc, #108]	; (8001434 <HAL_RCC_ClockConfig+0x1f4>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e02c      	b.n	8001428 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013ce:	4b18      	ldr	r3, [pc, #96]	; (8001430 <HAL_RCC_ClockConfig+0x1f0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2207      	movs	r2, #7
 80013d4:	4013      	ands	r3, r2
 80013d6:	683a      	ldr	r2, [r7, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d1ee      	bne.n	80013ba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2204      	movs	r2, #4
 80013e2:	4013      	ands	r3, r2
 80013e4:	d009      	beq.n	80013fa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	4a15      	ldr	r2, [pc, #84]	; (8001440 <HAL_RCC_ClockConfig+0x200>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	0019      	movs	r1, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68da      	ldr	r2, [r3, #12]
 80013f4:	4b10      	ldr	r3, [pc, #64]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80013fa:	f000 f829 	bl	8001450 <HAL_RCC_GetSysClockFreq>
 80013fe:	0001      	movs	r1, r0
 8001400:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <HAL_RCC_ClockConfig+0x1f8>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	220f      	movs	r2, #15
 8001408:	401a      	ands	r2, r3
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <HAL_RCC_ClockConfig+0x204>)
 800140c:	0092      	lsls	r2, r2, #2
 800140e:	58d3      	ldr	r3, [r2, r3]
 8001410:	221f      	movs	r2, #31
 8001412:	4013      	ands	r3, r2
 8001414:	000a      	movs	r2, r1
 8001416:	40da      	lsrs	r2, r3
 8001418:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <HAL_RCC_ClockConfig+0x208>)
 800141a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800141c:	4b0b      	ldr	r3, [pc, #44]	; (800144c <HAL_RCC_ClockConfig+0x20c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	0018      	movs	r0, r3
 8001422:	f7ff f929 	bl	8000678 <HAL_InitTick>
 8001426:	0003      	movs	r3, r0
}
 8001428:	0018      	movs	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	b004      	add	sp, #16
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40022000 	.word	0x40022000
 8001434:	00001388 	.word	0x00001388
 8001438:	40021000 	.word	0x40021000
 800143c:	fffff0ff 	.word	0xfffff0ff
 8001440:	ffff8fff 	.word	0xffff8fff
 8001444:	080026c0 	.word	0x080026c0
 8001448:	20000000 	.word	0x20000000
 800144c:	20000004 	.word	0x20000004

08001450 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001456:	4b3c      	ldr	r3, [pc, #240]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2238      	movs	r2, #56	; 0x38
 800145c:	4013      	ands	r3, r2
 800145e:	d10f      	bne.n	8001480 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001460:	4b39      	ldr	r3, [pc, #228]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	0adb      	lsrs	r3, r3, #11
 8001466:	2207      	movs	r2, #7
 8001468:	4013      	ands	r3, r2
 800146a:	2201      	movs	r2, #1
 800146c:	409a      	lsls	r2, r3
 800146e:	0013      	movs	r3, r2
 8001470:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001472:	6839      	ldr	r1, [r7, #0]
 8001474:	4835      	ldr	r0, [pc, #212]	; (800154c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001476:	f7fe fe43 	bl	8000100 <__udivsi3>
 800147a:	0003      	movs	r3, r0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	e05d      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001480:	4b31      	ldr	r3, [pc, #196]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2238      	movs	r2, #56	; 0x38
 8001486:	4013      	ands	r3, r2
 8001488:	2b08      	cmp	r3, #8
 800148a:	d102      	bne.n	8001492 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800148c:	4b30      	ldr	r3, [pc, #192]	; (8001550 <HAL_RCC_GetSysClockFreq+0x100>)
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	e054      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001492:	4b2d      	ldr	r3, [pc, #180]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2238      	movs	r2, #56	; 0x38
 8001498:	4013      	ands	r3, r2
 800149a:	2b10      	cmp	r3, #16
 800149c:	d138      	bne.n	8001510 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800149e:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	2203      	movs	r2, #3
 80014a4:	4013      	ands	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014a8:	4b27      	ldr	r3, [pc, #156]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	2207      	movs	r2, #7
 80014b0:	4013      	ands	r3, r2
 80014b2:	3301      	adds	r3, #1
 80014b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d10d      	bne.n	80014d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014bc:	68b9      	ldr	r1, [r7, #8]
 80014be:	4824      	ldr	r0, [pc, #144]	; (8001550 <HAL_RCC_GetSysClockFreq+0x100>)
 80014c0:	f7fe fe1e 	bl	8000100 <__udivsi3>
 80014c4:	0003      	movs	r3, r0
 80014c6:	0019      	movs	r1, r3
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	227f      	movs	r2, #127	; 0x7f
 80014d0:	4013      	ands	r3, r2
 80014d2:	434b      	muls	r3, r1
 80014d4:	617b      	str	r3, [r7, #20]
        break;
 80014d6:	e00d      	b.n	80014f4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80014d8:	68b9      	ldr	r1, [r7, #8]
 80014da:	481c      	ldr	r0, [pc, #112]	; (800154c <HAL_RCC_GetSysClockFreq+0xfc>)
 80014dc:	f7fe fe10 	bl	8000100 <__udivsi3>
 80014e0:	0003      	movs	r3, r0
 80014e2:	0019      	movs	r1, r3
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	0a1b      	lsrs	r3, r3, #8
 80014ea:	227f      	movs	r2, #127	; 0x7f
 80014ec:	4013      	ands	r3, r2
 80014ee:	434b      	muls	r3, r1
 80014f0:	617b      	str	r3, [r7, #20]
        break;
 80014f2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0f5b      	lsrs	r3, r3, #29
 80014fa:	2207      	movs	r2, #7
 80014fc:	4013      	ands	r3, r2
 80014fe:	3301      	adds	r3, #1
 8001500:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	6978      	ldr	r0, [r7, #20]
 8001506:	f7fe fdfb 	bl	8000100 <__udivsi3>
 800150a:	0003      	movs	r3, r0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	e015      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2238      	movs	r2, #56	; 0x38
 8001516:	4013      	ands	r3, r2
 8001518:	2b20      	cmp	r3, #32
 800151a:	d103      	bne.n	8001524 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	021b      	lsls	r3, r3, #8
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	e00b      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	2238      	movs	r2, #56	; 0x38
 800152a:	4013      	ands	r3, r2
 800152c:	2b18      	cmp	r3, #24
 800152e:	d103      	bne.n	8001538 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001530:	23fa      	movs	r3, #250	; 0xfa
 8001532:	01db      	lsls	r3, r3, #7
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	e001      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800153c:	693b      	ldr	r3, [r7, #16]
}
 800153e:	0018      	movs	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	b006      	add	sp, #24
 8001544:	bd80      	pop	{r7, pc}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	40021000 	.word	0x40021000
 800154c:	00f42400 	.word	0x00f42400
 8001550:	007a1200 	.word	0x007a1200

08001554 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e04a      	b.n	80015fc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	223d      	movs	r2, #61	; 0x3d
 800156a:	5c9b      	ldrb	r3, [r3, r2]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d107      	bne.n	8001582 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	223c      	movs	r2, #60	; 0x3c
 8001576:	2100      	movs	r1, #0
 8001578:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	0018      	movs	r0, r3
 800157e:	f7fe ffb7 	bl	80004f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	223d      	movs	r2, #61	; 0x3d
 8001586:	2102      	movs	r1, #2
 8001588:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3304      	adds	r3, #4
 8001592:	0019      	movs	r1, r3
 8001594:	0010      	movs	r0, r2
 8001596:	f000 fb4f 	bl	8001c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2248      	movs	r2, #72	; 0x48
 800159e:	2101      	movs	r1, #1
 80015a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	223e      	movs	r2, #62	; 0x3e
 80015a6:	2101      	movs	r1, #1
 80015a8:	5499      	strb	r1, [r3, r2]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	223f      	movs	r2, #63	; 0x3f
 80015ae:	2101      	movs	r1, #1
 80015b0:	5499      	strb	r1, [r3, r2]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2240      	movs	r2, #64	; 0x40
 80015b6:	2101      	movs	r1, #1
 80015b8:	5499      	strb	r1, [r3, r2]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2241      	movs	r2, #65	; 0x41
 80015be:	2101      	movs	r1, #1
 80015c0:	5499      	strb	r1, [r3, r2]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2242      	movs	r2, #66	; 0x42
 80015c6:	2101      	movs	r1, #1
 80015c8:	5499      	strb	r1, [r3, r2]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2243      	movs	r2, #67	; 0x43
 80015ce:	2101      	movs	r1, #1
 80015d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2244      	movs	r2, #68	; 0x44
 80015d6:	2101      	movs	r1, #1
 80015d8:	5499      	strb	r1, [r3, r2]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2245      	movs	r2, #69	; 0x45
 80015de:	2101      	movs	r1, #1
 80015e0:	5499      	strb	r1, [r3, r2]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2246      	movs	r2, #70	; 0x46
 80015e6:	2101      	movs	r1, #1
 80015e8:	5499      	strb	r1, [r3, r2]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2247      	movs	r2, #71	; 0x47
 80015ee:	2101      	movs	r1, #1
 80015f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	223d      	movs	r2, #61	; 0x3d
 80015f6:	2101      	movs	r1, #1
 80015f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	b002      	add	sp, #8
 8001602:	bd80      	pop	{r7, pc}

08001604 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e04a      	b.n	80016ac <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	223d      	movs	r2, #61	; 0x3d
 800161a:	5c9b      	ldrb	r3, [r3, r2]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d107      	bne.n	8001632 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	223c      	movs	r2, #60	; 0x3c
 8001626:	2100      	movs	r1, #0
 8001628:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	0018      	movs	r0, r3
 800162e:	f000 f841 	bl	80016b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	223d      	movs	r2, #61	; 0x3d
 8001636:	2102      	movs	r1, #2
 8001638:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3304      	adds	r3, #4
 8001642:	0019      	movs	r1, r3
 8001644:	0010      	movs	r0, r2
 8001646:	f000 faf7 	bl	8001c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2248      	movs	r2, #72	; 0x48
 800164e:	2101      	movs	r1, #1
 8001650:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	223e      	movs	r2, #62	; 0x3e
 8001656:	2101      	movs	r1, #1
 8001658:	5499      	strb	r1, [r3, r2]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	223f      	movs	r2, #63	; 0x3f
 800165e:	2101      	movs	r1, #1
 8001660:	5499      	strb	r1, [r3, r2]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2240      	movs	r2, #64	; 0x40
 8001666:	2101      	movs	r1, #1
 8001668:	5499      	strb	r1, [r3, r2]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2241      	movs	r2, #65	; 0x41
 800166e:	2101      	movs	r1, #1
 8001670:	5499      	strb	r1, [r3, r2]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2242      	movs	r2, #66	; 0x42
 8001676:	2101      	movs	r1, #1
 8001678:	5499      	strb	r1, [r3, r2]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2243      	movs	r2, #67	; 0x43
 800167e:	2101      	movs	r1, #1
 8001680:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2244      	movs	r2, #68	; 0x44
 8001686:	2101      	movs	r1, #1
 8001688:	5499      	strb	r1, [r3, r2]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2245      	movs	r2, #69	; 0x45
 800168e:	2101      	movs	r1, #1
 8001690:	5499      	strb	r1, [r3, r2]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2246      	movs	r2, #70	; 0x46
 8001696:	2101      	movs	r1, #1
 8001698:	5499      	strb	r1, [r3, r2]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2247      	movs	r2, #71	; 0x47
 800169e:	2101      	movs	r1, #1
 80016a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	223d      	movs	r2, #61	; 0x3d
 80016a6:	2101      	movs	r1, #1
 80016a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80016bc:	46c0      	nop			; (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b002      	add	sp, #8
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d108      	bne.n	80016e6 <HAL_TIM_PWM_Start+0x22>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	223e      	movs	r2, #62	; 0x3e
 80016d8:	5c9b      	ldrb	r3, [r3, r2]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	3b01      	subs	r3, #1
 80016de:	1e5a      	subs	r2, r3, #1
 80016e0:	4193      	sbcs	r3, r2
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	e037      	b.n	8001756 <HAL_TIM_PWM_Start+0x92>
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d108      	bne.n	80016fe <HAL_TIM_PWM_Start+0x3a>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	223f      	movs	r2, #63	; 0x3f
 80016f0:	5c9b      	ldrb	r3, [r3, r2]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	3b01      	subs	r3, #1
 80016f6:	1e5a      	subs	r2, r3, #1
 80016f8:	4193      	sbcs	r3, r2
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	e02b      	b.n	8001756 <HAL_TIM_PWM_Start+0x92>
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b08      	cmp	r3, #8
 8001702:	d108      	bne.n	8001716 <HAL_TIM_PWM_Start+0x52>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2240      	movs	r2, #64	; 0x40
 8001708:	5c9b      	ldrb	r3, [r3, r2]
 800170a:	b2db      	uxtb	r3, r3
 800170c:	3b01      	subs	r3, #1
 800170e:	1e5a      	subs	r2, r3, #1
 8001710:	4193      	sbcs	r3, r2
 8001712:	b2db      	uxtb	r3, r3
 8001714:	e01f      	b.n	8001756 <HAL_TIM_PWM_Start+0x92>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	2b0c      	cmp	r3, #12
 800171a:	d108      	bne.n	800172e <HAL_TIM_PWM_Start+0x6a>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2241      	movs	r2, #65	; 0x41
 8001720:	5c9b      	ldrb	r3, [r3, r2]
 8001722:	b2db      	uxtb	r3, r3
 8001724:	3b01      	subs	r3, #1
 8001726:	1e5a      	subs	r2, r3, #1
 8001728:	4193      	sbcs	r3, r2
 800172a:	b2db      	uxtb	r3, r3
 800172c:	e013      	b.n	8001756 <HAL_TIM_PWM_Start+0x92>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2b10      	cmp	r3, #16
 8001732:	d108      	bne.n	8001746 <HAL_TIM_PWM_Start+0x82>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2242      	movs	r2, #66	; 0x42
 8001738:	5c9b      	ldrb	r3, [r3, r2]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	3b01      	subs	r3, #1
 800173e:	1e5a      	subs	r2, r3, #1
 8001740:	4193      	sbcs	r3, r2
 8001742:	b2db      	uxtb	r3, r3
 8001744:	e007      	b.n	8001756 <HAL_TIM_PWM_Start+0x92>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2243      	movs	r2, #67	; 0x43
 800174a:	5c9b      	ldrb	r3, [r3, r2]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	3b01      	subs	r3, #1
 8001750:	1e5a      	subs	r2, r3, #1
 8001752:	4193      	sbcs	r3, r2
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e085      	b.n	800186a <HAL_TIM_PWM_Start+0x1a6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d104      	bne.n	800176e <HAL_TIM_PWM_Start+0xaa>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	223e      	movs	r2, #62	; 0x3e
 8001768:	2102      	movs	r1, #2
 800176a:	5499      	strb	r1, [r3, r2]
 800176c:	e023      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf2>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d104      	bne.n	800177e <HAL_TIM_PWM_Start+0xba>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	223f      	movs	r2, #63	; 0x3f
 8001778:	2102      	movs	r1, #2
 800177a:	5499      	strb	r1, [r3, r2]
 800177c:	e01b      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf2>
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d104      	bne.n	800178e <HAL_TIM_PWM_Start+0xca>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2240      	movs	r2, #64	; 0x40
 8001788:	2102      	movs	r1, #2
 800178a:	5499      	strb	r1, [r3, r2]
 800178c:	e013      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf2>
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	2b0c      	cmp	r3, #12
 8001792:	d104      	bne.n	800179e <HAL_TIM_PWM_Start+0xda>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2241      	movs	r2, #65	; 0x41
 8001798:	2102      	movs	r1, #2
 800179a:	5499      	strb	r1, [r3, r2]
 800179c:	e00b      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf2>
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2b10      	cmp	r3, #16
 80017a2:	d104      	bne.n	80017ae <HAL_TIM_PWM_Start+0xea>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2242      	movs	r2, #66	; 0x42
 80017a8:	2102      	movs	r1, #2
 80017aa:	5499      	strb	r1, [r3, r2]
 80017ac:	e003      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf2>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2243      	movs	r2, #67	; 0x43
 80017b2:	2102      	movs	r1, #2
 80017b4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6839      	ldr	r1, [r7, #0]
 80017bc:	2201      	movs	r2, #1
 80017be:	0018      	movs	r0, r3
 80017c0:	f000 fe1e 	bl	8002400 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a2a      	ldr	r2, [pc, #168]	; (8001874 <HAL_TIM_PWM_Start+0x1b0>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d00e      	beq.n	80017ec <HAL_TIM_PWM_Start+0x128>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a29      	ldr	r2, [pc, #164]	; (8001878 <HAL_TIM_PWM_Start+0x1b4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d009      	beq.n	80017ec <HAL_TIM_PWM_Start+0x128>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a27      	ldr	r2, [pc, #156]	; (800187c <HAL_TIM_PWM_Start+0x1b8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d004      	beq.n	80017ec <HAL_TIM_PWM_Start+0x128>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a26      	ldr	r2, [pc, #152]	; (8001880 <HAL_TIM_PWM_Start+0x1bc>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d101      	bne.n	80017f0 <HAL_TIM_PWM_Start+0x12c>
 80017ec:	2301      	movs	r3, #1
 80017ee:	e000      	b.n	80017f2 <HAL_TIM_PWM_Start+0x12e>
 80017f0:	2300      	movs	r3, #0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d008      	beq.n	8001808 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	0209      	lsls	r1, r1, #8
 8001804:	430a      	orrs	r2, r1
 8001806:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a19      	ldr	r2, [pc, #100]	; (8001874 <HAL_TIM_PWM_Start+0x1b0>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d009      	beq.n	8001826 <HAL_TIM_PWM_Start+0x162>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a1b      	ldr	r2, [pc, #108]	; (8001884 <HAL_TIM_PWM_Start+0x1c0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d004      	beq.n	8001826 <HAL_TIM_PWM_Start+0x162>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a15      	ldr	r2, [pc, #84]	; (8001878 <HAL_TIM_PWM_Start+0x1b4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d116      	bne.n	8001854 <HAL_TIM_PWM_Start+0x190>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	4a16      	ldr	r2, [pc, #88]	; (8001888 <HAL_TIM_PWM_Start+0x1c4>)
 800182e:	4013      	ands	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b06      	cmp	r3, #6
 8001836:	d016      	beq.n	8001866 <HAL_TIM_PWM_Start+0x1a2>
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	2380      	movs	r3, #128	; 0x80
 800183c:	025b      	lsls	r3, r3, #9
 800183e:	429a      	cmp	r2, r3
 8001840:	d011      	beq.n	8001866 <HAL_TIM_PWM_Start+0x1a2>
    {
      __HAL_TIM_ENABLE(htim);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2101      	movs	r1, #1
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001852:	e008      	b.n	8001866 <HAL_TIM_PWM_Start+0x1a2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2101      	movs	r1, #1
 8001860:	430a      	orrs	r2, r1
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e000      	b.n	8001868 <HAL_TIM_PWM_Start+0x1a4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001866:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	0018      	movs	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	b004      	add	sp, #16
 8001870:	bd80      	pop	{r7, pc}
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	40012c00 	.word	0x40012c00
 8001878:	40014000 	.word	0x40014000
 800187c:	40014400 	.word	0x40014400
 8001880:	40014800 	.word	0x40014800
 8001884:	40000400 	.word	0x40000400
 8001888:	00010007 	.word	0x00010007

0800188c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001898:	2317      	movs	r3, #23
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	223c      	movs	r2, #60	; 0x3c
 80018a4:	5c9b      	ldrb	r3, [r3, r2]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d101      	bne.n	80018ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80018aa:	2302      	movs	r3, #2
 80018ac:	e0e5      	b.n	8001a7a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	223c      	movs	r2, #60	; 0x3c
 80018b2:	2101      	movs	r1, #1
 80018b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b14      	cmp	r3, #20
 80018ba:	d900      	bls.n	80018be <HAL_TIM_PWM_ConfigChannel+0x32>
 80018bc:	e0d1      	b.n	8001a62 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	009a      	lsls	r2, r3, #2
 80018c2:	4b70      	ldr	r3, [pc, #448]	; (8001a84 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80018c4:	18d3      	adds	r3, r2, r3
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	0011      	movs	r1, r2
 80018d2:	0018      	movs	r0, r3
 80018d4:	f000 fa34 	bl	8001d40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	699a      	ldr	r2, [r3, #24]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2108      	movs	r1, #8
 80018e4:	430a      	orrs	r2, r1
 80018e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	699a      	ldr	r2, [r3, #24]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2104      	movs	r1, #4
 80018f4:	438a      	bics	r2, r1
 80018f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6999      	ldr	r1, [r3, #24]
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	691a      	ldr	r2, [r3, #16]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	619a      	str	r2, [r3, #24]
      break;
 800190a:	e0af      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68ba      	ldr	r2, [r7, #8]
 8001912:	0011      	movs	r1, r2
 8001914:	0018      	movs	r0, r3
 8001916:	f000 fa9d 	bl	8001e54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	699a      	ldr	r2, [r3, #24]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2180      	movs	r1, #128	; 0x80
 8001926:	0109      	lsls	r1, r1, #4
 8001928:	430a      	orrs	r2, r1
 800192a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699a      	ldr	r2, [r3, #24]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4954      	ldr	r1, [pc, #336]	; (8001a88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001938:	400a      	ands	r2, r1
 800193a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6999      	ldr	r1, [r3, #24]
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	021a      	lsls	r2, r3, #8
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	430a      	orrs	r2, r1
 800194e:	619a      	str	r2, [r3, #24]
      break;
 8001950:	e08c      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	0011      	movs	r1, r2
 800195a:	0018      	movs	r0, r3
 800195c:	f000 fafe 	bl	8001f5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	69da      	ldr	r2, [r3, #28]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2108      	movs	r1, #8
 800196c:	430a      	orrs	r2, r1
 800196e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	69da      	ldr	r2, [r3, #28]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2104      	movs	r1, #4
 800197c:	438a      	bics	r2, r1
 800197e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	69d9      	ldr	r1, [r3, #28]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	691a      	ldr	r2, [r3, #16]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	61da      	str	r2, [r3, #28]
      break;
 8001992:	e06b      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	0011      	movs	r1, r2
 800199c:	0018      	movs	r0, r3
 800199e:	f000 fb65 	bl	800206c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	69da      	ldr	r2, [r3, #28]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	0109      	lsls	r1, r1, #4
 80019b0:	430a      	orrs	r2, r1
 80019b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	69da      	ldr	r2, [r3, #28]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4932      	ldr	r1, [pc, #200]	; (8001a88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	69d9      	ldr	r1, [r3, #28]
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	021a      	lsls	r2, r3, #8
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	430a      	orrs	r2, r1
 80019d6:	61da      	str	r2, [r3, #28]
      break;
 80019d8:	e048      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	0011      	movs	r1, r2
 80019e2:	0018      	movs	r0, r3
 80019e4:	f000 fbac 	bl	8002140 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2108      	movs	r1, #8
 80019f4:	430a      	orrs	r2, r1
 80019f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2104      	movs	r1, #4
 8001a04:	438a      	bics	r2, r1
 8001a06:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	691a      	ldr	r2, [r3, #16]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	430a      	orrs	r2, r1
 8001a18:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001a1a:	e027      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	0011      	movs	r1, r2
 8001a24:	0018      	movs	r0, r3
 8001a26:	f000 fbeb 	bl	8002200 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0109      	lsls	r1, r1, #4
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4910      	ldr	r1, [pc, #64]	; (8001a88 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001a48:	400a      	ands	r2, r1
 8001a4a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	021a      	lsls	r2, r3, #8
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001a60:	e004      	b.n	8001a6c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8001a62:	2317      	movs	r3, #23
 8001a64:	18fb      	adds	r3, r7, r3
 8001a66:	2201      	movs	r2, #1
 8001a68:	701a      	strb	r2, [r3, #0]
      break;
 8001a6a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	223c      	movs	r2, #60	; 0x3c
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]

  return status;
 8001a74:	2317      	movs	r3, #23
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	781b      	ldrb	r3, [r3, #0]
}
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b006      	add	sp, #24
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	08002700 	.word	0x08002700
 8001a88:	fffffbff 	.word	0xfffffbff

08001a8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a96:	230f      	movs	r3, #15
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	223c      	movs	r2, #60	; 0x3c
 8001aa2:	5c9b      	ldrb	r3, [r3, r2]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d101      	bne.n	8001aac <HAL_TIM_ConfigClockSource+0x20>
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	e0bc      	b.n	8001c26 <HAL_TIM_ConfigClockSource+0x19a>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	223c      	movs	r2, #60	; 0x3c
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	223d      	movs	r2, #61	; 0x3d
 8001ab8:	2102      	movs	r1, #2
 8001aba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	4a5a      	ldr	r2, [pc, #360]	; (8001c30 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	4a59      	ldr	r2, [pc, #356]	; (8001c34 <HAL_TIM_ConfigClockSource+0x1a8>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2280      	movs	r2, #128	; 0x80
 8001ae2:	0192      	lsls	r2, r2, #6
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d040      	beq.n	8001b6a <HAL_TIM_ConfigClockSource+0xde>
 8001ae8:	2280      	movs	r2, #128	; 0x80
 8001aea:	0192      	lsls	r2, r2, #6
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d900      	bls.n	8001af2 <HAL_TIM_ConfigClockSource+0x66>
 8001af0:	e088      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001af2:	2280      	movs	r2, #128	; 0x80
 8001af4:	0152      	lsls	r2, r2, #5
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d100      	bne.n	8001afc <HAL_TIM_ConfigClockSource+0x70>
 8001afa:	e088      	b.n	8001c0e <HAL_TIM_ConfigClockSource+0x182>
 8001afc:	2280      	movs	r2, #128	; 0x80
 8001afe:	0152      	lsls	r2, r2, #5
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d900      	bls.n	8001b06 <HAL_TIM_ConfigClockSource+0x7a>
 8001b04:	e07e      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b06:	2b70      	cmp	r3, #112	; 0x70
 8001b08:	d018      	beq.n	8001b3c <HAL_TIM_ConfigClockSource+0xb0>
 8001b0a:	d900      	bls.n	8001b0e <HAL_TIM_ConfigClockSource+0x82>
 8001b0c:	e07a      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b0e:	2b60      	cmp	r3, #96	; 0x60
 8001b10:	d04f      	beq.n	8001bb2 <HAL_TIM_ConfigClockSource+0x126>
 8001b12:	d900      	bls.n	8001b16 <HAL_TIM_ConfigClockSource+0x8a>
 8001b14:	e076      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b16:	2b50      	cmp	r3, #80	; 0x50
 8001b18:	d03b      	beq.n	8001b92 <HAL_TIM_ConfigClockSource+0x106>
 8001b1a:	d900      	bls.n	8001b1e <HAL_TIM_ConfigClockSource+0x92>
 8001b1c:	e072      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b1e:	2b40      	cmp	r3, #64	; 0x40
 8001b20:	d057      	beq.n	8001bd2 <HAL_TIM_ConfigClockSource+0x146>
 8001b22:	d900      	bls.n	8001b26 <HAL_TIM_ConfigClockSource+0x9a>
 8001b24:	e06e      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b26:	2b30      	cmp	r3, #48	; 0x30
 8001b28:	d063      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x166>
 8001b2a:	d86b      	bhi.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b2c:	2b20      	cmp	r3, #32
 8001b2e:	d060      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x166>
 8001b30:	d868      	bhi.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d05d      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x166>
 8001b36:	2b10      	cmp	r3, #16
 8001b38:	d05b      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x166>
 8001b3a:	e063      	b.n	8001c04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b4c:	f000 fc38 	bl	80023c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	2277      	movs	r2, #119	; 0x77
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	609a      	str	r2, [r3, #8]
      break;
 8001b68:	e052      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b7a:	f000 fc21 	bl	80023c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2180      	movs	r1, #128	; 0x80
 8001b8a:	01c9      	lsls	r1, r1, #7
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	609a      	str	r2, [r3, #8]
      break;
 8001b90:	e03e      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b9e:	001a      	movs	r2, r3
 8001ba0:	f000 fb92 	bl	80022c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2150      	movs	r1, #80	; 0x50
 8001baa:	0018      	movs	r0, r3
 8001bac:	f000 fbec 	bl	8002388 <TIM_ITRx_SetConfig>
      break;
 8001bb0:	e02e      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	f000 fbb0 	bl	8002324 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2160      	movs	r1, #96	; 0x60
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f000 fbdc 	bl	8002388 <TIM_ITRx_SetConfig>
      break;
 8001bd0:	e01e      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bde:	001a      	movs	r2, r3
 8001be0:	f000 fb72 	bl	80022c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2140      	movs	r1, #64	; 0x40
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 fbcc 	bl	8002388 <TIM_ITRx_SetConfig>
      break;
 8001bf0:	e00e      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	0019      	movs	r1, r3
 8001bfc:	0010      	movs	r0, r2
 8001bfe:	f000 fbc3 	bl	8002388 <TIM_ITRx_SetConfig>
      break;
 8001c02:	e005      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001c04:	230f      	movs	r3, #15
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	2201      	movs	r2, #1
 8001c0a:	701a      	strb	r2, [r3, #0]
      break;
 8001c0c:	e000      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001c0e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	223d      	movs	r2, #61	; 0x3d
 8001c14:	2101      	movs	r1, #1
 8001c16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	223c      	movs	r2, #60	; 0x3c
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	5499      	strb	r1, [r3, r2]

  return status;
 8001c20:	230f      	movs	r3, #15
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	781b      	ldrb	r3, [r3, #0]
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b004      	add	sp, #16
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	ffceff88 	.word	0xffceff88
 8001c34:	ffff00ff 	.word	0xffff00ff

08001c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a36      	ldr	r2, [pc, #216]	; (8001d24 <TIM_Base_SetConfig+0xec>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d003      	beq.n	8001c58 <TIM_Base_SetConfig+0x20>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a35      	ldr	r2, [pc, #212]	; (8001d28 <TIM_Base_SetConfig+0xf0>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d108      	bne.n	8001c6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2270      	movs	r2, #112	; 0x70
 8001c5c:	4393      	bics	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a2d      	ldr	r2, [pc, #180]	; (8001d24 <TIM_Base_SetConfig+0xec>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <TIM_Base_SetConfig+0x62>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a2c      	ldr	r2, [pc, #176]	; (8001d28 <TIM_Base_SetConfig+0xf0>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00f      	beq.n	8001c9a <TIM_Base_SetConfig+0x62>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a2b      	ldr	r2, [pc, #172]	; (8001d2c <TIM_Base_SetConfig+0xf4>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00b      	beq.n	8001c9a <TIM_Base_SetConfig+0x62>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a2a      	ldr	r2, [pc, #168]	; (8001d30 <TIM_Base_SetConfig+0xf8>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d007      	beq.n	8001c9a <TIM_Base_SetConfig+0x62>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a29      	ldr	r2, [pc, #164]	; (8001d34 <TIM_Base_SetConfig+0xfc>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d003      	beq.n	8001c9a <TIM_Base_SetConfig+0x62>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a28      	ldr	r2, [pc, #160]	; (8001d38 <TIM_Base_SetConfig+0x100>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d108      	bne.n	8001cac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4a27      	ldr	r2, [pc, #156]	; (8001d3c <TIM_Base_SetConfig+0x104>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2280      	movs	r2, #128	; 0x80
 8001cb0:	4393      	bics	r3, r2
 8001cb2:	001a      	movs	r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a13      	ldr	r2, [pc, #76]	; (8001d24 <TIM_Base_SetConfig+0xec>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00b      	beq.n	8001cf2 <TIM_Base_SetConfig+0xba>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a14      	ldr	r2, [pc, #80]	; (8001d30 <TIM_Base_SetConfig+0xf8>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d007      	beq.n	8001cf2 <TIM_Base_SetConfig+0xba>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a13      	ldr	r2, [pc, #76]	; (8001d34 <TIM_Base_SetConfig+0xfc>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d003      	beq.n	8001cf2 <TIM_Base_SetConfig+0xba>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <TIM_Base_SetConfig+0x100>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d103      	bne.n	8001cfa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	691a      	ldr	r2, [r3, #16]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	2201      	movs	r2, #1
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d106      	bne.n	8001d1a <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4393      	bics	r3, r2
 8001d14:	001a      	movs	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	611a      	str	r2, [r3, #16]
  }
}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	b004      	add	sp, #16
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	40012c00 	.word	0x40012c00
 8001d28:	40000400 	.word	0x40000400
 8001d2c:	40002000 	.word	0x40002000
 8001d30:	40014000 	.word	0x40014000
 8001d34:	40014400 	.word	0x40014400
 8001d38:	40014800 	.word	0x40014800
 8001d3c:	fffffcff 	.word	0xfffffcff

08001d40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a1b      	ldr	r3, [r3, #32]
 8001d4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	2201      	movs	r2, #1
 8001d56:	4393      	bics	r3, r2
 8001d58:	001a      	movs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4a32      	ldr	r2, [pc, #200]	; (8001e38 <TIM_OC1_SetConfig+0xf8>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2203      	movs	r2, #3
 8001d76:	4393      	bics	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2202      	movs	r2, #2
 8001d88:	4393      	bics	r3, r2
 8001d8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a28      	ldr	r2, [pc, #160]	; (8001e3c <TIM_OC1_SetConfig+0xfc>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00b      	beq.n	8001db6 <TIM_OC1_SetConfig+0x76>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a27      	ldr	r2, [pc, #156]	; (8001e40 <TIM_OC1_SetConfig+0x100>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <TIM_OC1_SetConfig+0x76>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a26      	ldr	r2, [pc, #152]	; (8001e44 <TIM_OC1_SetConfig+0x104>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d003      	beq.n	8001db6 <TIM_OC1_SetConfig+0x76>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a25      	ldr	r2, [pc, #148]	; (8001e48 <TIM_OC1_SetConfig+0x108>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10c      	bne.n	8001dd0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	2208      	movs	r2, #8
 8001dba:	4393      	bics	r3, r2
 8001dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	2204      	movs	r2, #4
 8001dcc:	4393      	bics	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a1a      	ldr	r2, [pc, #104]	; (8001e3c <TIM_OC1_SetConfig+0xfc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d00b      	beq.n	8001df0 <TIM_OC1_SetConfig+0xb0>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <TIM_OC1_SetConfig+0x100>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d007      	beq.n	8001df0 <TIM_OC1_SetConfig+0xb0>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a18      	ldr	r2, [pc, #96]	; (8001e44 <TIM_OC1_SetConfig+0x104>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d003      	beq.n	8001df0 <TIM_OC1_SetConfig+0xb0>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a17      	ldr	r2, [pc, #92]	; (8001e48 <TIM_OC1_SetConfig+0x108>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d111      	bne.n	8001e14 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	4a16      	ldr	r2, [pc, #88]	; (8001e4c <TIM_OC1_SetConfig+0x10c>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4a15      	ldr	r2, [pc, #84]	; (8001e50 <TIM_OC1_SetConfig+0x110>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	621a      	str	r2, [r3, #32]
}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b006      	add	sp, #24
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	fffeff8f 	.word	0xfffeff8f
 8001e3c:	40012c00 	.word	0x40012c00
 8001e40:	40014000 	.word	0x40014000
 8001e44:	40014400 	.word	0x40014400
 8001e48:	40014800 	.word	0x40014800
 8001e4c:	fffffeff 	.word	0xfffffeff
 8001e50:	fffffdff 	.word	0xfffffdff

08001e54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	2210      	movs	r2, #16
 8001e6a:	4393      	bics	r3, r2
 8001e6c:	001a      	movs	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4a2e      	ldr	r2, [pc, #184]	; (8001f3c <TIM_OC2_SetConfig+0xe8>)
 8001e82:	4013      	ands	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	4a2d      	ldr	r2, [pc, #180]	; (8001f40 <TIM_OC2_SetConfig+0xec>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	2220      	movs	r2, #32
 8001e9e:	4393      	bics	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	011b      	lsls	r3, r3, #4
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a24      	ldr	r2, [pc, #144]	; (8001f44 <TIM_OC2_SetConfig+0xf0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10d      	bne.n	8001ed2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2280      	movs	r2, #128	; 0x80
 8001eba:	4393      	bics	r3, r2
 8001ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	2240      	movs	r2, #64	; 0x40
 8001ece:	4393      	bics	r3, r2
 8001ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a1b      	ldr	r2, [pc, #108]	; (8001f44 <TIM_OC2_SetConfig+0xf0>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d00b      	beq.n	8001ef2 <TIM_OC2_SetConfig+0x9e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a1a      	ldr	r2, [pc, #104]	; (8001f48 <TIM_OC2_SetConfig+0xf4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d007      	beq.n	8001ef2 <TIM_OC2_SetConfig+0x9e>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <TIM_OC2_SetConfig+0xf8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d003      	beq.n	8001ef2 <TIM_OC2_SetConfig+0x9e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a18      	ldr	r2, [pc, #96]	; (8001f50 <TIM_OC2_SetConfig+0xfc>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d113      	bne.n	8001f1a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4a17      	ldr	r2, [pc, #92]	; (8001f54 <TIM_OC2_SetConfig+0x100>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	4a16      	ldr	r2, [pc, #88]	; (8001f58 <TIM_OC2_SetConfig+0x104>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	621a      	str	r2, [r3, #32]
}
 8001f34:	46c0      	nop			; (mov r8, r8)
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b006      	add	sp, #24
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	feff8fff 	.word	0xfeff8fff
 8001f40:	fffffcff 	.word	0xfffffcff
 8001f44:	40012c00 	.word	0x40012c00
 8001f48:	40014000 	.word	0x40014000
 8001f4c:	40014400 	.word	0x40014400
 8001f50:	40014800 	.word	0x40014800
 8001f54:	fffffbff 	.word	0xfffffbff
 8001f58:	fffff7ff 	.word	0xfffff7ff

08001f5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a1b      	ldr	r3, [r3, #32]
 8001f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	4a33      	ldr	r2, [pc, #204]	; (8002040 <TIM_OC3_SetConfig+0xe4>)
 8001f72:	401a      	ands	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a2f      	ldr	r2, [pc, #188]	; (8002044 <TIM_OC3_SetConfig+0xe8>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2203      	movs	r2, #3
 8001f90:	4393      	bics	r3, r2
 8001f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	4a29      	ldr	r2, [pc, #164]	; (8002048 <TIM_OC3_SetConfig+0xec>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	021b      	lsls	r3, r3, #8
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a25      	ldr	r2, [pc, #148]	; (800204c <TIM_OC3_SetConfig+0xf0>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d10d      	bne.n	8001fd6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	4a24      	ldr	r2, [pc, #144]	; (8002050 <TIM_OC3_SetConfig+0xf4>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	021b      	lsls	r3, r3, #8
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	4a20      	ldr	r2, [pc, #128]	; (8002054 <TIM_OC3_SetConfig+0xf8>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a1c      	ldr	r2, [pc, #112]	; (800204c <TIM_OC3_SetConfig+0xf0>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d00b      	beq.n	8001ff6 <TIM_OC3_SetConfig+0x9a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a1d      	ldr	r2, [pc, #116]	; (8002058 <TIM_OC3_SetConfig+0xfc>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d007      	beq.n	8001ff6 <TIM_OC3_SetConfig+0x9a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a1c      	ldr	r2, [pc, #112]	; (800205c <TIM_OC3_SetConfig+0x100>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d003      	beq.n	8001ff6 <TIM_OC3_SetConfig+0x9a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a1b      	ldr	r2, [pc, #108]	; (8002060 <TIM_OC3_SetConfig+0x104>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d113      	bne.n	800201e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4a1a      	ldr	r2, [pc, #104]	; (8002064 <TIM_OC3_SetConfig+0x108>)
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	4a19      	ldr	r2, [pc, #100]	; (8002068 <TIM_OC3_SetConfig+0x10c>)
 8002002:	4013      	ands	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	621a      	str	r2, [r3, #32]
}
 8002038:	46c0      	nop			; (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	b006      	add	sp, #24
 800203e:	bd80      	pop	{r7, pc}
 8002040:	fffffeff 	.word	0xfffffeff
 8002044:	fffeff8f 	.word	0xfffeff8f
 8002048:	fffffdff 	.word	0xfffffdff
 800204c:	40012c00 	.word	0x40012c00
 8002050:	fffff7ff 	.word	0xfffff7ff
 8002054:	fffffbff 	.word	0xfffffbff
 8002058:	40014000 	.word	0x40014000
 800205c:	40014400 	.word	0x40014400
 8002060:	40014800 	.word	0x40014800
 8002064:	ffffefff 	.word	0xffffefff
 8002068:	ffffdfff 	.word	0xffffdfff

0800206c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	4a26      	ldr	r2, [pc, #152]	; (800211c <TIM_OC4_SetConfig+0xb0>)
 8002082:	401a      	ands	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4a22      	ldr	r2, [pc, #136]	; (8002120 <TIM_OC4_SetConfig+0xb4>)
 8002098:	4013      	ands	r3, r2
 800209a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4a21      	ldr	r2, [pc, #132]	; (8002124 <TIM_OC4_SetConfig+0xb8>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4a1d      	ldr	r2, [pc, #116]	; (8002128 <TIM_OC4_SetConfig+0xbc>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	031b      	lsls	r3, r3, #12
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a19      	ldr	r2, [pc, #100]	; (800212c <TIM_OC4_SetConfig+0xc0>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d00b      	beq.n	80020e4 <TIM_OC4_SetConfig+0x78>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a18      	ldr	r2, [pc, #96]	; (8002130 <TIM_OC4_SetConfig+0xc4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d007      	beq.n	80020e4 <TIM_OC4_SetConfig+0x78>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a17      	ldr	r2, [pc, #92]	; (8002134 <TIM_OC4_SetConfig+0xc8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d003      	beq.n	80020e4 <TIM_OC4_SetConfig+0x78>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a16      	ldr	r2, [pc, #88]	; (8002138 <TIM_OC4_SetConfig+0xcc>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d109      	bne.n	80020f8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	4a15      	ldr	r2, [pc, #84]	; (800213c <TIM_OC4_SetConfig+0xd0>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	019b      	lsls	r3, r3, #6
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	621a      	str	r2, [r3, #32]
}
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	b006      	add	sp, #24
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	ffffefff 	.word	0xffffefff
 8002120:	feff8fff 	.word	0xfeff8fff
 8002124:	fffffcff 	.word	0xfffffcff
 8002128:	ffffdfff 	.word	0xffffdfff
 800212c:	40012c00 	.word	0x40012c00
 8002130:	40014000 	.word	0x40014000
 8002134:	40014400 	.word	0x40014400
 8002138:	40014800 	.word	0x40014800
 800213c:	ffffbfff 	.word	0xffffbfff

08002140 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	4a23      	ldr	r2, [pc, #140]	; (80021e4 <TIM_OC5_SetConfig+0xa4>)
 8002156:	401a      	ands	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4a1f      	ldr	r2, [pc, #124]	; (80021e8 <TIM_OC5_SetConfig+0xa8>)
 800216c:	4013      	ands	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4a1b      	ldr	r2, [pc, #108]	; (80021ec <TIM_OC5_SetConfig+0xac>)
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	041b      	lsls	r3, r3, #16
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	4313      	orrs	r3, r2
 800218c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a17      	ldr	r2, [pc, #92]	; (80021f0 <TIM_OC5_SetConfig+0xb0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00b      	beq.n	80021ae <TIM_OC5_SetConfig+0x6e>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <TIM_OC5_SetConfig+0xb4>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <TIM_OC5_SetConfig+0x6e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a15      	ldr	r2, [pc, #84]	; (80021f8 <TIM_OC5_SetConfig+0xb8>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d003      	beq.n	80021ae <TIM_OC5_SetConfig+0x6e>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a14      	ldr	r2, [pc, #80]	; (80021fc <TIM_OC5_SetConfig+0xbc>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d109      	bne.n	80021c2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <TIM_OC5_SetConfig+0xa4>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4313      	orrs	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	621a      	str	r2, [r3, #32]
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b006      	add	sp, #24
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	fffeffff 	.word	0xfffeffff
 80021e8:	fffeff8f 	.word	0xfffeff8f
 80021ec:	fffdffff 	.word	0xfffdffff
 80021f0:	40012c00 	.word	0x40012c00
 80021f4:	40014000 	.word	0x40014000
 80021f8:	40014400 	.word	0x40014400
 80021fc:	40014800 	.word	0x40014800

08002200 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4a24      	ldr	r2, [pc, #144]	; (80022a8 <TIM_OC6_SetConfig+0xa8>)
 8002216:	401a      	ands	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4a20      	ldr	r2, [pc, #128]	; (80022ac <TIM_OC6_SetConfig+0xac>)
 800222c:	4013      	ands	r3, r2
 800222e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	4313      	orrs	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <TIM_OC6_SetConfig+0xb0>)
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	051b      	lsls	r3, r3, #20
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <TIM_OC6_SetConfig+0xb4>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00b      	beq.n	8002270 <TIM_OC6_SetConfig+0x70>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a17      	ldr	r2, [pc, #92]	; (80022b8 <TIM_OC6_SetConfig+0xb8>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d007      	beq.n	8002270 <TIM_OC6_SetConfig+0x70>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4a16      	ldr	r2, [pc, #88]	; (80022bc <TIM_OC6_SetConfig+0xbc>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d003      	beq.n	8002270 <TIM_OC6_SetConfig+0x70>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a15      	ldr	r2, [pc, #84]	; (80022c0 <TIM_OC6_SetConfig+0xc0>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d109      	bne.n	8002284 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	4a14      	ldr	r2, [pc, #80]	; (80022c4 <TIM_OC6_SetConfig+0xc4>)
 8002274:	4013      	ands	r3, r2
 8002276:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	029b      	lsls	r3, r3, #10
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	4313      	orrs	r3, r2
 8002282:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	621a      	str	r2, [r3, #32]
}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	46bd      	mov	sp, r7
 80022a2:	b006      	add	sp, #24
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	ffefffff 	.word	0xffefffff
 80022ac:	feff8fff 	.word	0xfeff8fff
 80022b0:	ffdfffff 	.word	0xffdfffff
 80022b4:	40012c00 	.word	0x40012c00
 80022b8:	40014000 	.word	0x40014000
 80022bc:	40014400 	.word	0x40014400
 80022c0:	40014800 	.word	0x40014800
 80022c4:	fffbffff 	.word	0xfffbffff

080022c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	2201      	movs	r2, #1
 80022e0:	4393      	bics	r3, r2
 80022e2:	001a      	movs	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	22f0      	movs	r2, #240	; 0xf0
 80022f2:	4393      	bics	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	220a      	movs	r2, #10
 8002304:	4393      	bics	r3, r2
 8002306:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	4313      	orrs	r3, r2
 800230e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	621a      	str	r2, [r3, #32]
}
 800231c:	46c0      	nop			; (mov r8, r8)
 800231e:	46bd      	mov	sp, r7
 8002320:	b006      	add	sp, #24
 8002322:	bd80      	pop	{r7, pc}

08002324 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	2210      	movs	r2, #16
 800233c:	4393      	bics	r3, r2
 800233e:	001a      	movs	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	4a0d      	ldr	r2, [pc, #52]	; (8002384 <TIM_TI2_ConfigInputStage+0x60>)
 800234e:	4013      	ands	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	031b      	lsls	r3, r3, #12
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	4313      	orrs	r3, r2
 800235a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	22a0      	movs	r2, #160	; 0xa0
 8002360:	4393      	bics	r3, r2
 8002362:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	4313      	orrs	r3, r2
 800236c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	621a      	str	r2, [r3, #32]
}
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	46bd      	mov	sp, r7
 800237e:	b006      	add	sp, #24
 8002380:	bd80      	pop	{r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	ffff0fff 	.word	0xffff0fff

08002388 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4a08      	ldr	r2, [pc, #32]	; (80023bc <TIM_ITRx_SetConfig+0x34>)
 800239c:	4013      	ands	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	2207      	movs	r2, #7
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	609a      	str	r2, [r3, #8]
}
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	46bd      	mov	sp, r7
 80023b6:	b004      	add	sp, #16
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	ffcfff8f 	.word	0xffcfff8f

080023c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	4a09      	ldr	r2, [pc, #36]	; (80023fc <TIM_ETR_SetConfig+0x3c>)
 80023d8:	4013      	ands	r3, r2
 80023da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	021a      	lsls	r2, r3, #8
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	609a      	str	r2, [r3, #8]
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b006      	add	sp, #24
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	ffff00ff 	.word	0xffff00ff

08002400 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	221f      	movs	r2, #31
 8002410:	4013      	ands	r3, r2
 8002412:	2201      	movs	r2, #1
 8002414:	409a      	lsls	r2, r3
 8002416:	0013      	movs	r3, r2
 8002418:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	43d2      	mvns	r2, r2
 8002422:	401a      	ands	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6a1a      	ldr	r2, [r3, #32]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	211f      	movs	r1, #31
 8002430:	400b      	ands	r3, r1
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4099      	lsls	r1, r3
 8002436:	000b      	movs	r3, r1
 8002438:	431a      	orrs	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	621a      	str	r2, [r3, #32]
}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	46bd      	mov	sp, r7
 8002442:	b006      	add	sp, #24
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	223c      	movs	r2, #60	; 0x3c
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d101      	bne.n	8002460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800245c:	2302      	movs	r3, #2
 800245e:	e04f      	b.n	8002500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	223c      	movs	r2, #60	; 0x3c
 8002464:	2101      	movs	r1, #1
 8002466:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	223d      	movs	r2, #61	; 0x3d
 800246c:	2102      	movs	r1, #2
 800246e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a20      	ldr	r2, [pc, #128]	; (8002508 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d108      	bne.n	800249c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4a1f      	ldr	r2, [pc, #124]	; (800250c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800248e:	4013      	ands	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2270      	movs	r2, #112	; 0x70
 80024a0:	4393      	bics	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a13      	ldr	r2, [pc, #76]	; (8002508 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d009      	beq.n	80024d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a12      	ldr	r2, [pc, #72]	; (8002510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d004      	beq.n	80024d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a11      	ldr	r2, [pc, #68]	; (8002514 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d10c      	bne.n	80024ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2280      	movs	r2, #128	; 0x80
 80024d8:	4393      	bics	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	223d      	movs	r2, #61	; 0x3d
 80024f2:	2101      	movs	r1, #1
 80024f4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	223c      	movs	r2, #60	; 0x3c
 80024fa:	2100      	movs	r1, #0
 80024fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	0018      	movs	r0, r3
 8002502:	46bd      	mov	sp, r7
 8002504:	b004      	add	sp, #16
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40012c00 	.word	0x40012c00
 800250c:	ff0fffff 	.word	0xff0fffff
 8002510:	40000400 	.word	0x40000400
 8002514:	40014000 	.word	0x40014000

08002518 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	223c      	movs	r2, #60	; 0x3c
 800252a:	5c9b      	ldrb	r3, [r3, r2]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002530:	2302      	movs	r3, #2
 8002532:	e06f      	b.n	8002614 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	223c      	movs	r2, #60	; 0x3c
 8002538:	2101      	movs	r1, #1
 800253a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	22ff      	movs	r2, #255	; 0xff
 8002540:	4393      	bics	r3, r2
 8002542:	001a      	movs	r2, r3
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4313      	orrs	r3, r2
 800254a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4a33      	ldr	r2, [pc, #204]	; (800261c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8002550:	401a      	ands	r2, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	4313      	orrs	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4a30      	ldr	r2, [pc, #192]	; (8002620 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800255e:	401a      	ands	r2, r3
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	4313      	orrs	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4a2e      	ldr	r2, [pc, #184]	; (8002624 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800256c:	401a      	ands	r2, r3
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4313      	orrs	r3, r2
 8002574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4a2b      	ldr	r2, [pc, #172]	; (8002628 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800257a:	401a      	ands	r2, r3
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4a29      	ldr	r2, [pc, #164]	; (800262c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8002588:	401a      	ands	r2, r3
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	4313      	orrs	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4a26      	ldr	r2, [pc, #152]	; (8002630 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8002596:	401a      	ands	r2, r3
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	4313      	orrs	r3, r2
 800259e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4a24      	ldr	r2, [pc, #144]	; (8002634 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80025a4:	401a      	ands	r2, r3
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	041b      	lsls	r3, r3, #16
 80025ac:	4313      	orrs	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4a21      	ldr	r2, [pc, #132]	; (8002638 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80025b4:	401a      	ands	r2, r3
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a1e      	ldr	r2, [pc, #120]	; (800263c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d11c      	bne.n	8002602 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4a1d      	ldr	r2, [pc, #116]	; (8002640 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 80025cc:	401a      	ands	r2, r3
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	051b      	lsls	r3, r3, #20
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4a1a      	ldr	r2, [pc, #104]	; (8002644 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80025dc:	401a      	ands	r2, r3
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4a17      	ldr	r2, [pc, #92]	; (8002648 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80025ea:	401a      	ands	r2, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	4313      	orrs	r3, r2
 80025f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4a15      	ldr	r2, [pc, #84]	; (800264c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80025f8:	401a      	ands	r2, r3
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fe:	4313      	orrs	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	223c      	movs	r2, #60	; 0x3c
 800260e:	2100      	movs	r1, #0
 8002610:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	0018      	movs	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	b004      	add	sp, #16
 800261a:	bd80      	pop	{r7, pc}
 800261c:	fffffcff 	.word	0xfffffcff
 8002620:	fffffbff 	.word	0xfffffbff
 8002624:	fffff7ff 	.word	0xfffff7ff
 8002628:	ffffefff 	.word	0xffffefff
 800262c:	ffffdfff 	.word	0xffffdfff
 8002630:	ffffbfff 	.word	0xffffbfff
 8002634:	fff0ffff 	.word	0xfff0ffff
 8002638:	efffffff 	.word	0xefffffff
 800263c:	40012c00 	.word	0x40012c00
 8002640:	ff0fffff 	.word	0xff0fffff
 8002644:	feffffff 	.word	0xfeffffff
 8002648:	fdffffff 	.word	0xfdffffff
 800264c:	dfffffff 	.word	0xdfffffff

08002650 <memset>:
 8002650:	0003      	movs	r3, r0
 8002652:	1882      	adds	r2, r0, r2
 8002654:	4293      	cmp	r3, r2
 8002656:	d100      	bne.n	800265a <memset+0xa>
 8002658:	4770      	bx	lr
 800265a:	7019      	strb	r1, [r3, #0]
 800265c:	3301      	adds	r3, #1
 800265e:	e7f9      	b.n	8002654 <memset+0x4>

08002660 <__libc_init_array>:
 8002660:	b570      	push	{r4, r5, r6, lr}
 8002662:	2600      	movs	r6, #0
 8002664:	4c0c      	ldr	r4, [pc, #48]	; (8002698 <__libc_init_array+0x38>)
 8002666:	4d0d      	ldr	r5, [pc, #52]	; (800269c <__libc_init_array+0x3c>)
 8002668:	1b64      	subs	r4, r4, r5
 800266a:	10a4      	asrs	r4, r4, #2
 800266c:	42a6      	cmp	r6, r4
 800266e:	d109      	bne.n	8002684 <__libc_init_array+0x24>
 8002670:	2600      	movs	r6, #0
 8002672:	f000 f819 	bl	80026a8 <_init>
 8002676:	4c0a      	ldr	r4, [pc, #40]	; (80026a0 <__libc_init_array+0x40>)
 8002678:	4d0a      	ldr	r5, [pc, #40]	; (80026a4 <__libc_init_array+0x44>)
 800267a:	1b64      	subs	r4, r4, r5
 800267c:	10a4      	asrs	r4, r4, #2
 800267e:	42a6      	cmp	r6, r4
 8002680:	d105      	bne.n	800268e <__libc_init_array+0x2e>
 8002682:	bd70      	pop	{r4, r5, r6, pc}
 8002684:	00b3      	lsls	r3, r6, #2
 8002686:	58eb      	ldr	r3, [r5, r3]
 8002688:	4798      	blx	r3
 800268a:	3601      	adds	r6, #1
 800268c:	e7ee      	b.n	800266c <__libc_init_array+0xc>
 800268e:	00b3      	lsls	r3, r6, #2
 8002690:	58eb      	ldr	r3, [r5, r3]
 8002692:	4798      	blx	r3
 8002694:	3601      	adds	r6, #1
 8002696:	e7f2      	b.n	800267e <__libc_init_array+0x1e>
 8002698:	08002754 	.word	0x08002754
 800269c:	08002754 	.word	0x08002754
 80026a0:	08002758 	.word	0x08002758
 80026a4:	08002754 	.word	0x08002754

080026a8 <_init>:
 80026a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ae:	bc08      	pop	{r3}
 80026b0:	469e      	mov	lr, r3
 80026b2:	4770      	bx	lr

080026b4 <_fini>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ba:	bc08      	pop	{r3}
 80026bc:	469e      	mov	lr, r3
 80026be:	4770      	bx	lr
