library ieee;

use ieee.std_logic_1164.all

entity FlipFlop is
	port(
		D: in bit;
		CLK: in bit;
		Q: out bit;
	);
end FlipFlop;

architecture rt1 of FlipFlop is

end rt1;