$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 25 # raw_src [24:0] $end
  $var wire 2 $ imm_source [1:0] $end
  $var wire 32 % immediate [31:0] $end
 $upscope $end
 $scope module signext $end
  $var wire 25 & raw_src [24:0] $end
  $var wire 2 ' imm_source [1:0] $end
  $var wire 32 ( immediate [31:0] $end
  $var wire 12 ) gathered_imm [11:0] $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000000000000 #
b00 $
b00000000000000000000000000000000 %
b0000000000000000000000000 &
b00 '
b00000000000000000000000000000000 (
b000000000000 )
#1000
b0000011110111010101010101 #
b00000000000000000000000001111011 %
b0000011110111010101010101 &
b00000000000000000000000001111011 (
b000001111011 )
#3000
b1111110101101010101010101 #
b11111111111111111111111111010110 %
b1111110101101010101010101 &
b11111111111111111111111111010110 (
b111111010110 )
