vendor_name = ModelSim
source_file = 1, H:/Verilog/dwave2/dwave.v
source_file = 1, H:/Verilog/dwave2/db/dwave.cbx.xml
design_name = dwave
instance = comp, \q~output , q~output, dwave, 1
instance = comp, \clk~input , clk~input, dwave, 1
instance = comp, \d~input , d~input, dwave, 1
instance = comp, \q~reg0feeder , q~reg0feeder, dwave, 1
instance = comp, \q~reg0 , q~reg0, dwave, 1
