[Configuration]

EmulatorType: pin
Benchmark: /home/mitesh/Documents/Tejas/tests/hello.o
Schedule: Thu Aug 22 14:54:20 NPT 2024

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 1
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	204086 bytes
Number of micro-ops		=	54720
Number of handled CISC instructions	=	51452
Number of PIN CISC instructions	=	94588
Static coverage		=	94.8289 %
Dynamic Coverage	=	54.3959 %


[Timing Statistics]

Total Cycles taken		=	321141

Total IPC		=	         0.1704		in terms of micro-ops
Total IPC		=	         0.1602		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	54677
cycles taken	=	321141 cycles
IPC		=	         0.1703		in terms of micro-ops
IPC		=	         0.1602		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	       100.3566 microseconds

number of branches	=	23862
number of mispredicted branches	=	1600
branch predictor accuracy	=	        93.2948 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	30815
Loads		=	21509
Stores		=	9306
LSQ forwardings	=	1690


iTLB[0] Hits	=	50946
iTLB[0] Misses	=	453
iTLB[0] Accesses	=	51399
iTLB[0] Hit-Rate	=	         0.9912
iTLB[0] Miss-Rate	=	         0.0088

dTLB[0] Hits	=	30686
dTLB[0] Misses	=	129
dTLB[0] Accesses	=	30815
dTLB[0] Hit-Rate	=	         0.9958
dTLB[0] Miss-Rate	=	         0.0042

I1[0] Hits	=	47104
I1[0] Misses	=	4284
I1[0] Accesses	=	51388
I1[0] Hit-Rate	=	0.91663426
I1[0] Miss-Rate	=	0.08336577
I1[0] AvgNumEventsInMSHR	=	6.2679
I1[0] AvgNumEventsInMSHREntry	=	3.7259


L1[0] Hits	=	26397
L1[0] Misses	=	1391
L1[0] Accesses	=	27788
L1[0] Hit-Rate	=	0.9499424
L1[0] Miss-Rate	=	0.05005758
L1[0] AvgNumEventsInMSHR	=	3.6386
L1[0] AvgNumEventsInMSHREntry	=	1.4673

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L2[0] Hits	=	7190
L2[0] Misses	=	1680
L2[0] Accesses	=	8870
L2[0] Hit-Rate	=	0.81059754
L2[0] Miss-Rate	=	0.18940248
L2[0] AvgNumEventsInMSHR	=	1.9283
L2[0] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L2 Hits	=	7190
L2 Misses	=	1680
L2 Accesses	=	8870
L2 Hit-Rate	=	0.81059754
L2 Miss-Rate	=	0.18940248
L2 AvgNumEventsInMSHR	=	1.9283
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	26397
L1 Misses	=	1391
L1 Accesses	=	27788
L1 Hit-Rate	=	0.9499424
L1 Miss-Rate	=	0.05005758
L1 AvgNumEventsInMSHR	=	3.6386
L1 AvgNumEventsInMSHREntry	=	1.4673


I1 Hits	=	47104
I1 Misses	=	4284
I1 Accesses	=	51388
I1 Hit-Rate	=	0.91663426
I1 Miss-Rate	=	0.08336577
I1 AvgNumEventsInMSHR	=	6.2679
I1 AvgNumEventsInMSHREntry	=	3.7259


NOC Topology		=	TORUS
NOC Routing Algorithm	=	NEGATIVEFIRST

[RAM statistics]

For channel 0:
Average Read Latency: 147.0 cycles = 45.9375 ns
	 Rank 1
		 Bank 1 ::  Reads : 53 | Writes: 0

		 Bank 2 ::  Reads : 185 | Writes: 0

		 Bank 3 ::  Reads : 71 | Writes: 0

		 Bank 4 ::  Reads : 97 | Writes: 0

		 Bank 5 ::  Reads : 243 | Writes: 25

		 Bank 6 ::  Reads : 310 | Writes: 105

		 Bank 7 ::  Reads : 200 | Writes: 20

		 Bank 8 ::  Reads : 205 | Writes: 75

	 Total Reads: 1364	 Total Writes: 225
	 Rank 2
		 Bank 1 ::  Reads : 46 | Writes: 0

		 Bank 2 ::  Reads : 38 | Writes: 0

		 Bank 3 ::  Reads : 64 | Writes: 2

		 Bank 4 ::  Reads : 114 | Writes: 0

		 Bank 5 ::  Reads : 10 | Writes: 0

		 Bank 6 ::  Reads : 11 | Writes: 0

		 Bank 7 ::  Reads : 21 | Writes: 0

		 Bank 8 ::  Reads : 12 | Writes: 0

	 Total Reads: 316	 Total Writes: 2

Total Reads and Writes: 122048 Bytes
Total Bandwidth: 1.1326220702972953 GB/s




Directory Access due to ReadMiss	=	260
Directory Access due to WriteMiss	=	275
Directory Access due to WriteHit	=	46
Directory Access due to EvictionFromCoherentCache	=	63
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	109
Directory Misses	=	535
Directory Hit-Rate	=	         0.1693
Directory Miss-Rate	=	         0.8307

[Simulator Time]
Time Taken		=	0 : 14 minutes
Instructions per Second	=	         3.6898 KIPS		in terms of micro-ops
Instructions per Second	=	         3.4695 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


     35068.5972	     17762.2915	     52830.8887	          52297	core[0].iCache
      1754.3130	      3522.2301	      5276.5431	          51852	core[0].iTLB
     35068.5972	      9619.6987	     44688.2959	          28323	core[0].dCache
      1754.3130	      2101.9804	      3856.2934	          30944	core[0].dTLB
      5716.3098	      4591.0488	     10307.3586	          47724	core[0].pipeline.bPred
     19204.2318	      1897.2919	     21101.5237	          54677	core[0].pipeline.decode
      1445.1345	       462.2250	      1907.3595	          30815	core[0].pipeline.rename.Int.RAT
       513.8256	       365.6530	       879.4786	          43018	core[0].pipeline.rename.Int.FreeList
      1958.9601	       827.8780	      2786.8381	              0	core[0].pipeline.rename.Int
       545.9397	         0.0000	       545.9397	              0	core[0].pipeline.rename.Float.RAT
       963.4230	         0.0000	       963.4230	              0	core[0].pipeline.rename.Float.FreeList
      1509.3627	         0.0000	      1509.3627	              0	core[0].pipeline.rename.Float
      3468.3228	       827.8780	      4296.2008	              0	core[0].pipeline.rename
     10212.2838	      5315.5875	     15527.8713	          30815	core[0].pipeline.LSQ
      3468.3228	      2992.9328	      6461.2556	          52324	core[0].pipeline.intRegFile
      2408.5575	         0.0000	      2408.5575	              0	core[0].pipeline.floatRegFile
      1477.2486	      1552.8268	      3030.0754	         109354	core[0].pipeline.InstrWindow
      1862.6178	      4703.6400	      6566.2578	         154725	core[0].pipeline.ROB
     17405.8422	         0.0000	     17405.8422	              0	core[0].pipeline.FuncUnit.intALU
     21002.6214	         0.0000	     21002.6214	              0	core[0].pipeline.FuncUnit.floatALU
      8702.9211	     35616.5978	     44319.5189	          54677	core[0].pipeline.FuncUnit.complexALU
      7675.2699	     12793.5532	     20468.8231	          21509	core[0].pipeline.resultsBroadcastBus
    102604.5495	     70291.3568	    172895.9063	              0	core[0].pipeline.total
    176250.3699	    103297.5575	    279547.9274	              0	core[0].total


    176250.3699	    103297.5575	    279547.9274	              0	coreEnergy.total


     51125.6472	      4638.2299	     55763.8771	          10550	L2[0]


     51125.6472	      4638.2299	     55763.8771	              0	sharedCacheEnergy.total


      2344.3293	         0.0000	      2344.3293	              0	MainMemoryDRAMController[0]

      2344.3293	         0.0000	      2344.3293	              0	mainMemoryControllerEnergy.total
     35068.5972	       218.7024	     35287.2996	            644	Coherence[0]


     35068.5972	       218.7024	     35287.2996	              0	coherenceEnergy.total


    566179.7721	    170912.0991	    737091.8711	              0	TotalEnergy
