Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jan 17 14:58:52 2023
| Host         : DIGITAL-51 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file UpDownButtonCount_timing_summary_routed.rpt -pb UpDownButtonCount_timing_summary_routed.pb -rpx UpDownButtonCount_timing_summary_routed.rpx -warn_on_violation
| Design       : UpDownButtonCount
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.097        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.097        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.574ns (52.050%)  route 2.371ns (47.950%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  osu/count_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    osu/count_i_reg[8]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.090 r  osu/count_i_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.090    osu_n_14
    SLICE_X2Y33          FDRE                                         r  count_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[13]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.109    15.187    count_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.566ns (51.972%)  route 2.371ns (48.028%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  osu/count_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    osu/count_i_reg[8]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  osu/count_i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.082    osu_n_12
    SLICE_X2Y33          FDRE                                         r  count_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[15]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.109    15.187    count_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 2.490ns (51.221%)  route 2.371ns (48.779%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  osu/count_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    osu/count_i_reg[8]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.006 r  osu/count_i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.006    osu_n_13
    SLICE_X2Y33          FDRE                                         r  count_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[14]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.109    15.187    count_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.470ns (51.019%)  route 2.371ns (48.981%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  osu/count_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    osu/count_i_reg[8]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.986 r  osu/count_i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.986    osu_n_15
    SLICE_X2Y33          FDRE                                         r  count_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[12]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.109    15.187    count_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 2.457ns (50.888%)  route 2.371ns (49.112%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 r  osu/count_i_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.973    osu_n_10
    SLICE_X2Y32          FDRE                                         r  count_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  count_i_reg[9]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.109    15.186    count_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.449ns (50.806%)  route 2.371ns (49.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.965 r  osu/count_i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.965    osu_n_8
    SLICE_X2Y32          FDRE                                         r  count_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  count_i_reg[11]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.109    15.186    count_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.373ns (50.018%)  route 2.371ns (49.982%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.889 r  osu/count_i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.889    osu_n_9
    SLICE_X2Y32          FDRE                                         r  count_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  count_i_reg[10]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.109    15.186    count_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.353ns (49.806%)  route 2.371ns (50.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.112 r  osl/count_i_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.112    osl/count_i_reg[0]_i_10_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.351 r  osl/count_i_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.617     8.968    osu/count_i_reg[7]_0[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.302     9.270 r  osu/count_i[4]_i_3/O
                         net (fo=1, routed)           0.000     9.270    osu/count_i[4]_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.650 r  osu/count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.650    osu/count_i_reg[4]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.869 r  osu/count_i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.869    osu_n_11
    SLICE_X2Y32          FDRE                                         r  count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  count_i_reg[8]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.109    15.186    count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.248ns (48.199%)  route 2.416ns (51.801%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663     8.142 r  osl/count_i_reg[0]_i_10/O[2]
                         net (fo=1, routed)           0.662     8.803    osu/count_i_reg[3][2]
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.302     9.105 r  osu/count_i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.105    osu/count_i[0]_i_7_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.485 r  osu/count_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    osu/count_i_reg[0]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.808 r  osu/count_i_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.808    osu_n_6
    SLICE_X2Y31          FDRE                                         r  count_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  count_i_reg[5]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.109    15.184    count_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.240ns (48.110%)  route 2.416ns (51.890%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.623     5.144    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.892     6.492    osl/state[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.616 r  osl/count_i[0]_i_12/O
                         net (fo=1, routed)           0.863     7.479    osl/count_i[0]_i_12_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663     8.142 r  osl/count_i_reg[0]_i_10/O[2]
                         net (fo=1, routed)           0.662     8.803    osu/count_i_reg[3][2]
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.302     9.105 r  osu/count_i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.105    osu/count_i[0]_i_7_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.485 r  osu/count_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    osu/count_i_reg[0]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.800 r  osu/count_i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.800    osu_n_4
    SLICE_X2Y31          FDRE                                         r  count_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  count_i_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.109    15.184    count_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btnd_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.209%)  route 0.210ns (59.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  btnd_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  btnd_d_reg/Q
                         net (fo=1, routed)           0.210     1.819    btnd_d
    SLICE_X1Y26          FDRE                                         r  btnd_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  btnd_dd_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.070     1.570    btnd_dd_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 osd/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osd/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  osd/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.179     1.788    osd/state[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.042     1.830 r  osd/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    osd/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    osd/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.107     1.575    osd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 osd/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osd/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  osd/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.179     1.788    osd/state[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  osd/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    osd/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    osd/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osd/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     1.559    osd/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 osu/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.250ns (55.337%)  route 0.202ns (44.663%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osu/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osu/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  osu/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.202     1.811    osu/state[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  osu/count_i[0]_i_6/O
                         net (fo=1, routed)           0.000     1.856    osu/count_i[0]_i_6_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.920 r  osu/count_i_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.920    osu_n_0
    SLICE_X2Y30          FDRE                                         r  count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  count_i_reg[3]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.639    count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.824%)  route 0.208ns (53.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.208     1.817    osl/state[0]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.042     1.859 r  osl/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    osl/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     1.575    osl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 osu/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.256ns (55.438%)  route 0.206ns (44.562%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osu/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osu/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  osu/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.206     1.815    osd/state_0[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  osd/count_i[0]_i_9/O
                         net (fo=1, routed)           0.000     1.860    osu/S[0]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.930 r  osu/count_i_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.930    osu_n_3
    SLICE_X2Y30          FDRE                                         r  count_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  count_i_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.639    count_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 osl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  osl/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.208     1.817    osl/state[0]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  osl/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.862    osl/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    osl/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  osl/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.091     1.559    osl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 osr/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osr/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    osr/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osr/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  osr/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.230     1.839    osr/state[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.043     1.882 r  osr/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.882    osr/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X5Y30          FDRE                                         r  osr/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    osr/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  osr/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.107     1.575    osr/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.274%)  route 0.173ns (38.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  count_i_reg[7]/Q
                         net (fo=6, routed)           0.173     1.808    osu/led_OBUF[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  osu/count_i[4]_i_2/O
                         net (fo=1, routed)           0.000     1.853    osu/count_i[4]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.917 r  osu/count_i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    osu_n_4
    SLICE_X2Y31          FDRE                                         r  count_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  count_i_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.134     1.605    count_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.273ns (60.977%)  route 0.175ns (39.023%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  count_i_reg[15]/Q
                         net (fo=4, routed)           0.175     1.812    osu/led_OBUF[15]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  osu/count_i[12]_i_2/O
                         net (fo=1, routed)           0.000     1.857    osu/count_i[12]_i_2_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.921 r  osu/count_i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    osu_n_12
    SLICE_X2Y33          FDRE                                         r  count_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  count_i_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.607    count_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    btnd_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    btnd_dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    btnl_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    btnl_dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnr_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnr_dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnu_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnu_dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    count_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    btnd_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnd_dd_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnl_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnl_dd_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnr_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnr_dd_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnu_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnu_dd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    count_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    count_i_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    btnd_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnd_dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnl_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    btnl_dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnr_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnr_dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnu_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnu_dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    count_i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    count_i_reg[11]/C



