

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s'
================================================================
* Date:           Wed May 21 19:43:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.328 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.420 us|  0.420 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       82|       82|         3|          1|          1|    81|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     318|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     125|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     125|     381|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_165_p2               |         +|   0|  0|  14|           7|           1|
    |ap_condition_142            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_70_fu_498_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_71_fu_512_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_72_fu_526_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_73_fu_540_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_74_fu_554_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_75_fu_568_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_76_fu_582_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_77_fu_596_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_78_fu_610_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_79_fu_624_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_80_fu_638_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_81_fu_652_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_82_fu_666_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_83_fu_680_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_84_fu_694_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_fu_484_p2       |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln41_fu_159_p2         |      icmp|   0|  0|  10|           7|           7|
    |ap_block_pp0_stage0_01001   |        or|   0|  0|   2|           1|           1|
    |out_data_data_54_fu_504_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_55_fu_518_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_57_fu_532_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_58_fu_546_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_60_fu_560_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_61_fu_574_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_63_fu_588_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_fu_490_p3     |    select|   0|  0|   7|           1|           7|
    |p_Val2_74_fu_616_p3         |    select|   0|  0|   7|           1|           7|
    |p_Val2_75_fu_644_p3         |    select|   0|  0|   7|           1|           7|
    |p_Val2_76_fu_672_p3         |    select|   0|  0|   7|           1|           7|
    |p_Val2_77_fu_700_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln51_56_fu_630_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln51_58_fu_658_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln51_60_fu_686_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln51_fu_602_p3       |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 318|         161|         140|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    7|         14|
    |i_fu_134                 |   9|          2|    7|         14|
    |layer6_out_blk_n         |   9|          2|    1|          2|
    |layer8_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_134                          |  7|   0|    7|          0|
    |out_data_data_54_reg_809          |  7|   0|    7|          0|
    |out_data_data_55_reg_814          |  7|   0|    7|          0|
    |out_data_data_57_reg_819          |  7|   0|    7|          0|
    |out_data_data_58_reg_824          |  7|   0|    7|          0|
    |out_data_data_60_reg_829          |  7|   0|    7|          0|
    |out_data_data_61_reg_834          |  7|   0|    7|          0|
    |out_data_data_63_reg_839          |  7|   0|    7|          0|
    |out_data_data_reg_804             |  7|   0|    7|          0|
    |p_Val2_74_reg_849                 |  7|   0|    7|          0|
    |p_Val2_75_reg_859                 |  7|   0|    7|          0|
    |p_Val2_76_reg_869                 |  7|   0|    7|          0|
    |p_Val2_77_reg_879                 |  7|   0|    7|          0|
    |select_ln51_56_reg_854            |  7|   0|    7|          0|
    |select_ln51_58_reg_864            |  7|   0|    7|          0|
    |select_ln51_60_reg_874            |  7|   0|    7|          0|
    |select_ln51_reg_844               |  7|   0|    7|          0|
    |start_once_reg                    |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |125|   0|  125|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>|  return value|
|layer6_out_dout            |   in|  128|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    8|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    8|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_empty_n         |   in|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_read            |  out|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer8_out_din             |  out|  128|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    8|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    8|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                              layer8_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

