19:56:55 DEBUG : Logs will be stored at 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/IDE.log'.
19:56:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\temp_xsdb_launch_script.tcl
19:56:59 INFO  : Platform repository initialization has completed.
19:56:59 INFO  : Registering command handlers for Vitis TCF services
19:57:02 INFO  : XSCT server has started successfully.
19:57:03 INFO  : plnx-install-location is set to ''
19:57:03 INFO  : Successfully done setting XSCT server connection channel  
19:57:03 INFO  : Successfully done query RDI_DATADIR 
19:57:03 INFO  : Successfully done setting workspace for the tool. 
19:57:44 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:57:46 INFO  : [Import] Updating active build configuration of the system project 'Zybo-Z7-10-HDMI_system' to 'Debug' after the import.
19:58:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:58:29 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:58:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo-Z7-10-HDMI'...
19:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:59:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77AFFA' is selected.
20:00:04 INFO  : 'jtag frequency' command is executed.
20:00:04 INFO  : Context for 'APU' is selected.
20:00:04 INFO  : System reset is completed.
20:00:07 INFO  : 'after 3000' command is executed.
20:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77AFFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77AFFA-13722093-0"}' command is executed.
20:00:09 INFO  : Device configured successfully with "D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/bitstream/design_1_wrapper.bit"
20:00:11 INFO  : Context for 'APU' is selected.
20:00:11 INFO  : Hardware design and registers information is loaded from 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:12 INFO  : Context for 'APU' is selected.
20:00:12 INFO  : Sourcing of 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/psinit/ps7_init.tcl' is done.
20:00:12 INFO  : 'ps7_init' command is executed.
20:00:12 INFO  : 'ps7_post_config' command is executed.
20:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:13 INFO  : The application 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/Debug/Zybo-Z7-10-HDMI.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77AFFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77AFFA-13722093-0"}
fpga -file D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/Debug/Zybo-Z7-10-HDMI.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:14 INFO  : 'con' command is executed.
20:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:14 INFO  : Launch script is exported to file 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI_system\_ide\scripts\systemdebugger_zybo-z7-10-hdmi_system_standalone.tcl'
20:04:41 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:05:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:05:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:06:11 INFO  : Disconnected from the channel tcfchan#3.
20:06:11 INFO  : The hardware specification used by project 'Zybo-Z7-10-HDMI' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:06:11 INFO  : The file 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:06:11 INFO  : The updated bitstream files are copied from platform to folder 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI\_ide\bitstream' in project 'Zybo-Z7-10-HDMI'.
20:06:11 INFO  : The file 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:06:20 INFO  : The updated ps init files are copied from platform to folder 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI\_ide\psinit' in project 'Zybo-Z7-10-HDMI'.
20:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77AFFA' is selected.
20:06:21 INFO  : 'jtag frequency' command is executed.
20:06:21 INFO  : Context for 'APU' is selected.
20:06:21 INFO  : System reset is completed.
20:06:24 INFO  : 'after 3000' command is executed.
20:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77AFFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77AFFA-13722093-0"}' command is executed.
20:06:26 INFO  : Device configured successfully with "D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/bitstream/design_1_wrapper.bit"
20:06:26 INFO  : Context for 'APU' is selected.
20:06:26 INFO  : Hardware design and registers information is loaded from 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:26 INFO  : Context for 'APU' is selected.
20:06:26 INFO  : Sourcing of 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/psinit/ps7_init.tcl' is done.
20:06:26 INFO  : 'ps7_init' command is executed.
20:06:26 INFO  : 'ps7_post_config' command is executed.
20:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:27 INFO  : The application 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/Debug/Zybo-Z7-10-HDMI.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77AFFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77AFFA-13722093-0"}
fpga -file D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/Zybo-Z7-10-HDMI/Debug/Zybo-Z7-10-HDMI.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:27 INFO  : 'con' command is executed.
20:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:27 INFO  : Launch script is exported to file 'D:\Facultate\Disertatie\Hybrid_CPU_FPGA_DisertationProject\CPU\Zybo-Z7-10-HDMI_system\_ide\scripts\systemdebugger_zybo-z7-10-hdmi_system_standalone.tcl'
20:08:07 INFO  : Disconnected from the channel tcfchan#5.
