

================================================================
== Vivado HLS Report for 'splitter_Loop_1_proc'
================================================================
* Date:           Sat Nov 26 12:05:58 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        fifo_splitter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  786|  786|  786|  786|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  784|  784|         2|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     11|
|Register         |        -|      -|      17|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      17|     27|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |pixels_read_fu_117_p2    |     +    |      0|  0|  10|          10|           1|
    |exitcond4_i_i_fu_111_p2  |   icmp   |      0|  0|   4|          10|           9|
    |ap_sig_bdd_105           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_92            |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  16|          22|          12|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          4|    1|          4|
    |pixels_read_0_i_i_reg_100  |  10|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  11|          6|   11|         24|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|   0|    1|          0|
    |exitcond4_i_i_reg_123      |   1|   0|    1|          0|
    |pixels_read_0_i_i_reg_100  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  17|   0|   17|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | splitter_Loop_1_proc | return value |
|input_V_dout       |  in |    8|   ap_fifo  |        input_V       |    pointer   |
|input_V_empty_n    |  in |    1|   ap_fifo  |        input_V       |    pointer   |
|input_V_read       | out |    1|   ap_fifo  |        input_V       |    pointer   |
|output_0_V_din     | out |    8|   ap_fifo  |      output_0_V      |    pointer   |
|output_0_V_full_n  |  in |    1|   ap_fifo  |      output_0_V      |    pointer   |
|output_0_V_write   | out |    1|   ap_fifo  |      output_0_V      |    pointer   |
|output_1_V_din     | out |    8|   ap_fifo  |      output_1_V      |    pointer   |
|output_1_V_full_n  |  in |    1|   ap_fifo  |      output_1_V      |    pointer   |
|output_1_V_write   | out |    1|   ap_fifo  |      output_1_V      |    pointer   |
|output_2_V_din     | out |    8|   ap_fifo  |      output_2_V      |    pointer   |
|output_2_V_full_n  |  in |    1|   ap_fifo  |      output_2_V      |    pointer   |
|output_2_V_write   | out |    1|   ap_fifo  |      output_2_V      |    pointer   |
|output_3_V_din     | out |    8|   ap_fifo  |      output_3_V      |    pointer   |
|output_3_V_full_n  |  in |    1|   ap_fifo  |      output_3_V      |    pointer   |
|output_3_V_write   | out |    1|   ap_fifo  |      output_3_V      |    pointer   |
|output_4_V_din     | out |    8|   ap_fifo  |      output_4_V      |    pointer   |
|output_4_V_full_n  |  in |    1|   ap_fifo  |      output_4_V      |    pointer   |
|output_4_V_write   | out |    1|   ap_fifo  |      output_4_V      |    pointer   |
|output_5_V_din     | out |    8|   ap_fifo  |      output_5_V      |    pointer   |
|output_5_V_full_n  |  in |    1|   ap_fifo  |      output_5_V      |    pointer   |
|output_5_V_write   | out |    1|   ap_fifo  |      output_5_V      |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

