// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_539_15 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_dout,
        img_empty_n,
        img_read,
        pix_val_V_23,
        pix_val_V_22,
        pix_val_V_21,
        pix_val_V_20,
        trunc_ln526_1,
        bytePlanes_12_din,
        bytePlanes_12_full_n,
        bytePlanes_12_write,
        bytePlanes_01_din,
        bytePlanes_01_full_n,
        bytePlanes_01_write,
        demorgan,
        icmp_ln529,
        cmp255_6,
        cmp255_5,
        cmp255_4,
        cmp255_3,
        cmp255_2,
        cmp255_1,
        sub253_cast201,
        cmp255,
        pix_val_V_49_out,
        pix_val_V_49_out_ap_vld,
        pix_val_V_48_out,
        pix_val_V_48_out_ap_vld,
        pix_val_V_47_out,
        pix_val_V_47_out_ap_vld,
        pix_val_V_46_out,
        pix_val_V_46_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] img_dout;
input   img_empty_n;
output   img_read;
input  [7:0] pix_val_V_23;
input  [7:0] pix_val_V_22;
input  [7:0] pix_val_V_21;
input  [7:0] pix_val_V_20;
input  [11:0] trunc_ln526_1;
output  [127:0] bytePlanes_12_din;
input   bytePlanes_12_full_n;
output   bytePlanes_12_write;
output  [127:0] bytePlanes_01_din;
input   bytePlanes_01_full_n;
output   bytePlanes_01_write;
input  [0:0] demorgan;
input  [0:0] icmp_ln529;
input  [0:0] cmp255_6;
input  [0:0] cmp255_5;
input  [0:0] cmp255_4;
input  [0:0] cmp255_3;
input  [0:0] cmp255_2;
input  [0:0] cmp255_1;
input  [11:0] sub253_cast201;
input  [0:0] cmp255;
output  [7:0] pix_val_V_49_out;
output   pix_val_V_49_out_ap_vld;
output  [7:0] pix_val_V_48_out;
output   pix_val_V_48_out_ap_vld;
output  [7:0] pix_val_V_47_out;
output   pix_val_V_47_out_ap_vld;
output  [7:0] pix_val_V_46_out;
output   pix_val_V_46_out_ap_vld;

reg ap_idle;
reg img_read;
reg bytePlanes_12_write;
reg bytePlanes_01_write;
reg pix_val_V_49_out_ap_vld;
reg pix_val_V_48_out_ap_vld;
reg pix_val_V_47_out_ap_vld;
reg pix_val_V_46_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln539_reg_990;
reg   [0:0] or_ln544_1_reg_1014;
reg    ap_predicate_op69_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] or_ln544_6_reg_1069;
reg    ap_predicate_op130_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    bytePlanes_12_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    bytePlanes_01_blk_n;
reg    img_blk_n;
reg   [0:0] or_ln544_reg_1005;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln544_2_reg_1043;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln544_3_reg_1052;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln544_4_reg_1061;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln544_5_reg_1065;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln544_7_reg_1073;
reg   [7:0] pix_val_V_105_reg_234;
reg   [7:0] pix_val_V_104_reg_244;
reg   [7:0] pix_val_V_103_reg_254;
reg   [7:0] pix_val_V_102_reg_264;
reg   [7:0] pix_val_V_129_reg_274;
reg   [7:0] pix_val_V_128_reg_285;
reg   [7:0] pix_val_V_127_reg_296;
reg   [7:0] pix_val_V_126_reg_307;
reg   [7:0] pix_val_V_135_reg_318;
reg   [7:0] pix_val_V_134_reg_329;
reg   [7:0] pix_val_V_133_reg_340;
reg   [7:0] pix_val_V_132_reg_351;
reg   [7:0] pix_val_V_141_reg_362;
reg   [7:0] pix_val_V_140_reg_373;
reg   [7:0] pix_val_V_139_reg_384;
reg   [7:0] pix_val_V_138_reg_395;
reg   [7:0] pix_val_V_147_reg_406;
reg   [7:0] pix_val_V_146_reg_417;
reg   [7:0] pix_val_V_145_reg_428;
reg   [7:0] pix_val_V_144_reg_439;
reg   [7:0] pix_val_V_153_reg_450;
reg   [7:0] pix_val_V_152_reg_461;
reg   [7:0] pix_val_V_151_reg_472;
reg   [7:0] pix_val_V_150_reg_483;
reg    ap_predicate_op54_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op93_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op108_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op141_read_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op81_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op119_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln539_fu_693_p2;
reg   [0:0] icmp_ln539_reg_990_pp0_iter1_reg;
wire   [0:0] cmp254_fu_709_p2;
reg   [0:0] cmp254_reg_994;
wire   [0:0] or_ln544_fu_715_p2;
wire   [7:0] pix_val_V_122_fu_726_p1;
wire   [0:0] or_ln544_1_fu_730_p2;
wire   [7:0] pix_val_V_124_fu_746_p1;
wire   [0:0] or_ln544_2_fu_750_p2;
wire   [7:0] pix_val_V_130_fu_754_p1;
wire   [0:0] or_ln544_3_fu_758_p2;
wire   [7:0] pix_val_V_136_fu_762_p1;
wire   [0:0] or_ln544_4_fu_766_p2;
wire   [0:0] or_ln544_5_fu_770_p2;
wire   [0:0] or_ln544_6_fu_774_p2;
wire   [0:0] or_ln544_7_fu_778_p2;
wire   [7:0] pix_val_V_142_fu_782_p1;
wire   [7:0] pix_val_V_148_fu_786_p1;
wire   [7:0] pix_val_V_154_fu_790_p1;
reg    ap_block_pp0_stage7_11001;
wire   [7:0] pix_val_V_160_fu_794_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_105_reg_234;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_104_reg_244;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_103_reg_254;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_102_reg_264;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_129_reg_274;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_128_reg_285;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_127_reg_296;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_126_reg_307;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_135_reg_318;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_134_reg_329;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_133_reg_340;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_132_reg_351;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_141_reg_362;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_140_reg_373;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_139_reg_384;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_138_reg_395;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_147_reg_406;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_146_reg_417;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_145_reg_428;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_144_reg_439;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_153_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_153_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_152_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_152_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_151_reg_472;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_151_reg_472;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_150_reg_483;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_150_reg_483;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_159_reg_494;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_158_reg_504;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_157_reg_514;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_156_reg_524;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524;
reg   [7:0] ap_phi_mux_pix_val_V_165_phi_fu_537_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_165_reg_534;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_165_reg_534;
reg   [7:0] ap_phi_mux_pix_val_V_164_phi_fu_547_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_164_reg_544;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_164_reg_544;
reg   [7:0] ap_phi_mux_pix_val_V_163_phi_fu_557_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_163_reg_554;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_163_reg_554;
reg   [7:0] ap_phi_mux_pix_val_V_162_phi_fu_567_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_162_reg_564;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_162_reg_564;
reg   [11:0] x_4_fu_104;
wire   [11:0] x_5_fu_699_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x;
reg   [7:0] pix_val_V_46_fu_108;
reg   [7:0] pix_val_V_47_fu_112;
reg   [7:0] pix_val_V_48_fu_116;
reg   [7:0] pix_val_V_49_fu_120;
reg    ap_block_pp0_stage1_01001;
wire   [12:0] zext_ln539_fu_705_p1;
wire  signed [12:0] sub253_cast201_cast_fu_661_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_851;
reg    ap_condition_854;
reg    ap_condition_858;
reg    ap_condition_862;
reg    ap_condition_865;
reg    ap_condition_868;
reg    ap_condition_871;
reg    ap_condition_874;
reg    ap_condition_877;
reg    ap_condition_880;
reg    ap_condition_470;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_854)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_102_reg_264 <= pix_val_V_46_fu_108;
        end else if ((1'b1 == ap_condition_851)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_102_reg_264 <= pix_val_V_122_fu_726_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_854)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_103_reg_254 <= pix_val_V_47_fu_112;
        end else if ((1'b1 == ap_condition_851)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_103_reg_254 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_854)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_104_reg_244 <= pix_val_V_48_fu_116;
        end else if ((1'b1 == ap_condition_851)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_104_reg_244 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_854)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_105_reg_234 <= pix_val_V_49_fu_120;
        end else if ((1'b1 == ap_condition_851)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_105_reg_234 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_862)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_126_reg_307 <= ap_phi_reg_pp0_iter0_pix_val_V_102_reg_264;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_126_reg_307 <= pix_val_V_124_fu_746_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_862)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_127_reg_296 <= ap_phi_reg_pp0_iter0_pix_val_V_103_reg_254;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_127_reg_296 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_862)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_128_reg_285 <= ap_phi_reg_pp0_iter0_pix_val_V_104_reg_244;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_128_reg_285 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_862)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_129_reg_274 <= ap_phi_reg_pp0_iter0_pix_val_V_105_reg_234;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_129_reg_274 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_868)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_132_reg_351 <= ap_phi_reg_pp0_iter0_pix_val_V_126_reg_307;
        end else if ((1'b1 == ap_condition_865)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_132_reg_351 <= pix_val_V_130_fu_754_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_868)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_133_reg_340 <= ap_phi_reg_pp0_iter0_pix_val_V_127_reg_296;
        end else if ((1'b1 == ap_condition_865)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_133_reg_340 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_868)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_134_reg_329 <= ap_phi_reg_pp0_iter0_pix_val_V_128_reg_285;
        end else if ((1'b1 == ap_condition_865)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_134_reg_329 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_868)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_135_reg_318 <= ap_phi_reg_pp0_iter0_pix_val_V_129_reg_274;
        end else if ((1'b1 == ap_condition_865)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_135_reg_318 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_874)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_138_reg_395 <= ap_phi_reg_pp0_iter0_pix_val_V_132_reg_351;
        end else if ((1'b1 == ap_condition_871)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_138_reg_395 <= pix_val_V_136_fu_762_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_874)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_139_reg_384 <= ap_phi_reg_pp0_iter0_pix_val_V_133_reg_340;
        end else if ((1'b1 == ap_condition_871)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_139_reg_384 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_874)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_140_reg_373 <= ap_phi_reg_pp0_iter0_pix_val_V_134_reg_329;
        end else if ((1'b1 == ap_condition_871)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_140_reg_373 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_874)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_141_reg_362 <= ap_phi_reg_pp0_iter0_pix_val_V_135_reg_318;
        end else if ((1'b1 == ap_condition_871)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_141_reg_362 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_880)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_144_reg_439 <= ap_phi_reg_pp0_iter0_pix_val_V_138_reg_395;
        end else if ((1'b1 == ap_condition_877)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_144_reg_439 <= pix_val_V_142_fu_782_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_880)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_145_reg_428 <= ap_phi_reg_pp0_iter0_pix_val_V_139_reg_384;
        end else if ((1'b1 == ap_condition_877)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_145_reg_428 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_880)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_146_reg_417 <= ap_phi_reg_pp0_iter0_pix_val_V_140_reg_373;
        end else if ((1'b1 == ap_condition_877)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_146_reg_417 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_880)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_147_reg_406 <= ap_phi_reg_pp0_iter0_pix_val_V_141_reg_362;
        end else if ((1'b1 == ap_condition_877)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_147_reg_406 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_470)) begin
        if (((icmp_ln539_reg_990 == 1'd0) & (or_ln544_5_reg_1065 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_150_reg_483 <= ap_phi_reg_pp0_iter0_pix_val_V_144_reg_439;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_150_reg_483 <= ap_phi_reg_pp0_iter0_pix_val_V_150_reg_483;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_470)) begin
        if (((icmp_ln539_reg_990 == 1'd0) & (or_ln544_5_reg_1065 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_151_reg_472 <= ap_phi_reg_pp0_iter0_pix_val_V_145_reg_428;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_151_reg_472 <= ap_phi_reg_pp0_iter0_pix_val_V_151_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_470)) begin
        if (((icmp_ln539_reg_990 == 1'd0) & (or_ln544_5_reg_1065 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_152_reg_461 <= ap_phi_reg_pp0_iter0_pix_val_V_146_reg_417;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_152_reg_461 <= ap_phi_reg_pp0_iter0_pix_val_V_152_reg_461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_470)) begin
        if (((icmp_ln539_reg_990 == 1'd0) & (or_ln544_5_reg_1065 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_153_reg_450 <= ap_phi_reg_pp0_iter0_pix_val_V_147_reg_406;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_153_reg_450 <= ap_phi_reg_pp0_iter0_pix_val_V_153_reg_450;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln544_6_reg_1069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524 <= ap_phi_reg_pp0_iter1_pix_val_V_150_reg_483;
    end else if (((or_ln544_6_reg_1069 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524 <= pix_val_V_154_fu_790_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524 <= ap_phi_reg_pp0_iter0_pix_val_V_156_reg_524;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln544_6_reg_1069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514 <= ap_phi_reg_pp0_iter1_pix_val_V_151_reg_472;
    end else if (((or_ln544_6_reg_1069 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514 <= ap_phi_reg_pp0_iter0_pix_val_V_157_reg_514;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln544_6_reg_1069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504 <= ap_phi_reg_pp0_iter1_pix_val_V_152_reg_461;
    end else if (((or_ln544_6_reg_1069 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504 <= ap_phi_reg_pp0_iter0_pix_val_V_158_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln544_6_reg_1069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494 <= ap_phi_reg_pp0_iter1_pix_val_V_153_reg_450;
    end else if (((or_ln544_6_reg_1069 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494 <= ap_phi_reg_pp0_iter0_pix_val_V_159_reg_494;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln544_7_reg_1073 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_162_reg_564 <= pix_val_V_160_fu_794_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_162_reg_564 <= ap_phi_reg_pp0_iter0_pix_val_V_162_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln544_7_reg_1073 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_163_reg_554 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_163_reg_554 <= ap_phi_reg_pp0_iter0_pix_val_V_163_reg_554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln544_7_reg_1073 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_164_reg_544 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_164_reg_544 <= ap_phi_reg_pp0_iter0_pix_val_V_164_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln544_7_reg_1073 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_165_reg_534 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_165_reg_534 <= ap_phi_reg_pp0_iter0_pix_val_V_165_reg_534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_46_fu_108 <= pix_val_V_20;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_46_fu_108 <= ap_phi_mux_pix_val_V_162_phi_fu_567_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_47_fu_112 <= pix_val_V_21;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_47_fu_112 <= ap_phi_mux_pix_val_V_163_phi_fu_557_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_48_fu_116 <= pix_val_V_22;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_48_fu_116 <= ap_phi_mux_pix_val_V_164_phi_fu_547_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_49_fu_120 <= pix_val_V_23;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_49_fu_120 <= ap_phi_mux_pix_val_V_165_phi_fu_537_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln539_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_4_fu_104 <= x_5_fu_699_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_4_fu_104 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln544_5_reg_1065 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_150_reg_483 <= pix_val_V_148_fu_786_p1;
        ap_phi_reg_pp0_iter0_pix_val_V_151_reg_472 <= {{img_dout[15:8]}};
        ap_phi_reg_pp0_iter0_pix_val_V_152_reg_461 <= {{img_dout[31:24]}};
        ap_phi_reg_pp0_iter0_pix_val_V_153_reg_450 <= {{img_dout[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln539_fu_693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp254_reg_994 <= cmp254_fu_709_p2;
        or_ln544_reg_1005 <= or_ln544_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln539_reg_990 <= icmp_ln539_fu_693_p2;
        icmp_ln539_reg_990_pp0_iter1_reg <= icmp_ln539_reg_990;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln539_reg_990 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln544_1_reg_1014 <= or_ln544_1_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln539_reg_990 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln544_2_reg_1043 <= or_ln544_2_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln539_reg_990 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln544_3_reg_1052 <= or_ln544_3_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln539_reg_990 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        or_ln544_4_reg_1061 <= or_ln544_4_fu_766_p2;
        or_ln544_5_reg_1065 <= or_ln544_5_fu_770_p2;
        or_ln544_6_reg_1069 <= or_ln544_6_fu_774_p2;
        or_ln544_7_reg_1073 <= or_ln544_7_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pix_val_V_102_reg_264 <= ap_phi_reg_pp0_iter0_pix_val_V_102_reg_264;
        pix_val_V_103_reg_254 <= ap_phi_reg_pp0_iter0_pix_val_V_103_reg_254;
        pix_val_V_104_reg_244 <= ap_phi_reg_pp0_iter0_pix_val_V_104_reg_244;
        pix_val_V_105_reg_234 <= ap_phi_reg_pp0_iter0_pix_val_V_105_reg_234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pix_val_V_126_reg_307 <= ap_phi_reg_pp0_iter0_pix_val_V_126_reg_307;
        pix_val_V_127_reg_296 <= ap_phi_reg_pp0_iter0_pix_val_V_127_reg_296;
        pix_val_V_128_reg_285 <= ap_phi_reg_pp0_iter0_pix_val_V_128_reg_285;
        pix_val_V_129_reg_274 <= ap_phi_reg_pp0_iter0_pix_val_V_129_reg_274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pix_val_V_132_reg_351 <= ap_phi_reg_pp0_iter0_pix_val_V_132_reg_351;
        pix_val_V_133_reg_340 <= ap_phi_reg_pp0_iter0_pix_val_V_133_reg_340;
        pix_val_V_134_reg_329 <= ap_phi_reg_pp0_iter0_pix_val_V_134_reg_329;
        pix_val_V_135_reg_318 <= ap_phi_reg_pp0_iter0_pix_val_V_135_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pix_val_V_138_reg_395 <= ap_phi_reg_pp0_iter0_pix_val_V_138_reg_395;
        pix_val_V_139_reg_384 <= ap_phi_reg_pp0_iter0_pix_val_V_139_reg_384;
        pix_val_V_140_reg_373 <= ap_phi_reg_pp0_iter0_pix_val_V_140_reg_373;
        pix_val_V_141_reg_362 <= ap_phi_reg_pp0_iter0_pix_val_V_141_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pix_val_V_144_reg_439 <= ap_phi_reg_pp0_iter0_pix_val_V_144_reg_439;
        pix_val_V_145_reg_428 <= ap_phi_reg_pp0_iter0_pix_val_V_145_reg_428;
        pix_val_V_146_reg_417 <= ap_phi_reg_pp0_iter0_pix_val_V_146_reg_417;
        pix_val_V_147_reg_406 <= ap_phi_reg_pp0_iter0_pix_val_V_147_reg_406;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_150_reg_483 <= ap_phi_reg_pp0_iter1_pix_val_V_150_reg_483;
        pix_val_V_151_reg_472 <= ap_phi_reg_pp0_iter1_pix_val_V_151_reg_472;
        pix_val_V_152_reg_461 <= ap_phi_reg_pp0_iter1_pix_val_V_152_reg_461;
        pix_val_V_153_reg_450 <= ap_phi_reg_pp0_iter1_pix_val_V_153_reg_450;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln539_reg_990 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln539_reg_990_pp0_iter1_reg == 1'd0) & (or_ln544_7_reg_1073 == 1'd0))) begin
        ap_phi_mux_pix_val_V_162_phi_fu_567_p4 = ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524;
    end else begin
        ap_phi_mux_pix_val_V_162_phi_fu_567_p4 = ap_phi_reg_pp0_iter1_pix_val_V_162_reg_564;
    end
end

always @ (*) begin
    if (((icmp_ln539_reg_990_pp0_iter1_reg == 1'd0) & (or_ln544_7_reg_1073 == 1'd0))) begin
        ap_phi_mux_pix_val_V_163_phi_fu_557_p4 = ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514;
    end else begin
        ap_phi_mux_pix_val_V_163_phi_fu_557_p4 = ap_phi_reg_pp0_iter1_pix_val_V_163_reg_554;
    end
end

always @ (*) begin
    if (((icmp_ln539_reg_990_pp0_iter1_reg == 1'd0) & (or_ln544_7_reg_1073 == 1'd0))) begin
        ap_phi_mux_pix_val_V_164_phi_fu_547_p4 = ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504;
    end else begin
        ap_phi_mux_pix_val_V_164_phi_fu_547_p4 = ap_phi_reg_pp0_iter1_pix_val_V_164_reg_544;
    end
end

always @ (*) begin
    if (((icmp_ln539_reg_990_pp0_iter1_reg == 1'd0) & (or_ln544_7_reg_1073 == 1'd0))) begin
        ap_phi_mux_pix_val_V_165_phi_fu_537_p4 = ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494;
    end else begin
        ap_phi_mux_pix_val_V_165_phi_fu_537_p4 = ap_phi_reg_pp0_iter1_pix_val_V_165_reg_534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x = 12'd0;
    end else begin
        ap_sig_allocacmp_x = x_4_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytePlanes_01_blk_n = bytePlanes_01_full_n;
    end else begin
        bytePlanes_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytePlanes_01_write = 1'b1;
    end else begin
        bytePlanes_01_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (demorgan == 1'd0))) begin
        bytePlanes_12_blk_n = bytePlanes_12_full_n;
    end else begin
        bytePlanes_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (demorgan == 1'd0))) begin
        bytePlanes_12_write = 1'b1;
    end else begin
        bytePlanes_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op130_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln544_7_reg_1073 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln544_5_reg_1065 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln544_4_reg_1061 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln544_3_reg_1052 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln544_2_reg_1043 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op69_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln539_reg_990 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln544_reg_1005 == 1'd1)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op130_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op119_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op141_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op108_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op69_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op93_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op54_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln539_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_46_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln539_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_47_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln539_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_48_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln539_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_49_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op141_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op141_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((img_empty_n == 1'b0) & (ap_predicate_op54_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((img_empty_n == 1'b0) & (ap_predicate_op54_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((img_empty_n == 1'b0) & (ap_predicate_op54_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan == 1'd0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op69_read_state3 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op69_read_state3 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op108_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op108_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_predicate_op130_read_state8 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_predicate_op130_read_state8 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter1 = ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan == 1'd0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op54_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op69_read_state3 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op108_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((ap_predicate_op130_read_state8 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((img_empty_n == 1'b0) & (ap_predicate_op141_read_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_470 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_851 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln544_reg_1005 == 1'd1));
end

always @ (*) begin
    ap_condition_854 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln544_reg_1005 == 1'd0));
end

always @ (*) begin
    ap_condition_858 = ((1'b0 == ap_block_pp0_stage2_11001) & (or_ln544_1_reg_1014 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_862 = ((1'b0 == ap_block_pp0_stage3_11001) & (or_ln544_1_reg_1014 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_865 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln544_2_reg_1043 == 1'd1));
end

always @ (*) begin
    ap_condition_868 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln544_2_reg_1043 == 1'd0));
end

always @ (*) begin
    ap_condition_871 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln544_3_reg_1052 == 1'd1));
end

always @ (*) begin
    ap_condition_874 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln544_3_reg_1052 == 1'd0));
end

always @ (*) begin
    ap_condition_877 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln544_4_reg_1061 == 1'd1));
end

always @ (*) begin
    ap_condition_880 = ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_ln544_4_reg_1061 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_pix_val_V_156_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_157_reg_514 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_158_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_159_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_162_reg_564 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_163_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_164_reg_544 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_165_reg_534 = 'bx;

always @ (*) begin
    ap_predicate_op108_read_state6 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_4_reg_1061 == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_read_state7 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_5_reg_1065 == 1'd1));
end

always @ (*) begin
    ap_predicate_op130_read_state8 = ((or_ln544_6_reg_1069 == 1'd1) & (icmp_ln539_reg_990 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_read_state9 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_7_reg_1073 == 1'd1));
end

always @ (*) begin
    ap_predicate_op54_read_state2 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_reg_1005 == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_read_state3 = ((or_ln544_1_reg_1014 == 1'd1) & (icmp_ln539_reg_990 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_read_state4 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_2_reg_1043 == 1'd1));
end

always @ (*) begin
    ap_predicate_op93_read_state5 = ((icmp_ln539_reg_990 == 1'd0) & (or_ln544_3_reg_1052 == 1'd1));
end

assign bytePlanes_01_din = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_164_phi_fu_547_p4}, {ap_phi_mux_pix_val_V_162_phi_fu_567_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_158_reg_504}}, {ap_phi_reg_pp0_iter1_pix_val_V_156_reg_524}}, {pix_val_V_152_reg_461}}, {pix_val_V_150_reg_483}}, {pix_val_V_146_reg_417}}, {pix_val_V_144_reg_439}}, {pix_val_V_140_reg_373}}, {pix_val_V_138_reg_395}}, {pix_val_V_134_reg_329}}, {pix_val_V_132_reg_351}}, {pix_val_V_128_reg_285}}, {pix_val_V_126_reg_307}}, {pix_val_V_104_reg_244}}, {pix_val_V_102_reg_264}};

assign bytePlanes_12_din = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_165_phi_fu_537_p4}, {ap_phi_mux_pix_val_V_163_phi_fu_557_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_159_reg_494}}, {ap_phi_reg_pp0_iter1_pix_val_V_157_reg_514}}, {pix_val_V_153_reg_450}}, {pix_val_V_151_reg_472}}, {pix_val_V_147_reg_406}}, {pix_val_V_145_reg_428}}, {pix_val_V_141_reg_362}}, {pix_val_V_139_reg_384}}, {pix_val_V_135_reg_318}}, {pix_val_V_133_reg_340}}, {pix_val_V_129_reg_274}}, {pix_val_V_127_reg_296}}, {pix_val_V_105_reg_234}}, {pix_val_V_103_reg_254}};

assign cmp254_fu_709_p2 = (($signed(zext_ln539_fu_705_p1) < $signed(sub253_cast201_cast_fu_661_p1)) ? 1'b1 : 1'b0);

assign icmp_ln539_fu_693_p2 = ((ap_sig_allocacmp_x == trunc_ln526_1) ? 1'b1 : 1'b0);

assign or_ln544_1_fu_730_p2 = (cmp255_1 | cmp254_reg_994);

assign or_ln544_2_fu_750_p2 = (cmp255_2 | cmp254_reg_994);

assign or_ln544_3_fu_758_p2 = (cmp255_3 | cmp254_reg_994);

assign or_ln544_4_fu_766_p2 = (cmp255_4 | cmp254_reg_994);

assign or_ln544_5_fu_770_p2 = (cmp255_5 | cmp254_reg_994);

assign or_ln544_6_fu_774_p2 = (cmp255_6 | cmp254_reg_994);

assign or_ln544_7_fu_778_p2 = (icmp_ln529 | cmp254_reg_994);

assign or_ln544_fu_715_p2 = (cmp255 | cmp254_fu_709_p2);

assign pix_val_V_122_fu_726_p1 = img_dout[7:0];

assign pix_val_V_124_fu_746_p1 = img_dout[7:0];

assign pix_val_V_130_fu_754_p1 = img_dout[7:0];

assign pix_val_V_136_fu_762_p1 = img_dout[7:0];

assign pix_val_V_142_fu_782_p1 = img_dout[7:0];

assign pix_val_V_148_fu_786_p1 = img_dout[7:0];

assign pix_val_V_154_fu_790_p1 = img_dout[7:0];

assign pix_val_V_160_fu_794_p1 = img_dout[7:0];

assign pix_val_V_46_out = pix_val_V_46_fu_108;

assign pix_val_V_47_out = pix_val_V_47_fu_112;

assign pix_val_V_48_out = pix_val_V_48_fu_116;

assign pix_val_V_49_out = pix_val_V_49_fu_120;

assign sub253_cast201_cast_fu_661_p1 = $signed(sub253_cast201);

assign x_5_fu_699_p2 = (ap_sig_allocacmp_x + 12'd1);

assign zext_ln539_fu_705_p1 = ap_sig_allocacmp_x;

endmodule //design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_539_15
