[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13492       tick       2481385       1129613       1084679       2481385 
      2  13492       tick       4367746       2129741       2110115       4367746 
      3  13492       tick       4311191       2100334       2080501       4311191 
      4  13492       tick       4312159       2102275       2084812       4312159 
      5  13492       tick       4305557       2099236       2084106       4305557 
      6  13492       tick       4306186       2099576       2083020       4306186 
      7  13492       tick       4316747       2103524       2080279       4316747 
      8  13492       tick       4306038       2099952       2081122       4306038 
      9  13492       tick       4309709       2101351       2081553       4309709 
     10  13492       tick       4304361       2098276       2082071       4304361 
     11  13492       tick       4296104       2094353       2072484       4296104 
     12  13492       tick       4303466       2097670       2080379       4303466 
     13  13492       tick       4303757       2098807       2082086       4303757 
     14  13492       tick       4311227       2101391       2083343       4311227 
     15  13492       tick       4306202       2098924       2083661       4306202 
     16  13492       tick       4302209       2097785       2081494       4302209 
     17  13492       tick       4310547       2101816       2077349       4310547 
     18  13492       tick       4312213       2101628       2083568       4312213 
     19  13492       tick       4312881       2101772       2081940       4312881 
     20  13492       exit       1996397        972856        963435       1996397 
