<stg><name>neural_network</name>


<trans_list>

<trans id="1693" from="1" to="2">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="2" to="2">
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="2" to="3">
<condition id="330">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="3" to="3">
<condition id="333">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="3" to="4">
<condition id="331">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="4" to="5">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="5" to="6">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="6" to="7">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="7" to="8">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="8" to="9">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="9" to="10">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="10" to="13">
<condition id="548">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="10" to="11">
<condition id="551">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="11" to="12">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="12" to="10">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="13" to="14">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="14" to="15">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="15" to="16">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="16" to="17">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="17" to="18">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="18" to="19">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="19" to="20">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="20" to="23">
<condition id="552">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="20" to="21">
<condition id="555">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="21" to="22">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="22" to="20">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="23" to="24">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="24" to="25">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="25" to="26">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="26" to="27">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="27" to="28">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="28" to="29">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="29" to="30">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="30" to="33">
<condition id="556">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="30" to="31">
<condition id="559">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="31" to="32">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="32" to="30">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="33" to="34">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="34" to="35">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="35" to="36">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="36" to="37">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="37" to="38">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="38" to="39">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="39" to="40">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="40" to="41">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="41" to="42">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="42" to="43">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="43" to="44">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="44" to="45">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="45" to="46">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="46" to="47">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="47" to="48">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="48" to="49">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="49" to="50">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="50" to="51">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="51" to="52">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="52" to="53">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="53" to="54">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="54" to="55">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="55" to="56">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="56" to="57">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="57" to="58">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="58" to="59">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="59" to="60">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="60" to="61">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="61" to="62">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="62" to="63">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="63" to="64">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="64" to="65">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="65" to="98">
<condition id="560">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="65" to="66">
<condition id="593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="66" to="67">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="67" to="68">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="68" to="69">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="69" to="70">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="70" to="71">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="71" to="72">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="72" to="73">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="73" to="74">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="74" to="75">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="75" to="76">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="76" to="77">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="77" to="78">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="78" to="79">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="79" to="80">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="80" to="81">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="81" to="82">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="82" to="83">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="83" to="84">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="84" to="85">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="85" to="86">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="86" to="87">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="87" to="88">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="88" to="89">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="89" to="90">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="90" to="91">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="91" to="92">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="92" to="93">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="93" to="94">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="94" to="95">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="95" to="96">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="96" to="97">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="97" to="65">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="98" to="99">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="99" to="108">
<condition id="594">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="99" to="100">
<condition id="603">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="100" to="101">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="101" to="102">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="102" to="103">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="103" to="104">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="104" to="105">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="105" to="106">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="106" to="107">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="107" to="99">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="108" to="109">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="109" to="150">
<condition id="604">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="109" to="110">
<condition id="645">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="110" to="111">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="111" to="112">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="112" to="113">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="113" to="114">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="114" to="115">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="115" to="116">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="116" to="117">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="117" to="118">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="118" to="119">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="119" to="120">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="120" to="121">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="121" to="122">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="122" to="123">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="123" to="124">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="124" to="125">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="125" to="126">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="126" to="127">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="127" to="128">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="128" to="129">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="129" to="130">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="130" to="131">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="131" to="132">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="132" to="133">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="133" to="134">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="134" to="135">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="135" to="136">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="136" to="137">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="137" to="138">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="138" to="139">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="139" to="140">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="140" to="141">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="141" to="142">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="142" to="143">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="143" to="144">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="144" to="145">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="145" to="146">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="146" to="147">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="147" to="148">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="148" to="149">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="149" to="109">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="150" to="151">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="151" to="152">
<condition id="524">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="151" to="160">
<condition id="536">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="152" to="153">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="153" to="154">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="154" to="155">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="155" to="156">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="156" to="157">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="157" to="158">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="158" to="159">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="159" to="151">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="160" to="163">
<condition id="646">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="160" to="161">
<condition id="649">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="161" to="162">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="162" to="160">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="163" to="164">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="164" to="165">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="165" to="166">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="166" to="167">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %mem_V), !map !184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_V), !map !190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %w1_offset), !map !196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b1_offset), !map !202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %w2_offset), !map !206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b2_offset), !map !210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset), !map !214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %result_offset), !map !218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @neural_network_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %result_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_offset)

]]></Node>
<StgValue><ssdm name="result_offset_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %b2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b2_offset)

]]></Node>
<StgValue><ssdm name="b2_offset_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %w2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w2_offset)

]]></Node>
<StgValue><ssdm name="w2_offset_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %b1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b1_offset)

]]></Node>
<StgValue><ssdm name="b1_offset_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %w1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w1_offset)

]]></Node>
<StgValue><ssdm name="w1_offset_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %weights_1 = alloca [32 x i16], align 2

]]></Node>
<StgValue><ssdm name="weights_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %weights_2 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="weights_2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %bias_1 = alloca [32 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %bias_2 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %accums_1_m_cr_V = alloca [32 x i128], align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %accums_2_m_cr_V = alloca [10 x i128], align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %inputs = alloca [784 x i16], align 2

]]></Node>
<StgValue><ssdm name="inputs"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %l1_result_V = alloca [32 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_result_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %l2_result_V = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="l2_result_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32 %w2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i32 %result_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32 %w1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i32 %b2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i32 %b1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i16* %mem_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8347050, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
arrayctor.loop4:0  %tmp = phi i5 [ %tmp_1, %arrayctor.loop4 ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4:1  %tmp_1 = add i5 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
arrayctor.loop4:2  %tmp_2 = zext i5 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4:3  %accums_1_m_cr_V_addr = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
arrayctor.loop4:4  store i128 0, i128* %accums_1_m_cr_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop4:5  %tmp_3 = icmp eq i5 %tmp, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop4:7  br i1 %tmp_3, label %arrayctor.loop5.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop5.preheader:0  br label %arrayctor.loop5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop5:0  %tmp_4 = phi i4 [ %tmp_5, %arrayctor.loop5 ], [ 0, %arrayctor.loop5.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop5:1  %tmp_5 = add i4 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop5:2  %tmp_6 = zext i4 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop5:3  %accums_2_m_cr_V_addr = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
arrayctor.loop5:4  store i128 0, i128* %accums_2_m_cr_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop5:5  %tmp_7 = icmp eq i4 %tmp_4, -7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop5:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop5:7  br i1 %tmp_7, label %arrayctor.loop8.preheader, label %arrayctor.loop5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop8.preheader:0  %tmp_8 = zext i32 %input_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
arrayctor.loop8.preheader:1  %mem_V_addr = getelementptr i16* %mem_V, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mem_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="222" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="224" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="225" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop8.preheader:2  %mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="mem_V_addr_rd_req"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8.preheader:3  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i10 [ 0, %arrayctor.loop8.preheader ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i10 %indvar, -240

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:2  %indvar_next = add i10 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="233" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body:4  %mem_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %mem_V_addr)

]]></Node>
<StgValue><ssdm name="mem_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_inputs_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body:5  %tmp_10 = zext i10 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %inputs_addr = getelementptr [784 x i16]* %inputs, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
burst.rd.body:7  store i16 %mem_V_addr_read, i16* %inputs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:0  %tmp_9 = zext i32 %b1_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.rd.end:1  %mem_V_addr_1 = getelementptr i16* %mem_V, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mem_V_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="246" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="247" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="248" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="249" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="250" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="251" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end:2  %mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:3  br label %burst.rd.header43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header43:0  %indvar1 = phi i6 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body44 ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header43:1  %exitcond2 = icmp eq i6 %indvar1, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header43:2  %indvar_next1 = add i6 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header43:3  br i1 %exitcond2, label %burst.rd.end42, label %burst.rd.body44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="257" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body44:4  %mem_V_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %mem_V_addr_1)

]]></Node>
<StgValue><ssdm name="mem_V_addr_1_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body44:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body44:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body44:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body44:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_1_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.body44:5  %tmp_11 = zext i6 %indvar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body44:6  %bias_1_addr = getelementptr [32 x i16]* %bias_1, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="bias_1_addr"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
burst.rd.body44:7  store i16 %mem_V_addr_1_read, i16* %bias_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body44:8  %burstread_rend54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

]]></Node>
<StgValue><ssdm name="burstread_rend54"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body44:9  br label %burst.rd.header43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end42:0  %tmp_s = zext i32 %b2_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.rd.end42:1  %mem_V_addr_2 = getelementptr i16* %mem_V, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mem_V_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="270" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="271" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="272" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="273" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="274" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end42:2  %mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_2, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_rd_req"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end42:3  br label %burst.rd.header57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.header57:0  %indvar2 = phi i4 [ 0, %burst.rd.end42 ], [ %indvar_next2, %burst.rd.body58 ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header57:1  %exitcond5 = icmp eq i4 %indvar2, -6

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header57:2  %indvar_next2 = add i4 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header57:3  br i1 %exitcond5, label %burst.rd.end56.0, label %burst.rd.body58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="281" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body58:4  %mem_V_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %mem_V_addr_2)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body58:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body58:1  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body58:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body58:3  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_2_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="4">
<![CDATA[
burst.rd.body58:5  %tmp_13 = zext i4 %indvar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body58:6  %bias_2_addr_10 = getelementptr [10 x i16]* %bias_2, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="bias_2_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
burst.rd.body58:7  store i16 %mem_V_addr_2_read, i16* %bias_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body58:8  %burstread_rend68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2)

]]></Node>
<StgValue><ssdm name="burstread_rend68"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body58:9  br label %burst.rd.header57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="291" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:0  %accums_1_m_cr_V_addr_1 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:3  %accums_1_m_cr_V_load = load i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:6  %accums_1_m_cr_V_addr_3 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:9  %accums_1_m_cr_V_load_1 = load i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_1"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end56.0:284  %tmp_12 = zext i32 %w1_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.rd.end56.0:285  %mem_V_addr_3 = getelementptr i16* %mem_V, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mem_V_addr_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="297" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:3  %accums_1_m_cr_V_load = load i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:9  %accums_1_m_cr_V_load_1 = load i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_1"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:12  %accums_1_m_cr_V_addr_4 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:15  %accums_1_m_cr_V_load_2 = load i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_2"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:18  %accums_1_m_cr_V_addr_5 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:21  %accums_1_m_cr_V_load_3 = load i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="303" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:15  %accums_1_m_cr_V_load_2 = load i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_2"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:21  %accums_1_m_cr_V_load_3 = load i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_3"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:24  %accums_1_m_cr_V_addr_6 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_6"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:27  %accums_1_m_cr_V_load_4 = load i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_4"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:30  %accums_1_m_cr_V_addr_7 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_7"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:33  %accums_1_m_cr_V_load_5 = load i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="309" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:27  %accums_1_m_cr_V_load_4 = load i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_4"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:33  %accums_1_m_cr_V_load_5 = load i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_5"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:36  %accums_1_m_cr_V_addr_8 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_8"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:39  %accums_1_m_cr_V_load_6 = load i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_6"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:42  %accums_1_m_cr_V_addr_9 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_9"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:45  %accums_1_m_cr_V_load_7 = load i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="315" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:39  %accums_1_m_cr_V_load_6 = load i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_6"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:45  %accums_1_m_cr_V_load_7 = load i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_7"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:48  %accums_1_m_cr_V_addr_10 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_10"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:51  %accums_1_m_cr_V_load_8 = load i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_8"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:54  %accums_1_m_cr_V_addr_11 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_11"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:57  %accums_1_m_cr_V_load_9 = load i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="321" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:51  %accums_1_m_cr_V_load_8 = load i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_8"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:57  %accums_1_m_cr_V_load_9 = load i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_9"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:60  %accums_1_m_cr_V_addr_12 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_12"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:63  %accums_1_m_cr_V_load_10 = load i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_10"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:66  %accums_1_m_cr_V_addr_13 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_13"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:69  %accums_1_m_cr_V_load_11 = load i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:1  %bias_1_addr_1 = getelementptr [32 x i16]* %bias_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bias_1_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:2  %bias_1_load = load i16* %bias_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>

<operation id="329" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:7  %bias_1_addr_2 = getelementptr [32 x i16]* %bias_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="bias_1_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:8  %bias_1_load_1 = load i16* %bias_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_1"/></StgValue>
</operation>

<operation id="331" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:63  %accums_1_m_cr_V_load_10 = load i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_10"/></StgValue>
</operation>

<operation id="332" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:69  %accums_1_m_cr_V_load_11 = load i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_11"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:72  %accums_1_m_cr_V_addr_14 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_14"/></StgValue>
</operation>

<operation id="334" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:75  %accums_1_m_cr_V_load_12 = load i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_12"/></StgValue>
</operation>

<operation id="335" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:78  %accums_1_m_cr_V_addr_15 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_15"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:81  %accums_1_m_cr_V_load_13 = load i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="337" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:2  %bias_1_load = load i16* %bias_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>

<operation id="338" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:8  %bias_1_load_1 = load i16* %bias_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_1"/></StgValue>
</operation>

<operation id="339" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:13  %bias_1_addr_3 = getelementptr [32 x i16]* %bias_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="bias_1_addr_3"/></StgValue>
</operation>

<operation id="340" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:14  %bias_1_load_2 = load i16* %bias_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_2"/></StgValue>
</operation>

<operation id="341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:19  %bias_1_addr_4 = getelementptr [32 x i16]* %bias_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="bias_1_addr_4"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:20  %bias_1_load_3 = load i16* %bias_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_3"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:75  %accums_1_m_cr_V_load_12 = load i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_12"/></StgValue>
</operation>

<operation id="344" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:81  %accums_1_m_cr_V_load_13 = load i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_13"/></StgValue>
</operation>

<operation id="345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:84  %accums_1_m_cr_V_addr_16 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_16"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:87  %accums_1_m_cr_V_load_14 = load i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_14"/></StgValue>
</operation>

<operation id="347" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:90  %accums_1_m_cr_V_addr_17 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_17"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:93  %accums_1_m_cr_V_load_15 = load i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_15"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="349" st_id="41" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="350" st_id="41" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:14  %bias_1_load_2 = load i16* %bias_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_2"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:20  %bias_1_load_3 = load i16* %bias_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_3"/></StgValue>
</operation>

<operation id="353" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:25  %bias_1_addr_5 = getelementptr [32 x i16]* %bias_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="bias_1_addr_5"/></StgValue>
</operation>

<operation id="354" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:26  %bias_1_load_4 = load i16* %bias_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_4"/></StgValue>
</operation>

<operation id="355" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:31  %bias_1_addr_6 = getelementptr [32 x i16]* %bias_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="bias_1_addr_6"/></StgValue>
</operation>

<operation id="356" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:32  %bias_1_load_5 = load i16* %bias_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_5"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:87  %accums_1_m_cr_V_load_14 = load i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_14"/></StgValue>
</operation>

<operation id="358" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:93  %accums_1_m_cr_V_load_15 = load i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_15"/></StgValue>
</operation>

<operation id="359" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:96  %accums_1_m_cr_V_addr_18 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_18"/></StgValue>
</operation>

<operation id="360" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:99  %accums_1_m_cr_V_load_16 = load i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_16"/></StgValue>
</operation>

<operation id="361" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:102  %accums_1_m_cr_V_addr_19 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_19"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:105  %accums_1_m_cr_V_load_17 = load i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="363" st_id="42" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:26  %bias_1_load_4 = load i16* %bias_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_4"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:32  %bias_1_load_5 = load i16* %bias_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_5"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:37  %bias_1_addr_7 = getelementptr [32 x i16]* %bias_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="bias_1_addr_7"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:38  %bias_1_load_6 = load i16* %bias_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_6"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:43  %bias_1_addr_8 = getelementptr [32 x i16]* %bias_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="bias_1_addr_8"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:44  %bias_1_load_7 = load i16* %bias_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_7"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:99  %accums_1_m_cr_V_load_16 = load i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_16"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:105  %accums_1_m_cr_V_load_17 = load i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_17"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:108  %accums_1_m_cr_V_addr_20 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_20"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:111  %accums_1_m_cr_V_load_18 = load i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_18"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:114  %accums_1_m_cr_V_addr_21 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_21"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:117  %accums_1_m_cr_V_load_19 = load i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="379" st_id="43" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="382" st_id="43" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="383" st_id="43" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="384" st_id="43" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="385" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:38  %bias_1_load_6 = load i16* %bias_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_6"/></StgValue>
</operation>

<operation id="386" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:44  %bias_1_load_7 = load i16* %bias_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_7"/></StgValue>
</operation>

<operation id="387" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:49  %bias_1_addr_9 = getelementptr [32 x i16]* %bias_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="bias_1_addr_9"/></StgValue>
</operation>

<operation id="388" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:50  %bias_1_load_8 = load i16* %bias_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_8"/></StgValue>
</operation>

<operation id="389" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:55  %bias_1_addr_10 = getelementptr [32 x i16]* %bias_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="bias_1_addr_10"/></StgValue>
</operation>

<operation id="390" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:56  %bias_1_load_9 = load i16* %bias_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_9"/></StgValue>
</operation>

<operation id="391" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:111  %accums_1_m_cr_V_load_18 = load i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_18"/></StgValue>
</operation>

<operation id="392" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:117  %accums_1_m_cr_V_load_19 = load i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_19"/></StgValue>
</operation>

<operation id="393" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:120  %accums_1_m_cr_V_addr_22 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_22"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:123  %accums_1_m_cr_V_load_20 = load i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_20"/></StgValue>
</operation>

<operation id="395" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:126  %accums_1_m_cr_V_addr_23 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_23"/></StgValue>
</operation>

<operation id="396" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:129  %accums_1_m_cr_V_load_21 = load i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_21"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="397" st_id="44" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="398" st_id="44" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="402" st_id="44" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:50  %bias_1_load_8 = load i16* %bias_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_8"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:56  %bias_1_load_9 = load i16* %bias_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_9"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:61  %bias_1_addr_11 = getelementptr [32 x i16]* %bias_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="bias_1_addr_11"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:62  %bias_1_load_10 = load i16* %bias_1_addr_11, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_10"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:67  %bias_1_addr_12 = getelementptr [32 x i16]* %bias_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="bias_1_addr_12"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:68  %bias_1_load_11 = load i16* %bias_1_addr_12, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_11"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:123  %accums_1_m_cr_V_load_20 = load i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_20"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:129  %accums_1_m_cr_V_load_21 = load i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_21"/></StgValue>
</operation>

<operation id="413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:132  %accums_1_m_cr_V_addr_24 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_24"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:135  %accums_1_m_cr_V_load_22 = load i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_22"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:138  %accums_1_m_cr_V_addr_25 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_25"/></StgValue>
</operation>

<operation id="416" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:141  %accums_1_m_cr_V_load_23 = load i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="417" st_id="45" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:62  %bias_1_load_10 = load i16* %bias_1_addr_11, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_10"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:68  %bias_1_load_11 = load i16* %bias_1_addr_12, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_11"/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:73  %bias_1_addr_13 = getelementptr [32 x i16]* %bias_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="bias_1_addr_13"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:74  %bias_1_load_12 = load i16* %bias_1_addr_13, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_12"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:79  %bias_1_addr_14 = getelementptr [32 x i16]* %bias_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="bias_1_addr_14"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:80  %bias_1_load_13 = load i16* %bias_1_addr_14, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_13"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:135  %accums_1_m_cr_V_load_22 = load i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_22"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:141  %accums_1_m_cr_V_load_23 = load i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_23"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:144  %accums_1_m_cr_V_addr_26 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_26"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:147  %accums_1_m_cr_V_load_24 = load i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_24"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:150  %accums_1_m_cr_V_addr_27 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_27"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:153  %accums_1_m_cr_V_load_25 = load i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_25"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="439" st_id="46" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="443" st_id="46" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="445" st_id="46" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="447" st_id="46" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="448" st_id="46" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="449" st_id="46" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="450" st_id="46" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="451" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:74  %bias_1_load_12 = load i16* %bias_1_addr_13, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_12"/></StgValue>
</operation>

<operation id="452" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:80  %bias_1_load_13 = load i16* %bias_1_addr_14, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_13"/></StgValue>
</operation>

<operation id="453" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:85  %bias_1_addr_15 = getelementptr [32 x i16]* %bias_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="bias_1_addr_15"/></StgValue>
</operation>

<operation id="454" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:86  %bias_1_load_14 = load i16* %bias_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_14"/></StgValue>
</operation>

<operation id="455" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:91  %bias_1_addr_16 = getelementptr [32 x i16]* %bias_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="bias_1_addr_16"/></StgValue>
</operation>

<operation id="456" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:92  %bias_1_load_15 = load i16* %bias_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_15"/></StgValue>
</operation>

<operation id="457" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:147  %accums_1_m_cr_V_load_24 = load i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_24"/></StgValue>
</operation>

<operation id="458" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:153  %accums_1_m_cr_V_load_25 = load i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_25"/></StgValue>
</operation>

<operation id="459" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:156  %accums_1_m_cr_V_addr_28 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_28"/></StgValue>
</operation>

<operation id="460" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:159  %accums_1_m_cr_V_load_26 = load i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_26"/></StgValue>
</operation>

<operation id="461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:162  %accums_1_m_cr_V_addr_29 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_29"/></StgValue>
</operation>

<operation id="462" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:165  %accums_1_m_cr_V_load_27 = load i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="463" st_id="47" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="464" st_id="47" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="465" st_id="47" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="466" st_id="47" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="467" st_id="47" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="468" st_id="47" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="469" st_id="47" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="470" st_id="47" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="471" st_id="47" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="472" st_id="47" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="473" st_id="47" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="474" st_id="47" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="475" st_id="47" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:86  %bias_1_load_14 = load i16* %bias_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_14"/></StgValue>
</operation>

<operation id="478" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:92  %bias_1_load_15 = load i16* %bias_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_15"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:97  %bias_1_addr_17 = getelementptr [32 x i16]* %bias_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="bias_1_addr_17"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:98  %bias_1_load_16 = load i16* %bias_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_16"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:103  %bias_1_addr_18 = getelementptr [32 x i16]* %bias_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="bias_1_addr_18"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:104  %bias_1_load_17 = load i16* %bias_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_17"/></StgValue>
</operation>

<operation id="483" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:159  %accums_1_m_cr_V_load_26 = load i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_26"/></StgValue>
</operation>

<operation id="484" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:165  %accums_1_m_cr_V_load_27 = load i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_27"/></StgValue>
</operation>

<operation id="485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:168  %accums_1_m_cr_V_addr_30 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_30"/></StgValue>
</operation>

<operation id="486" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:171  %accums_1_m_cr_V_load_28 = load i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_28"/></StgValue>
</operation>

<operation id="487" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:174  %accums_1_m_cr_V_addr_31 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_31"/></StgValue>
</operation>

<operation id="488" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:177  %accums_1_m_cr_V_load_29 = load i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_29"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="489" st_id="48" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:4  %call_ret = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load, i16 1, i16 %bias_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:10  %call_ret26_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_1, i16 1, i16 %bias_1_load_1)

]]></Node>
<StgValue><ssdm name="call_ret26_1"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="494" st_id="48" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="501" st_id="48" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="502" st_id="48" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="503" st_id="48" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="504" st_id="48" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:98  %bias_1_load_16 = load i16* %bias_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_16"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:104  %bias_1_load_17 = load i16* %bias_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_17"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:109  %bias_1_addr_19 = getelementptr [32 x i16]* %bias_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="bias_1_addr_19"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:110  %bias_1_load_18 = load i16* %bias_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_18"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:115  %bias_1_addr_20 = getelementptr [32 x i16]* %bias_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="bias_1_addr_20"/></StgValue>
</operation>

<operation id="510" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:116  %bias_1_load_19 = load i16* %bias_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_19"/></StgValue>
</operation>

<operation id="511" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:171  %accums_1_m_cr_V_load_28 = load i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_28"/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:177  %accums_1_m_cr_V_load_29 = load i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_29"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:180  %accums_1_m_cr_V_addr_32 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_32"/></StgValue>
</operation>

<operation id="514" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:183  %accums_1_m_cr_V_load_30 = load i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_30"/></StgValue>
</operation>

<operation id="515" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:186  %accums_1_m_cr_V_addr_33 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_33"/></StgValue>
</operation>

<operation id="516" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:189  %accums_1_m_cr_V_load_31 = load i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_31"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="517" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:5  store i128 %call_ret, i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:11  store i128 %call_ret26_1, i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="49" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:16  %call_ret26_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_2, i16 1, i16 %bias_1_load_2)

]]></Node>
<StgValue><ssdm name="call_ret26_2"/></StgValue>
</operation>

<operation id="520" st_id="49" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:22  %call_ret26_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_3, i16 1, i16 %bias_1_load_3)

]]></Node>
<StgValue><ssdm name="call_ret26_3"/></StgValue>
</operation>

<operation id="521" st_id="49" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="522" st_id="49" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="523" st_id="49" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="524" st_id="49" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="525" st_id="49" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="526" st_id="49" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="527" st_id="49" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="528" st_id="49" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="529" st_id="49" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="530" st_id="49" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="531" st_id="49" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:110  %bias_1_load_18 = load i16* %bias_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_18"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:116  %bias_1_load_19 = load i16* %bias_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_19"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:121  %bias_1_addr_21 = getelementptr [32 x i16]* %bias_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="bias_1_addr_21"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:122  %bias_1_load_20 = load i16* %bias_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_20"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:127  %bias_1_addr_22 = getelementptr [32 x i16]* %bias_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="bias_1_addr_22"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:128  %bias_1_load_21 = load i16* %bias_1_addr_22, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_21"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:183  %accums_1_m_cr_V_load_30 = load i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_30"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:189  %accums_1_m_cr_V_load_31 = load i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="543" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:17  store i128 %call_ret26_2, i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:23  store i128 %call_ret26_3, i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="50" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:28  %call_ret26_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_4, i16 1, i16 %bias_1_load_4)

]]></Node>
<StgValue><ssdm name="call_ret26_4"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:34  %call_ret26_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_5, i16 1, i16 %bias_1_load_5)

]]></Node>
<StgValue><ssdm name="call_ret26_5"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="548" st_id="50" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="551" st_id="50" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="552" st_id="50" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:122  %bias_1_load_20 = load i16* %bias_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_20"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:128  %bias_1_load_21 = load i16* %bias_1_addr_22, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_21"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:133  %bias_1_addr_23 = getelementptr [32 x i16]* %bias_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="bias_1_addr_23"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:134  %bias_1_load_22 = load i16* %bias_1_addr_23, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_22"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:139  %bias_1_addr_24 = getelementptr [32 x i16]* %bias_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="bias_1_addr_24"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:140  %bias_1_load_23 = load i16* %bias_1_addr_24, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_23"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:192  %accums_2_m_cr_V_addr_1 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_1"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:193  %bias_2_addr = getelementptr [10 x i16]* %bias_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bias_2_addr"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:194  %bias_2_load = load i16* %bias_2_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:195  %accums_2_m_cr_V_load = load i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:198  %accums_2_m_cr_V_addr_3 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_3"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:199  %bias_2_addr_1 = getelementptr [10 x i16]* %bias_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="bias_2_addr_1"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:200  %bias_2_load_1 = load i16* %bias_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_1"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:201  %accums_2_m_cr_V_load_1 = load i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="575" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:29  store i128 %call_ret26_4, i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:35  store i128 %call_ret26_5, i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="51" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:40  %call_ret26_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_6, i16 1, i16 %bias_1_load_6)

]]></Node>
<StgValue><ssdm name="call_ret26_6"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:46  %call_ret26_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_7, i16 1, i16 %bias_1_load_7)

]]></Node>
<StgValue><ssdm name="call_ret26_7"/></StgValue>
</operation>

<operation id="579" st_id="51" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="580" st_id="51" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="581" st_id="51" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="582" st_id="51" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="583" st_id="51" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="584" st_id="51" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="585" st_id="51" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="586" st_id="51" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="587" st_id="51" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="588" st_id="51" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="589" st_id="51" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="590" st_id="51" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="591" st_id="51" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="592" st_id="51" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="593" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:134  %bias_1_load_22 = load i16* %bias_1_addr_23, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_22"/></StgValue>
</operation>

<operation id="594" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:140  %bias_1_load_23 = load i16* %bias_1_addr_24, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_23"/></StgValue>
</operation>

<operation id="595" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:145  %bias_1_addr_25 = getelementptr [32 x i16]* %bias_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="bias_1_addr_25"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:146  %bias_1_load_24 = load i16* %bias_1_addr_25, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_24"/></StgValue>
</operation>

<operation id="597" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:151  %bias_1_addr_26 = getelementptr [32 x i16]* %bias_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="bias_1_addr_26"/></StgValue>
</operation>

<operation id="598" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:152  %bias_1_load_25 = load i16* %bias_1_addr_26, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_25"/></StgValue>
</operation>

<operation id="599" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:194  %bias_2_load = load i16* %bias_2_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>

<operation id="600" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:195  %accums_2_m_cr_V_load = load i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load"/></StgValue>
</operation>

<operation id="601" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:200  %bias_2_load_1 = load i16* %bias_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_1"/></StgValue>
</operation>

<operation id="602" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:201  %accums_2_m_cr_V_load_1 = load i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_1"/></StgValue>
</operation>

<operation id="603" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:204  %accums_2_m_cr_V_addr_4 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_4"/></StgValue>
</operation>

<operation id="604" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:205  %bias_2_addr_2 = getelementptr [10 x i16]* %bias_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="bias_2_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:206  %bias_2_load_2 = load i16* %bias_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_2"/></StgValue>
</operation>

<operation id="606" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:207  %accums_2_m_cr_V_load_2 = load i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_2"/></StgValue>
</operation>

<operation id="607" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:210  %accums_2_m_cr_V_addr_5 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_5"/></StgValue>
</operation>

<operation id="608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:211  %bias_2_addr_3 = getelementptr [10 x i16]* %bias_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="bias_2_addr_3"/></StgValue>
</operation>

<operation id="609" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:212  %bias_2_load_3 = load i16* %bias_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_3"/></StgValue>
</operation>

<operation id="610" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:213  %accums_2_m_cr_V_load_3 = load i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="611" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:41  store i128 %call_ret26_6, i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:47  store i128 %call_ret26_7, i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="52" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:52  %call_ret26_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_8, i16 1, i16 %bias_1_load_8)

]]></Node>
<StgValue><ssdm name="call_ret26_8"/></StgValue>
</operation>

<operation id="614" st_id="52" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:58  %call_ret26_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_9, i16 1, i16 %bias_1_load_9)

]]></Node>
<StgValue><ssdm name="call_ret26_9"/></StgValue>
</operation>

<operation id="615" st_id="52" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="616" st_id="52" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="617" st_id="52" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="618" st_id="52" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="619" st_id="52" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="620" st_id="52" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="621" st_id="52" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="622" st_id="52" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="623" st_id="52" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="624" st_id="52" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="625" st_id="52" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="626" st_id="52" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="627" st_id="52" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="628" st_id="52" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="629" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:146  %bias_1_load_24 = load i16* %bias_1_addr_25, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_24"/></StgValue>
</operation>

<operation id="630" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:152  %bias_1_load_25 = load i16* %bias_1_addr_26, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_25"/></StgValue>
</operation>

<operation id="631" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:157  %bias_1_addr_27 = getelementptr [32 x i16]* %bias_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="bias_1_addr_27"/></StgValue>
</operation>

<operation id="632" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:158  %bias_1_load_26 = load i16* %bias_1_addr_27, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_26"/></StgValue>
</operation>

<operation id="633" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:163  %bias_1_addr_28 = getelementptr [32 x i16]* %bias_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="bias_1_addr_28"/></StgValue>
</operation>

<operation id="634" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:164  %bias_1_load_27 = load i16* %bias_1_addr_28, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_27"/></StgValue>
</operation>

<operation id="635" st_id="52" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="636" st_id="52" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="637" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:206  %bias_2_load_2 = load i16* %bias_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_2"/></StgValue>
</operation>

<operation id="638" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:207  %accums_2_m_cr_V_load_2 = load i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_2"/></StgValue>
</operation>

<operation id="639" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:212  %bias_2_load_3 = load i16* %bias_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_3"/></StgValue>
</operation>

<operation id="640" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:213  %accums_2_m_cr_V_load_3 = load i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_3"/></StgValue>
</operation>

<operation id="641" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:216  %accums_2_m_cr_V_addr_6 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_6"/></StgValue>
</operation>

<operation id="642" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:217  %bias_2_addr_4 = getelementptr [10 x i16]* %bias_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="bias_2_addr_4"/></StgValue>
</operation>

<operation id="643" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:218  %bias_2_load_4 = load i16* %bias_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_4"/></StgValue>
</operation>

<operation id="644" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:219  %accums_2_m_cr_V_load_4 = load i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_4"/></StgValue>
</operation>

<operation id="645" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:222  %accums_2_m_cr_V_addr_7 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_7"/></StgValue>
</operation>

<operation id="646" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:223  %bias_2_addr_5 = getelementptr [10 x i16]* %bias_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="bias_2_addr_5"/></StgValue>
</operation>

<operation id="647" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:224  %bias_2_load_5 = load i16* %bias_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_5"/></StgValue>
</operation>

<operation id="648" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:225  %accums_2_m_cr_V_load_5 = load i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="649" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:53  store i128 %call_ret26_8, i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:59  store i128 %call_ret26_9, i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="53" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:64  %call_ret26_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_10, i16 1, i16 %bias_1_load_10)

]]></Node>
<StgValue><ssdm name="call_ret26_s"/></StgValue>
</operation>

<operation id="652" st_id="53" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:70  %call_ret26_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_11, i16 1, i16 %bias_1_load_11)

]]></Node>
<StgValue><ssdm name="call_ret26_10"/></StgValue>
</operation>

<operation id="653" st_id="53" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="654" st_id="53" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="655" st_id="53" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="656" st_id="53" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="657" st_id="53" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="658" st_id="53" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="659" st_id="53" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="660" st_id="53" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="661" st_id="53" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="662" st_id="53" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="663" st_id="53" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="664" st_id="53" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="665" st_id="53" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="666" st_id="53" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="667" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:158  %bias_1_load_26 = load i16* %bias_1_addr_27, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_26"/></StgValue>
</operation>

<operation id="668" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:164  %bias_1_load_27 = load i16* %bias_1_addr_28, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_27"/></StgValue>
</operation>

<operation id="669" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:169  %bias_1_addr_29 = getelementptr [32 x i16]* %bias_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="bias_1_addr_29"/></StgValue>
</operation>

<operation id="670" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:170  %bias_1_load_28 = load i16* %bias_1_addr_29, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_28"/></StgValue>
</operation>

<operation id="671" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:175  %bias_1_addr_30 = getelementptr [32 x i16]* %bias_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="bias_1_addr_30"/></StgValue>
</operation>

<operation id="672" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:176  %bias_1_load_29 = load i16* %bias_1_addr_30, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_29"/></StgValue>
</operation>

<operation id="673" st_id="53" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="674" st_id="53" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="675" st_id="53" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="676" st_id="53" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="677" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:218  %bias_2_load_4 = load i16* %bias_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_4"/></StgValue>
</operation>

<operation id="678" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:219  %accums_2_m_cr_V_load_4 = load i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_4"/></StgValue>
</operation>

<operation id="679" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:224  %bias_2_load_5 = load i16* %bias_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_5"/></StgValue>
</operation>

<operation id="680" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:225  %accums_2_m_cr_V_load_5 = load i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_5"/></StgValue>
</operation>

<operation id="681" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:228  %accums_2_m_cr_V_addr_8 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_8"/></StgValue>
</operation>

<operation id="682" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:229  %bias_2_addr_6 = getelementptr [10 x i16]* %bias_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="bias_2_addr_6"/></StgValue>
</operation>

<operation id="683" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:230  %bias_2_load_6 = load i16* %bias_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_6"/></StgValue>
</operation>

<operation id="684" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:231  %accums_2_m_cr_V_load_6 = load i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_6"/></StgValue>
</operation>

<operation id="685" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:234  %accums_2_m_cr_V_addr_9 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_9"/></StgValue>
</operation>

<operation id="686" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:235  %bias_2_addr_7 = getelementptr [10 x i16]* %bias_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="bias_2_addr_7"/></StgValue>
</operation>

<operation id="687" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:236  %bias_2_load_7 = load i16* %bias_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_7"/></StgValue>
</operation>

<operation id="688" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:237  %accums_2_m_cr_V_load_7 = load i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="689" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:65  store i128 %call_ret26_s, i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:71  store i128 %call_ret26_10, i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="54" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:76  %call_ret26_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_12, i16 1, i16 %bias_1_load_12)

]]></Node>
<StgValue><ssdm name="call_ret26_11"/></StgValue>
</operation>

<operation id="692" st_id="54" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:82  %call_ret26_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_13, i16 1, i16 %bias_1_load_13)

]]></Node>
<StgValue><ssdm name="call_ret26_12"/></StgValue>
</operation>

<operation id="693" st_id="54" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="694" st_id="54" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="695" st_id="54" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="696" st_id="54" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="697" st_id="54" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="698" st_id="54" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="699" st_id="54" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="700" st_id="54" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="701" st_id="54" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="702" st_id="54" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="703" st_id="54" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="704" st_id="54" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="705" st_id="54" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="706" st_id="54" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="707" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:170  %bias_1_load_28 = load i16* %bias_1_addr_29, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_28"/></StgValue>
</operation>

<operation id="708" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:176  %bias_1_load_29 = load i16* %bias_1_addr_30, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_29"/></StgValue>
</operation>

<operation id="709" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:181  %bias_1_addr_31 = getelementptr [32 x i16]* %bias_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="bias_1_addr_31"/></StgValue>
</operation>

<operation id="710" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:182  %bias_1_load_30 = load i16* %bias_1_addr_31, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_30"/></StgValue>
</operation>

<operation id="711" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:187  %bias_1_addr_32 = getelementptr [32 x i16]* %bias_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="bias_1_addr_32"/></StgValue>
</operation>

<operation id="712" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:188  %bias_1_load_31 = load i16* %bias_1_addr_32, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_31"/></StgValue>
</operation>

<operation id="713" st_id="54" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="714" st_id="54" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="715" st_id="54" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="716" st_id="54" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="717" st_id="54" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="718" st_id="54" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="719" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:230  %bias_2_load_6 = load i16* %bias_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_6"/></StgValue>
</operation>

<operation id="720" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:231  %accums_2_m_cr_V_load_6 = load i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_6"/></StgValue>
</operation>

<operation id="721" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:236  %bias_2_load_7 = load i16* %bias_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_7"/></StgValue>
</operation>

<operation id="722" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:237  %accums_2_m_cr_V_load_7 = load i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_7"/></StgValue>
</operation>

<operation id="723" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:240  %accums_2_m_cr_V_addr_10 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_10"/></StgValue>
</operation>

<operation id="724" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:241  %bias_2_addr_8 = getelementptr [10 x i16]* %bias_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="bias_2_addr_8"/></StgValue>
</operation>

<operation id="725" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:242  %bias_2_load_8 = load i16* %bias_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_8"/></StgValue>
</operation>

<operation id="726" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:243  %accums_2_m_cr_V_load_8 = load i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_8"/></StgValue>
</operation>

<operation id="727" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:246  %accums_2_m_cr_V_addr_11 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_11"/></StgValue>
</operation>

<operation id="728" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:247  %bias_2_addr_9 = getelementptr [10 x i16]* %bias_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="bias_2_addr_9"/></StgValue>
</operation>

<operation id="729" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:248  %bias_2_load_9 = load i16* %bias_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_9"/></StgValue>
</operation>

<operation id="730" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:249  %accums_2_m_cr_V_load_9 = load i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="731" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:77  store i128 %call_ret26_11, i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:83  store i128 %call_ret26_12, i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="55" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:88  %call_ret26_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_14, i16 1, i16 %bias_1_load_14)

]]></Node>
<StgValue><ssdm name="call_ret26_13"/></StgValue>
</operation>

<operation id="734" st_id="55" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:94  %call_ret26_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_15, i16 1, i16 %bias_1_load_15)

]]></Node>
<StgValue><ssdm name="call_ret26_14"/></StgValue>
</operation>

<operation id="735" st_id="55" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="736" st_id="55" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="737" st_id="55" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="738" st_id="55" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="739" st_id="55" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="740" st_id="55" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="741" st_id="55" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="742" st_id="55" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="743" st_id="55" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="744" st_id="55" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="745" st_id="55" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="746" st_id="55" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="747" st_id="55" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="748" st_id="55" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="749" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:182  %bias_1_load_30 = load i16* %bias_1_addr_31, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_30"/></StgValue>
</operation>

<operation id="750" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="5">
<![CDATA[
burst.rd.end56.0:188  %bias_1_load_31 = load i16* %bias_1_addr_32, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load_31"/></StgValue>
</operation>

<operation id="751" st_id="55" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="752" st_id="55" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="753" st_id="55" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="754" st_id="55" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="755" st_id="55" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="756" st_id="55" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="757" st_id="55" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="758" st_id="55" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="759" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:242  %bias_2_load_8 = load i16* %bias_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_8"/></StgValue>
</operation>

<operation id="760" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:243  %accums_2_m_cr_V_load_8 = load i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_8"/></StgValue>
</operation>

<operation id="761" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:248  %bias_2_load_9 = load i16* %bias_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load_9"/></StgValue>
</operation>

<operation id="762" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="4">
<![CDATA[
burst.rd.end56.0:249  %accums_2_m_cr_V_load_9 = load i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="763" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:89  store i128 %call_ret26_13, i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:95  store i128 %call_ret26_14, i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="56" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:100  %call_ret26_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_16, i16 1, i16 %bias_1_load_16)

]]></Node>
<StgValue><ssdm name="call_ret26_15"/></StgValue>
</operation>

<operation id="766" st_id="56" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:106  %call_ret26_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_17, i16 1, i16 %bias_1_load_17)

]]></Node>
<StgValue><ssdm name="call_ret26_16"/></StgValue>
</operation>

<operation id="767" st_id="56" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="768" st_id="56" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="769" st_id="56" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="770" st_id="56" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="771" st_id="56" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="772" st_id="56" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="773" st_id="56" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="774" st_id="56" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="775" st_id="56" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="776" st_id="56" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="777" st_id="56" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="778" st_id="56" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="779" st_id="56" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="780" st_id="56" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="781" st_id="56" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="782" st_id="56" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="783" st_id="56" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="784" st_id="56" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="785" st_id="56" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="786" st_id="56" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="787" st_id="56" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="788" st_id="56" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="789" st_id="56" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="790" st_id="56" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="791" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:101  store i128 %call_ret26_15, i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:107  store i128 %call_ret26_16, i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="57" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:112  %call_ret26_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_18, i16 1, i16 %bias_1_load_18)

]]></Node>
<StgValue><ssdm name="call_ret26_17"/></StgValue>
</operation>

<operation id="794" st_id="57" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:118  %call_ret26_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_19, i16 1, i16 %bias_1_load_19)

]]></Node>
<StgValue><ssdm name="call_ret26_18"/></StgValue>
</operation>

<operation id="795" st_id="57" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="796" st_id="57" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="797" st_id="57" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="798" st_id="57" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="799" st_id="57" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="800" st_id="57" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="801" st_id="57" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="802" st_id="57" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="803" st_id="57" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="804" st_id="57" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="805" st_id="57" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="806" st_id="57" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="807" st_id="57" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="808" st_id="57" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="809" st_id="57" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="810" st_id="57" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="811" st_id="57" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="812" st_id="57" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="813" st_id="57" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="814" st_id="57" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="815" st_id="57" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="816" st_id="57" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="817" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:113  store i128 %call_ret26_17, i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:119  store i128 %call_ret26_18, i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="58" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:124  %call_ret26_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_20, i16 1, i16 %bias_1_load_20)

]]></Node>
<StgValue><ssdm name="call_ret26_19"/></StgValue>
</operation>

<operation id="820" st_id="58" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:130  %call_ret26_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_21, i16 1, i16 %bias_1_load_21)

]]></Node>
<StgValue><ssdm name="call_ret26_20"/></StgValue>
</operation>

<operation id="821" st_id="58" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="822" st_id="58" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="823" st_id="58" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="824" st_id="58" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="825" st_id="58" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="826" st_id="58" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="827" st_id="58" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="828" st_id="58" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="829" st_id="58" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="830" st_id="58" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="831" st_id="58" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="832" st_id="58" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="833" st_id="58" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="834" st_id="58" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="835" st_id="58" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="836" st_id="58" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="837" st_id="58" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="838" st_id="58" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="839" st_id="58" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="840" st_id="58" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="841" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="842" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:125  store i128 %call_ret26_19, i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:131  store i128 %call_ret26_20, i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="59" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:136  %call_ret26_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_22, i16 1, i16 %bias_1_load_22)

]]></Node>
<StgValue><ssdm name="call_ret26_21"/></StgValue>
</operation>

<operation id="845" st_id="59" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:142  %call_ret26_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_23, i16 1, i16 %bias_1_load_23)

]]></Node>
<StgValue><ssdm name="call_ret26_22"/></StgValue>
</operation>

<operation id="846" st_id="59" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="847" st_id="59" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="848" st_id="59" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="849" st_id="59" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="850" st_id="59" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="851" st_id="59" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="852" st_id="59" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="853" st_id="59" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="854" st_id="59" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:196  %call_ret1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load, i16 1, i16 %bias_2_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="855" st_id="59" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:202  %call_ret28_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_1, i16 1, i16 %bias_2_load_1)

]]></Node>
<StgValue><ssdm name="call_ret28_1"/></StgValue>
</operation>

<operation id="856" st_id="59" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="857" st_id="59" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="858" st_id="59" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="859" st_id="59" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="860" st_id="59" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="861" st_id="59" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="862" st_id="59" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="863" st_id="59" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="864" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="865" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:137  store i128 %call_ret26_21, i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:143  store i128 %call_ret26_22, i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="60" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:148  %call_ret26_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_24, i16 1, i16 %bias_1_load_24)

]]></Node>
<StgValue><ssdm name="call_ret26_23"/></StgValue>
</operation>

<operation id="868" st_id="60" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:154  %call_ret26_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_25, i16 1, i16 %bias_1_load_25)

]]></Node>
<StgValue><ssdm name="call_ret26_24"/></StgValue>
</operation>

<operation id="869" st_id="60" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="870" st_id="60" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="871" st_id="60" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="872" st_id="60" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="873" st_id="60" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="874" st_id="60" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="875" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:197  store i128 %call_ret1, i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:203  store i128 %call_ret28_1, i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="60" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:208  %call_ret28_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_2, i16 1, i16 %bias_2_load_2)

]]></Node>
<StgValue><ssdm name="call_ret28_2"/></StgValue>
</operation>

<operation id="878" st_id="60" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:214  %call_ret28_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_3, i16 1, i16 %bias_2_load_3)

]]></Node>
<StgValue><ssdm name="call_ret28_3"/></StgValue>
</operation>

<operation id="879" st_id="60" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="880" st_id="60" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="881" st_id="60" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="882" st_id="60" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="883" st_id="60" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="884" st_id="60" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="885" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="886" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:149  store i128 %call_ret26_23, i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:155  store i128 %call_ret26_24, i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="61" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:160  %call_ret26_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_26, i16 1, i16 %bias_1_load_26)

]]></Node>
<StgValue><ssdm name="call_ret26_25"/></StgValue>
</operation>

<operation id="889" st_id="61" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:166  %call_ret26_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_27, i16 1, i16 %bias_1_load_27)

]]></Node>
<StgValue><ssdm name="call_ret26_26"/></StgValue>
</operation>

<operation id="890" st_id="61" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="891" st_id="61" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="892" st_id="61" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="893" st_id="61" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="894" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:209  store i128 %call_ret28_2, i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:215  store i128 %call_ret28_3, i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="61" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:220  %call_ret28_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_4, i16 1, i16 %bias_2_load_4)

]]></Node>
<StgValue><ssdm name="call_ret28_4"/></StgValue>
</operation>

<operation id="897" st_id="61" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:226  %call_ret28_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_5, i16 1, i16 %bias_2_load_5)

]]></Node>
<StgValue><ssdm name="call_ret28_5"/></StgValue>
</operation>

<operation id="898" st_id="61" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="899" st_id="61" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="900" st_id="61" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="901" st_id="61" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="902" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="903" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:161  store i128 %call_ret26_25, i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:167  store i128 %call_ret26_26, i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="62" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:172  %call_ret26_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_28, i16 1, i16 %bias_1_load_28)

]]></Node>
<StgValue><ssdm name="call_ret26_27"/></StgValue>
</operation>

<operation id="906" st_id="62" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:178  %call_ret26_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_29, i16 1, i16 %bias_1_load_29)

]]></Node>
<StgValue><ssdm name="call_ret26_28"/></StgValue>
</operation>

<operation id="907" st_id="62" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="908" st_id="62" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="909" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:221  store i128 %call_ret28_4, i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:227  store i128 %call_ret28_5, i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="62" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:232  %call_ret28_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_6, i16 1, i16 %bias_2_load_6)

]]></Node>
<StgValue><ssdm name="call_ret28_6"/></StgValue>
</operation>

<operation id="912" st_id="62" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:238  %call_ret28_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_7, i16 1, i16 %bias_2_load_7)

]]></Node>
<StgValue><ssdm name="call_ret28_7"/></StgValue>
</operation>

<operation id="913" st_id="62" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="914" st_id="62" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="915" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="916" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:173  store i128 %call_ret26_27, i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:179  store i128 %call_ret26_28, i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="63" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:184  %call_ret26_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_30, i16 1, i16 %bias_1_load_30)

]]></Node>
<StgValue><ssdm name="call_ret26_29"/></StgValue>
</operation>

<operation id="919" st_id="63" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:190  %call_ret26_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_31, i16 1, i16 %bias_1_load_31)

]]></Node>
<StgValue><ssdm name="call_ret26_30"/></StgValue>
</operation>

<operation id="920" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:233  store i128 %call_ret28_6, i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:239  store i128 %call_ret28_7, i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="63" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:244  %call_ret28_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_8, i16 1, i16 %bias_2_load_8)

]]></Node>
<StgValue><ssdm name="call_ret28_8"/></StgValue>
</operation>

<operation id="923" st_id="63" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
burst.rd.end56.0:250  %call_ret28_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_9, i16 1, i16 %bias_2_load_9)

]]></Node>
<StgValue><ssdm name="call_ret28_9"/></StgValue>
</operation>

<operation id="924" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="925" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:185  store i128 %call_ret26_29, i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
burst.rd.end56.0:191  store i128 %call_ret26_30, i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:245  store i128 %call_ret28_8, i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
burst.rd.end56.0:251  store i128 %call_ret28_9, i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:252  %weights_1_addr = getelementptr [32 x i16]* %weights_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="930" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:253  %weights_1_addr_1 = getelementptr [32 x i16]* %weights_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_1_addr_1"/></StgValue>
</operation>

<operation id="931" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:254  %weights_1_addr_2 = getelementptr [32 x i16]* %weights_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_1_addr_2"/></StgValue>
</operation>

<operation id="932" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:255  %weights_1_addr_3 = getelementptr [32 x i16]* %weights_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_1_addr_3"/></StgValue>
</operation>

<operation id="933" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:256  %weights_1_addr_4 = getelementptr [32 x i16]* %weights_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_1_addr_4"/></StgValue>
</operation>

<operation id="934" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:257  %weights_1_addr_5 = getelementptr [32 x i16]* %weights_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_1_addr_5"/></StgValue>
</operation>

<operation id="935" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:258  %weights_1_addr_6 = getelementptr [32 x i16]* %weights_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_1_addr_6"/></StgValue>
</operation>

<operation id="936" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:259  %weights_1_addr_7 = getelementptr [32 x i16]* %weights_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_1_addr_7"/></StgValue>
</operation>

<operation id="937" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:260  %weights_1_addr_8 = getelementptr [32 x i16]* %weights_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_1_addr_8"/></StgValue>
</operation>

<operation id="938" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:261  %weights_1_addr_9 = getelementptr [32 x i16]* %weights_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="weights_1_addr_9"/></StgValue>
</operation>

<operation id="939" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:262  %weights_1_addr_10 = getelementptr [32 x i16]* %weights_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="weights_1_addr_10"/></StgValue>
</operation>

<operation id="940" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:263  %weights_1_addr_11 = getelementptr [32 x i16]* %weights_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="weights_1_addr_11"/></StgValue>
</operation>

<operation id="941" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:264  %weights_1_addr_12 = getelementptr [32 x i16]* %weights_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="weights_1_addr_12"/></StgValue>
</operation>

<operation id="942" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:265  %weights_1_addr_13 = getelementptr [32 x i16]* %weights_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="weights_1_addr_13"/></StgValue>
</operation>

<operation id="943" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:266  %weights_1_addr_14 = getelementptr [32 x i16]* %weights_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="weights_1_addr_14"/></StgValue>
</operation>

<operation id="944" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:267  %weights_1_addr_15 = getelementptr [32 x i16]* %weights_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="weights_1_addr_15"/></StgValue>
</operation>

<operation id="945" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:268  %weights_1_addr_16 = getelementptr [32 x i16]* %weights_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="weights_1_addr_16"/></StgValue>
</operation>

<operation id="946" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:269  %weights_1_addr_17 = getelementptr [32 x i16]* %weights_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="weights_1_addr_17"/></StgValue>
</operation>

<operation id="947" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:270  %weights_1_addr_18 = getelementptr [32 x i16]* %weights_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="weights_1_addr_18"/></StgValue>
</operation>

<operation id="948" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:271  %weights_1_addr_19 = getelementptr [32 x i16]* %weights_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="weights_1_addr_19"/></StgValue>
</operation>

<operation id="949" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:272  %weights_1_addr_20 = getelementptr [32 x i16]* %weights_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="weights_1_addr_20"/></StgValue>
</operation>

<operation id="950" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:273  %weights_1_addr_21 = getelementptr [32 x i16]* %weights_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="weights_1_addr_21"/></StgValue>
</operation>

<operation id="951" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:274  %weights_1_addr_22 = getelementptr [32 x i16]* %weights_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="weights_1_addr_22"/></StgValue>
</operation>

<operation id="952" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:275  %weights_1_addr_23 = getelementptr [32 x i16]* %weights_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="weights_1_addr_23"/></StgValue>
</operation>

<operation id="953" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:276  %weights_1_addr_24 = getelementptr [32 x i16]* %weights_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="weights_1_addr_24"/></StgValue>
</operation>

<operation id="954" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:277  %weights_1_addr_25 = getelementptr [32 x i16]* %weights_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="weights_1_addr_25"/></StgValue>
</operation>

<operation id="955" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:278  %weights_1_addr_26 = getelementptr [32 x i16]* %weights_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="weights_1_addr_26"/></StgValue>
</operation>

<operation id="956" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:279  %weights_1_addr_27 = getelementptr [32 x i16]* %weights_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="weights_1_addr_27"/></StgValue>
</operation>

<operation id="957" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:280  %weights_1_addr_28 = getelementptr [32 x i16]* %weights_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="weights_1_addr_28"/></StgValue>
</operation>

<operation id="958" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:281  %weights_1_addr_29 = getelementptr [32 x i16]* %weights_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="weights_1_addr_29"/></StgValue>
</operation>

<operation id="959" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:282  %weights_1_addr_30 = getelementptr [32 x i16]* %weights_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="weights_1_addr_30"/></StgValue>
</operation>

<operation id="960" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end56.0:283  %weights_1_addr_31 = getelementptr [32 x i16]* %weights_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="weights_1_addr_31"/></StgValue>
</operation>

<operation id="961" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end56.0:286  %mem_V_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_3, i32 25088)

]]></Node>
<StgValue><ssdm name="mem_V_addr_5_rd_req"/></StgValue>
</operation>

<operation id="962" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end56.0:287  br label %burst.rd.header71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="963" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
burst.rd.header71:0  %indvar_flatten = phi i15 [ 0, %burst.rd.end56.0 ], [ %indvar_flatten_next, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="964" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header71:1  %i3 = phi i10 [ 0, %burst.rd.end56.0 ], [ %tmp_13_cast_mid2_v_v, %ifFalse ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="965" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header71:2  %indvar3 = phi i6 [ 0, %burst.rd.end56.0 ], [ %indvar_next3, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="966" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.rd.header71:3  %exitcond_flatten = icmp eq i15 %indvar_flatten, -7680

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="967" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.rd.header71:4  %indvar_flatten_next = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="968" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header71:5  br i1 %exitcond_flatten, label %.preheader58.preheader, label %burst.rd.end70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end70:2  %exitcond3 = icmp eq i6 %indvar3, -32

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="970" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
burst.rd.end70:3  %indvar3_mid2 = select i1 %exitcond3, i6 0, i6 %indvar3

]]></Node>
<StgValue><ssdm name="indvar3_mid2"/></StgValue>
</operation>

<operation id="971" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end70:4  %i_s = add i10 %i3, 1

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="972" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
burst.rd.end70:5  %tmp_13_cast_mid2_v_v = select i1 %exitcond3, i10 %i_s, i10 %i3

]]></Node>
<StgValue><ssdm name="tmp_13_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="973" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %burst.rd.header71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="974" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end70:9  %indvar_next3 = add i6 %indvar3_mid2, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="975" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end70:10  %mem_V_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_read"/></StgValue>
</operation>

<operation id="976" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end70:15  %ifzero = icmp eq i6 %indvar_next3, -32

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="977" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end70:16  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:4  %accums_1_m_cr_V_load_33 = load i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_33"/></StgValue>
</operation>

<operation id="979" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:8  %accums_1_m_cr_V_load_34 = load i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_34"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="980" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end70:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Layer1_memcpy_OC_wei)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end70:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25088, i64 25088, i64 25088)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="982" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end70:6  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="983" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end70:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end70:8  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.end70:11  %tmp_14 = zext i6 %indvar3_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="986" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end70:12  %weights_1_addr_32 = getelementptr [32 x i16]* %weights_1, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="weights_1_addr_32"/></StgValue>
</operation>

<operation id="987" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
burst.rd.end70:13  store i16 %mem_V_addr_3_read, i16* %weights_1_addr_32, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.end70:14  %burstread_rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3)

]]></Node>
<StgValue><ssdm name="burstread_rend82"/></StgValue>
</operation>

<operation id="989" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:4  %accums_1_m_cr_V_load_33 = load i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_33"/></StgValue>
</operation>

<operation id="990" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:8  %accums_1_m_cr_V_load_34 = load i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_34"/></StgValue>
</operation>

<operation id="991" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:12  %accums_1_m_cr_V_load_35 = load i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_35"/></StgValue>
</operation>

<operation id="992" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:16  %accums_1_m_cr_V_load_36 = load i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_36"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="993" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
ifTrue:0  %tmp_15 = zext i10 %tmp_13_cast_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="994" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:1  %inputs_addr_1 = getelementptr [784 x i16]* %inputs, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="inputs_addr_1"/></StgValue>
</operation>

<operation id="995" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:2  %weights_1_load = load i16* %weights_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="996" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="10">
<![CDATA[
ifTrue:3  %inputs_load = load i16* %inputs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>

<operation id="997" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:7  %weights_1_load_1 = load i16* %weights_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="998" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:12  %accums_1_m_cr_V_load_35 = load i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_35"/></StgValue>
</operation>

<operation id="999" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:16  %accums_1_m_cr_V_load_36 = load i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_36"/></StgValue>
</operation>

<operation id="1000" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:20  %accums_1_m_cr_V_load_37 = load i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_37"/></StgValue>
</operation>

<operation id="1001" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:24  %accums_1_m_cr_V_load_38 = load i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_38"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1002" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:2  %weights_1_load = load i16* %weights_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="1003" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="10">
<![CDATA[
ifTrue:3  %inputs_load = load i16* %inputs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>

<operation id="1004" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:7  %weights_1_load_1 = load i16* %weights_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="1005" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:11  %weights_1_load_2 = load i16* %weights_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="1006" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:15  %weights_1_load_3 = load i16* %weights_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="1007" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:20  %accums_1_m_cr_V_load_37 = load i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_37"/></StgValue>
</operation>

<operation id="1008" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:24  %accums_1_m_cr_V_load_38 = load i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_38"/></StgValue>
</operation>

<operation id="1009" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:28  %accums_1_m_cr_V_load_39 = load i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_39"/></StgValue>
</operation>

<operation id="1010" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:32  %accums_1_m_cr_V_load_40 = load i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_40"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1011" st_id="70" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1012" st_id="70" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1013" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:11  %weights_1_load_2 = load i16* %weights_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="1014" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:15  %weights_1_load_3 = load i16* %weights_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="1015" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:19  %weights_1_load_4 = load i16* %weights_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="1016" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:23  %weights_1_load_5 = load i16* %weights_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="1017" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:28  %accums_1_m_cr_V_load_39 = load i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_39"/></StgValue>
</operation>

<operation id="1018" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:32  %accums_1_m_cr_V_load_40 = load i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_40"/></StgValue>
</operation>

<operation id="1019" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:36  %accums_1_m_cr_V_load_41 = load i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_41"/></StgValue>
</operation>

<operation id="1020" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:40  %accums_1_m_cr_V_load_42 = load i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_42"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1021" st_id="71" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1022" st_id="71" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1023" st_id="71" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1024" st_id="71" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1025" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:19  %weights_1_load_4 = load i16* %weights_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="1026" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:23  %weights_1_load_5 = load i16* %weights_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="1027" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:27  %weights_1_load_6 = load i16* %weights_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="1028" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:31  %weights_1_load_7 = load i16* %weights_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="1029" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:36  %accums_1_m_cr_V_load_41 = load i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_41"/></StgValue>
</operation>

<operation id="1030" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:40  %accums_1_m_cr_V_load_42 = load i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_42"/></StgValue>
</operation>

<operation id="1031" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:44  %accums_1_m_cr_V_load_43 = load i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_43"/></StgValue>
</operation>

<operation id="1032" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:48  %accums_1_m_cr_V_load_44 = load i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_44"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1033" st_id="72" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1034" st_id="72" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1035" st_id="72" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1036" st_id="72" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1037" st_id="72" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1038" st_id="72" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1039" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:27  %weights_1_load_6 = load i16* %weights_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="1040" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:31  %weights_1_load_7 = load i16* %weights_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="1041" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:35  %weights_1_load_8 = load i16* %weights_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="1042" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:39  %weights_1_load_9 = load i16* %weights_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="1043" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:44  %accums_1_m_cr_V_load_43 = load i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_43"/></StgValue>
</operation>

<operation id="1044" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:48  %accums_1_m_cr_V_load_44 = load i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_44"/></StgValue>
</operation>

<operation id="1045" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:52  %accums_1_m_cr_V_load_45 = load i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_45"/></StgValue>
</operation>

<operation id="1046" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:56  %accums_1_m_cr_V_load_46 = load i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_46"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1047" st_id="73" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1048" st_id="73" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1049" st_id="73" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1050" st_id="73" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1051" st_id="73" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1052" st_id="73" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1053" st_id="73" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1054" st_id="73" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1055" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:35  %weights_1_load_8 = load i16* %weights_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="1056" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:39  %weights_1_load_9 = load i16* %weights_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="1057" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:43  %weights_1_load_10 = load i16* %weights_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_10"/></StgValue>
</operation>

<operation id="1058" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:47  %weights_1_load_11 = load i16* %weights_1_addr_11, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_11"/></StgValue>
</operation>

<operation id="1059" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:52  %accums_1_m_cr_V_load_45 = load i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_45"/></StgValue>
</operation>

<operation id="1060" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:56  %accums_1_m_cr_V_load_46 = load i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_46"/></StgValue>
</operation>

<operation id="1061" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:60  %accums_1_m_cr_V_load_47 = load i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_47"/></StgValue>
</operation>

<operation id="1062" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:64  %accums_1_m_cr_V_load_48 = load i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_48"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1063" st_id="74" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1064" st_id="74" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1065" st_id="74" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1066" st_id="74" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1067" st_id="74" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1068" st_id="74" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1069" st_id="74" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1070" st_id="74" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1071" st_id="74" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1072" st_id="74" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1073" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:43  %weights_1_load_10 = load i16* %weights_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_10"/></StgValue>
</operation>

<operation id="1074" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:47  %weights_1_load_11 = load i16* %weights_1_addr_11, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_11"/></StgValue>
</operation>

<operation id="1075" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:51  %weights_1_load_12 = load i16* %weights_1_addr_12, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_12"/></StgValue>
</operation>

<operation id="1076" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:55  %weights_1_load_13 = load i16* %weights_1_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_13"/></StgValue>
</operation>

<operation id="1077" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:60  %accums_1_m_cr_V_load_47 = load i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_47"/></StgValue>
</operation>

<operation id="1078" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:64  %accums_1_m_cr_V_load_48 = load i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_48"/></StgValue>
</operation>

<operation id="1079" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:68  %accums_1_m_cr_V_load_49 = load i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_49"/></StgValue>
</operation>

<operation id="1080" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:72  %accums_1_m_cr_V_load_50 = load i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_50"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1081" st_id="75" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1082" st_id="75" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1083" st_id="75" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1084" st_id="75" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1085" st_id="75" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1086" st_id="75" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1087" st_id="75" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1088" st_id="75" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1089" st_id="75" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1090" st_id="75" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1091" st_id="75" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1092" st_id="75" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1093" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:51  %weights_1_load_12 = load i16* %weights_1_addr_12, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_12"/></StgValue>
</operation>

<operation id="1094" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:55  %weights_1_load_13 = load i16* %weights_1_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_13"/></StgValue>
</operation>

<operation id="1095" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:59  %weights_1_load_14 = load i16* %weights_1_addr_14, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_14"/></StgValue>
</operation>

<operation id="1096" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:63  %weights_1_load_15 = load i16* %weights_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_15"/></StgValue>
</operation>

<operation id="1097" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:68  %accums_1_m_cr_V_load_49 = load i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_49"/></StgValue>
</operation>

<operation id="1098" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:72  %accums_1_m_cr_V_load_50 = load i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_50"/></StgValue>
</operation>

<operation id="1099" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:76  %accums_1_m_cr_V_load_51 = load i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_51"/></StgValue>
</operation>

<operation id="1100" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:80  %accums_1_m_cr_V_load_52 = load i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_52"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1101" st_id="76" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1102" st_id="76" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1103" st_id="76" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1104" st_id="76" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1105" st_id="76" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1106" st_id="76" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1107" st_id="76" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1108" st_id="76" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1109" st_id="76" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1110" st_id="76" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1111" st_id="76" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1112" st_id="76" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1113" st_id="76" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1114" st_id="76" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1115" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:59  %weights_1_load_14 = load i16* %weights_1_addr_14, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_14"/></StgValue>
</operation>

<operation id="1116" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:63  %weights_1_load_15 = load i16* %weights_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_15"/></StgValue>
</operation>

<operation id="1117" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:67  %weights_1_load_16 = load i16* %weights_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_16"/></StgValue>
</operation>

<operation id="1118" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:71  %weights_1_load_17 = load i16* %weights_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_17"/></StgValue>
</operation>

<operation id="1119" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:76  %accums_1_m_cr_V_load_51 = load i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_51"/></StgValue>
</operation>

<operation id="1120" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:80  %accums_1_m_cr_V_load_52 = load i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_52"/></StgValue>
</operation>

<operation id="1121" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:84  %accums_1_m_cr_V_load_53 = load i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_53"/></StgValue>
</operation>

<operation id="1122" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:88  %accums_1_m_cr_V_load_54 = load i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_54"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1123" st_id="77" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:5  %call_ret2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_33, i16 %weights_1_load, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1124" st_id="77" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:9  %call_ret27_1 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_34, i16 %weights_1_load_1, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_1"/></StgValue>
</operation>

<operation id="1125" st_id="77" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1126" st_id="77" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1127" st_id="77" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1128" st_id="77" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1129" st_id="77" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1130" st_id="77" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1131" st_id="77" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1132" st_id="77" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1133" st_id="77" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1134" st_id="77" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1135" st_id="77" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1136" st_id="77" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1137" st_id="77" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1138" st_id="77" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1139" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:67  %weights_1_load_16 = load i16* %weights_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_16"/></StgValue>
</operation>

<operation id="1140" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:71  %weights_1_load_17 = load i16* %weights_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_17"/></StgValue>
</operation>

<operation id="1141" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:75  %weights_1_load_18 = load i16* %weights_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_18"/></StgValue>
</operation>

<operation id="1142" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:79  %weights_1_load_19 = load i16* %weights_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_19"/></StgValue>
</operation>

<operation id="1143" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:84  %accums_1_m_cr_V_load_53 = load i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_53"/></StgValue>
</operation>

<operation id="1144" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:88  %accums_1_m_cr_V_load_54 = load i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_54"/></StgValue>
</operation>

<operation id="1145" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:92  %accums_1_m_cr_V_load_55 = load i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_55"/></StgValue>
</operation>

<operation id="1146" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:96  %accums_1_m_cr_V_load_56 = load i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_56"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1147" st_id="78" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:13  %call_ret27_2 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_35, i16 %weights_1_load_2, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_2"/></StgValue>
</operation>

<operation id="1148" st_id="78" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:17  %call_ret27_3 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_36, i16 %weights_1_load_3, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_3"/></StgValue>
</operation>

<operation id="1149" st_id="78" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1150" st_id="78" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1151" st_id="78" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1152" st_id="78" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1153" st_id="78" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1154" st_id="78" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1155" st_id="78" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1156" st_id="78" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1157" st_id="78" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1158" st_id="78" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1159" st_id="78" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1160" st_id="78" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1161" st_id="78" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1162" st_id="78" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1163" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:75  %weights_1_load_18 = load i16* %weights_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_18"/></StgValue>
</operation>

<operation id="1164" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:79  %weights_1_load_19 = load i16* %weights_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_19"/></StgValue>
</operation>

<operation id="1165" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:83  %weights_1_load_20 = load i16* %weights_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_20"/></StgValue>
</operation>

<operation id="1166" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:87  %weights_1_load_21 = load i16* %weights_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_21"/></StgValue>
</operation>

<operation id="1167" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:92  %accums_1_m_cr_V_load_55 = load i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_55"/></StgValue>
</operation>

<operation id="1168" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:96  %accums_1_m_cr_V_load_56 = load i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_56"/></StgValue>
</operation>

<operation id="1169" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:100  %accums_1_m_cr_V_load_57 = load i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_57"/></StgValue>
</operation>

<operation id="1170" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:104  %accums_1_m_cr_V_load_58 = load i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_58"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1171" st_id="79" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:21  %call_ret27_4 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_37, i16 %weights_1_load_4, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_4"/></StgValue>
</operation>

<operation id="1172" st_id="79" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:25  %call_ret27_5 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_38, i16 %weights_1_load_5, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_5"/></StgValue>
</operation>

<operation id="1173" st_id="79" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1174" st_id="79" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1175" st_id="79" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1176" st_id="79" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1177" st_id="79" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1178" st_id="79" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1179" st_id="79" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1180" st_id="79" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1181" st_id="79" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1182" st_id="79" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1183" st_id="79" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1184" st_id="79" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1185" st_id="79" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1186" st_id="79" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1187" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:83  %weights_1_load_20 = load i16* %weights_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_20"/></StgValue>
</operation>

<operation id="1188" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:87  %weights_1_load_21 = load i16* %weights_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_21"/></StgValue>
</operation>

<operation id="1189" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:91  %weights_1_load_22 = load i16* %weights_1_addr_22, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_22"/></StgValue>
</operation>

<operation id="1190" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:95  %weights_1_load_23 = load i16* %weights_1_addr_23, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_23"/></StgValue>
</operation>

<operation id="1191" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:100  %accums_1_m_cr_V_load_57 = load i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_57"/></StgValue>
</operation>

<operation id="1192" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:104  %accums_1_m_cr_V_load_58 = load i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_58"/></StgValue>
</operation>

<operation id="1193" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:108  %accums_1_m_cr_V_load_59 = load i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_59"/></StgValue>
</operation>

<operation id="1194" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:112  %accums_1_m_cr_V_load_60 = load i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_60"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1195" st_id="80" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:29  %call_ret27_6 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_39, i16 %weights_1_load_6, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_6"/></StgValue>
</operation>

<operation id="1196" st_id="80" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:33  %call_ret27_7 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_40, i16 %weights_1_load_7, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_7"/></StgValue>
</operation>

<operation id="1197" st_id="80" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1198" st_id="80" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1199" st_id="80" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1200" st_id="80" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1201" st_id="80" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1202" st_id="80" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1203" st_id="80" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1204" st_id="80" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1205" st_id="80" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1206" st_id="80" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1207" st_id="80" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1208" st_id="80" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1209" st_id="80" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1210" st_id="80" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1211" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:91  %weights_1_load_22 = load i16* %weights_1_addr_22, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_22"/></StgValue>
</operation>

<operation id="1212" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:95  %weights_1_load_23 = load i16* %weights_1_addr_23, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_23"/></StgValue>
</operation>

<operation id="1213" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:99  %weights_1_load_24 = load i16* %weights_1_addr_24, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_24"/></StgValue>
</operation>

<operation id="1214" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:103  %weights_1_load_25 = load i16* %weights_1_addr_25, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_25"/></StgValue>
</operation>

<operation id="1215" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:108  %accums_1_m_cr_V_load_59 = load i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_59"/></StgValue>
</operation>

<operation id="1216" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:112  %accums_1_m_cr_V_load_60 = load i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_60"/></StgValue>
</operation>

<operation id="1217" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:116  %accums_1_m_cr_V_load_61 = load i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_61"/></StgValue>
</operation>

<operation id="1218" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:120  %accums_1_m_cr_V_load_62 = load i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_62"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1219" st_id="81" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:37  %call_ret27_8 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_41, i16 %weights_1_load_8, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_8"/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:41  %call_ret27_9 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_42, i16 %weights_1_load_9, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_9"/></StgValue>
</operation>

<operation id="1221" st_id="81" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1222" st_id="81" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1223" st_id="81" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1224" st_id="81" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1225" st_id="81" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1226" st_id="81" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1227" st_id="81" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1228" st_id="81" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1229" st_id="81" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1230" st_id="81" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1231" st_id="81" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1232" st_id="81" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1233" st_id="81" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1234" st_id="81" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1235" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:99  %weights_1_load_24 = load i16* %weights_1_addr_24, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_24"/></StgValue>
</operation>

<operation id="1236" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:103  %weights_1_load_25 = load i16* %weights_1_addr_25, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_25"/></StgValue>
</operation>

<operation id="1237" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:107  %weights_1_load_26 = load i16* %weights_1_addr_26, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_26"/></StgValue>
</operation>

<operation id="1238" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:111  %weights_1_load_27 = load i16* %weights_1_addr_27, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_27"/></StgValue>
</operation>

<operation id="1239" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:116  %accums_1_m_cr_V_load_61 = load i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_61"/></StgValue>
</operation>

<operation id="1240" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:120  %accums_1_m_cr_V_load_62 = load i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_62"/></StgValue>
</operation>

<operation id="1241" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:124  %accums_1_m_cr_V_load_63 = load i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_63"/></StgValue>
</operation>

<operation id="1242" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:128  %accums_1_m_cr_V_load_64 = load i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_64"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1243" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:6  store i128 %call_ret2, i128* %accums_1_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:10  store i128 %call_ret27_1, i128* %accums_1_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="82" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:45  %call_ret27_s = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_43, i16 %weights_1_load_10, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_s"/></StgValue>
</operation>

<operation id="1246" st_id="82" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:49  %call_ret27_10 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_44, i16 %weights_1_load_11, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_10"/></StgValue>
</operation>

<operation id="1247" st_id="82" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1248" st_id="82" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1249" st_id="82" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1250" st_id="82" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1251" st_id="82" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1252" st_id="82" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1253" st_id="82" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1254" st_id="82" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1255" st_id="82" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1256" st_id="82" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1257" st_id="82" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1258" st_id="82" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1259" st_id="82" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1260" st_id="82" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1261" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:107  %weights_1_load_26 = load i16* %weights_1_addr_26, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_26"/></StgValue>
</operation>

<operation id="1262" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:111  %weights_1_load_27 = load i16* %weights_1_addr_27, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_27"/></StgValue>
</operation>

<operation id="1263" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:115  %weights_1_load_28 = load i16* %weights_1_addr_28, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_28"/></StgValue>
</operation>

<operation id="1264" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:119  %weights_1_load_29 = load i16* %weights_1_addr_29, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_29"/></StgValue>
</operation>

<operation id="1265" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:124  %accums_1_m_cr_V_load_63 = load i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_63"/></StgValue>
</operation>

<operation id="1266" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="5">
<![CDATA[
ifTrue:128  %accums_1_m_cr_V_load_64 = load i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_64"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1267" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:14  store i128 %call_ret27_2, i128* %accums_1_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:18  store i128 %call_ret27_3, i128* %accums_1_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="83" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:53  %call_ret27_11 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_45, i16 %weights_1_load_12, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_11"/></StgValue>
</operation>

<operation id="1270" st_id="83" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:57  %call_ret27_12 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_46, i16 %weights_1_load_13, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_12"/></StgValue>
</operation>

<operation id="1271" st_id="83" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1272" st_id="83" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1273" st_id="83" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1274" st_id="83" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1275" st_id="83" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1276" st_id="83" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1277" st_id="83" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1278" st_id="83" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1279" st_id="83" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1280" st_id="83" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1281" st_id="83" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1282" st_id="83" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1283" st_id="83" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1284" st_id="83" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1285" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:115  %weights_1_load_28 = load i16* %weights_1_addr_28, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_28"/></StgValue>
</operation>

<operation id="1286" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:119  %weights_1_load_29 = load i16* %weights_1_addr_29, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_29"/></StgValue>
</operation>

<operation id="1287" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:123  %weights_1_load_30 = load i16* %weights_1_addr_30, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_30"/></StgValue>
</operation>

<operation id="1288" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:127  %weights_1_load_31 = load i16* %weights_1_addr_31, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1289" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:22  store i128 %call_ret27_4, i128* %accums_1_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1290" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:26  store i128 %call_ret27_5, i128* %accums_1_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="84" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:61  %call_ret27_13 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_47, i16 %weights_1_load_14, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_13"/></StgValue>
</operation>

<operation id="1292" st_id="84" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:65  %call_ret27_14 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_48, i16 %weights_1_load_15, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_14"/></StgValue>
</operation>

<operation id="1293" st_id="84" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1294" st_id="84" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1295" st_id="84" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1296" st_id="84" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1297" st_id="84" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1298" st_id="84" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1299" st_id="84" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1300" st_id="84" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1301" st_id="84" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1302" st_id="84" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1303" st_id="84" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1304" st_id="84" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1305" st_id="84" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1306" st_id="84" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1307" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:123  %weights_1_load_30 = load i16* %weights_1_addr_30, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_30"/></StgValue>
</operation>

<operation id="1308" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="5">
<![CDATA[
ifTrue:127  %weights_1_load_31 = load i16* %weights_1_addr_31, align 2

]]></Node>
<StgValue><ssdm name="weights_1_load_31"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1309" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:30  store i128 %call_ret27_6, i128* %accums_1_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:34  store i128 %call_ret27_7, i128* %accums_1_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="85" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:69  %call_ret27_15 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_49, i16 %weights_1_load_16, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_15"/></StgValue>
</operation>

<operation id="1312" st_id="85" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:73  %call_ret27_16 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_50, i16 %weights_1_load_17, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_16"/></StgValue>
</operation>

<operation id="1313" st_id="85" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1314" st_id="85" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1315" st_id="85" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1316" st_id="85" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1317" st_id="85" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1318" st_id="85" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1319" st_id="85" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1320" st_id="85" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1321" st_id="85" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1322" st_id="85" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1323" st_id="85" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1324" st_id="85" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1325" st_id="85" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1326" st_id="85" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1327" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:38  store i128 %call_ret27_8, i128* %accums_1_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:42  store i128 %call_ret27_9, i128* %accums_1_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="86" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:77  %call_ret27_17 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_51, i16 %weights_1_load_18, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_17"/></StgValue>
</operation>

<operation id="1330" st_id="86" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:81  %call_ret27_18 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_52, i16 %weights_1_load_19, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_18"/></StgValue>
</operation>

<operation id="1331" st_id="86" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1332" st_id="86" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1333" st_id="86" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1334" st_id="86" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1335" st_id="86" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1336" st_id="86" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1337" st_id="86" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1338" st_id="86" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1339" st_id="86" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1340" st_id="86" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1341" st_id="86" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1342" st_id="86" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1343" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:46  store i128 %call_ret27_s, i128* %accums_1_m_cr_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:50  store i128 %call_ret27_10, i128* %accums_1_m_cr_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="87" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:85  %call_ret27_19 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_53, i16 %weights_1_load_20, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_19"/></StgValue>
</operation>

<operation id="1346" st_id="87" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:89  %call_ret27_20 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_54, i16 %weights_1_load_21, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_20"/></StgValue>
</operation>

<operation id="1347" st_id="87" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1348" st_id="87" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1349" st_id="87" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1350" st_id="87" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1351" st_id="87" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1352" st_id="87" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1353" st_id="87" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1354" st_id="87" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1355" st_id="87" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1356" st_id="87" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1357" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:54  store i128 %call_ret27_11, i128* %accums_1_m_cr_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:58  store i128 %call_ret27_12, i128* %accums_1_m_cr_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="88" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:93  %call_ret27_21 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_55, i16 %weights_1_load_22, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_21"/></StgValue>
</operation>

<operation id="1360" st_id="88" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:97  %call_ret27_22 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_56, i16 %weights_1_load_23, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_22"/></StgValue>
</operation>

<operation id="1361" st_id="88" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1362" st_id="88" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1363" st_id="88" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1364" st_id="88" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1365" st_id="88" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1366" st_id="88" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1367" st_id="88" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1368" st_id="88" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1369" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:62  store i128 %call_ret27_13, i128* %accums_1_m_cr_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:66  store i128 %call_ret27_14, i128* %accums_1_m_cr_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="89" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:101  %call_ret27_23 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_57, i16 %weights_1_load_24, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_23"/></StgValue>
</operation>

<operation id="1372" st_id="89" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:105  %call_ret27_24 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_58, i16 %weights_1_load_25, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_24"/></StgValue>
</operation>

<operation id="1373" st_id="89" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1374" st_id="89" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1375" st_id="89" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1376" st_id="89" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1377" st_id="89" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1378" st_id="89" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1379" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:70  store i128 %call_ret27_15, i128* %accums_1_m_cr_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:74  store i128 %call_ret27_16, i128* %accums_1_m_cr_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="90" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:109  %call_ret27_25 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_59, i16 %weights_1_load_26, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_25"/></StgValue>
</operation>

<operation id="1382" st_id="90" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:113  %call_ret27_26 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_60, i16 %weights_1_load_27, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_26"/></StgValue>
</operation>

<operation id="1383" st_id="90" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1384" st_id="90" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1385" st_id="90" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1386" st_id="90" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1387" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:78  store i128 %call_ret27_17, i128* %accums_1_m_cr_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:82  store i128 %call_ret27_18, i128* %accums_1_m_cr_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="91" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:117  %call_ret27_27 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_61, i16 %weights_1_load_28, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_27"/></StgValue>
</operation>

<operation id="1390" st_id="91" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:121  %call_ret27_28 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_62, i16 %weights_1_load_29, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_28"/></StgValue>
</operation>

<operation id="1391" st_id="91" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1392" st_id="91" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1393" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:86  store i128 %call_ret27_19, i128* %accums_1_m_cr_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:90  store i128 %call_ret27_20, i128* %accums_1_m_cr_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="92" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:125  %call_ret27_29 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_63, i16 %weights_1_load_30, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_29"/></StgValue>
</operation>

<operation id="1396" st_id="92" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue:129  %call_ret27_30 = call fastcc i128 @multiply_accumulate(i128 %accums_1_m_cr_V_load_64, i16 %weights_1_load_31, i16 %inputs_load)

]]></Node>
<StgValue><ssdm name="call_ret27_30"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1397" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:94  store i128 %call_ret27_21, i128* %accums_1_m_cr_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:98  store i128 %call_ret27_22, i128* %accums_1_m_cr_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1399" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:102  store i128 %call_ret27_23, i128* %accums_1_m_cr_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:106  store i128 %call_ret27_24, i128* %accums_1_m_cr_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1401" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:110  store i128 %call_ret27_25, i128* %accums_1_m_cr_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:114  store i128 %call_ret27_26, i128* %accums_1_m_cr_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1403" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:118  store i128 %call_ret27_27, i128* %accums_1_m_cr_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:122  store i128 %call_ret27_28, i128* %accums_1_m_cr_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1405" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:126  store i128 %call_ret27_29, i128* %accums_1_m_cr_V_addr_32, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
ifTrue:130  store i128 %call_ret27_30, i128* %accums_1_m_cr_V_addr_33, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:131  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1408" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.preheader:0  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1409" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader58:0  %i4 = phi i6 [ %i, %0 ], [ 0, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="1410" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58:1  %exitcond4 = icmp eq i6 %i4, -32

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="1411" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58:2  %i = add i6 %i4, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1412" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader58:3  br i1 %exitcond4, label %.preheader57.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_17 = zext i6 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1414" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %accums_1_m_cr_V_addr_2 = getelementptr [32 x i128]* %accums_1_m_cr_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_addr_2"/></StgValue>
</operation>

<operation id="1415" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="5">
<![CDATA[
:6  %accums_1_m_cr_V_load_32 = load i128* %accums_1_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_32"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1416" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="5">
<![CDATA[
:6  %accums_1_m_cr_V_load_32 = load i128* %accums_1_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="accums_1_m_cr_V_load_32"/></StgValue>
</operation>

<operation id="1417" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
:13  store i128 0, i128* %accums_1_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1418" st_id="101" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1419" st_id="102" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1420" st_id="103" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1421" st_id="104" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1422" st_id="105" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1423" st_id="106" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:7  %pre_relu_V_2 = call fastcc i16 @get_result(i128 %accums_1_m_cr_V_load_32)

]]></Node>
<StgValue><ssdm name="pre_relu_V_2"/></StgValue>
</operation>

<operation id="1424" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="15" op_0_bw="16">
<![CDATA[
:8  %tmp_18 = trunc i16 %pre_relu_V_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1425" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %pre_relu_V_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1426" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1427" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1429" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %l1_result_V_addr = getelementptr [32 x i15]* %l1_result_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="l1_result_V_addr"/></StgValue>
</operation>

<operation id="1431" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:11  %pre_relu_V = select i1 %tmp_19, i15 0, i15 %tmp_18

]]></Node>
<StgValue><ssdm name="pre_relu_V"/></StgValue>
</operation>

<operation id="1432" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="15" op_1_bw="5">
<![CDATA[
:12  store i15 %pre_relu_V, i15* %l1_result_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:14  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1434" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1435" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="33" op_0_bw="32">
<![CDATA[
.preheader57.preheader:0  %tmp_16_cast = zext i32 %w2_offset_read to i33

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="1436" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:1  %weights_2_addr = getelementptr [10 x i16]* %weights_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="1437" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:2  %weights_2_addr_1 = getelementptr [10 x i16]* %weights_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_2_addr_1"/></StgValue>
</operation>

<operation id="1438" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:3  %weights_2_addr_2 = getelementptr [10 x i16]* %weights_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_2_addr_2"/></StgValue>
</operation>

<operation id="1439" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:4  %weights_2_addr_3 = getelementptr [10 x i16]* %weights_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_2_addr_3"/></StgValue>
</operation>

<operation id="1440" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:5  %weights_2_addr_4 = getelementptr [10 x i16]* %weights_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_2_addr_4"/></StgValue>
</operation>

<operation id="1441" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:6  %weights_2_addr_5 = getelementptr [10 x i16]* %weights_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_2_addr_5"/></StgValue>
</operation>

<operation id="1442" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:7  %weights_2_addr_6 = getelementptr [10 x i16]* %weights_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_2_addr_6"/></StgValue>
</operation>

<operation id="1443" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:8  %weights_2_addr_7 = getelementptr [10 x i16]* %weights_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_2_addr_7"/></StgValue>
</operation>

<operation id="1444" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:9  %weights_2_addr_8 = getelementptr [10 x i16]* %weights_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_2_addr_8"/></StgValue>
</operation>

<operation id="1445" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:10  %weights_2_addr_9 = getelementptr [10 x i16]* %weights_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="weights_2_addr_9"/></StgValue>
</operation>

<operation id="1446" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:11  br label %burst.rd.header85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1447" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.header85:0  %indvar_flatten1 = phi i9 [ 0, %.preheader57.preheader ], [ %indvar_flatten_next1, %ifFalse4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="1448" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header85:1  %i5 = phi i6 [ 0, %.preheader57.preheader ], [ %i5_mid2, %ifFalse4 ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="1449" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.header85:2  %indvar4 = phi i4 [ 0, %.preheader57.preheader ], [ %indvar_next4, %ifFalse4 ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="1450" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="6">
<![CDATA[
burst.rd.header85:3  %tmp_20 = trunc i6 %i5 to i5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1451" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
burst.rd.header85:4  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="1452" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.header85:5  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1453" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header85:6  %tmp_22 = shl i6 %i5, 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1454" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="6">
<![CDATA[
burst.rd.header85:7  %p_shl1_cast = zext i6 %tmp_22 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="1455" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header85:8  %tmp_21 = add i9 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1456" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header85:9  %exitcond_flatten1 = icmp eq i9 %indvar_flatten1, -192

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="1457" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header85:10  %indvar_flatten_next1 = add i9 1, %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="1458" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header85:11  br i1 %exitcond_flatten1, label %.preheader.preheader, label %burst.rd.end84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="109" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1460" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
ifFalse4:0  br label %burst.rd.header85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1461" st_id="110" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1462" st_id="111" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1463" st_id="112" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1464" st_id="113" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1465" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end84:2  %exitcond6 = icmp eq i4 %indvar4, -6

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1466" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end84:3  %indvar4_mid2 = select i1 %exitcond6, i4 0, i4 %indvar4

]]></Node>
<StgValue><ssdm name="indvar4_mid2"/></StgValue>
</operation>

<operation id="1467" st_id="114" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1468" st_id="115" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1469" st_id="116" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1470" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end84:4  %i_1 = add i6 1, %i5

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1471" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="6">
<![CDATA[
burst.rd.end84:5  %tmp_26 = trunc i6 %i_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1472" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
burst.rd.end84:6  %p_shl_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_26, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="1473" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end84:7  %p_shl_cast_mid1 = zext i8 %p_shl_mid1 to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="1474" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end84:8  %tmp_27 = shl i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1475" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="6">
<![CDATA[
burst.rd.end84:9  %p_shl1_cast_mid1 = zext i6 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="1476" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:10  %tmp_21_mid1 = add i9 %p_shl1_cast_mid1, %p_shl_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_mid1"/></StgValue>
</operation>

<operation id="1477" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
burst.rd.end84:15  %i5_mid2 = select i1 %exitcond6, i6 %i_1, i6 %i5

]]></Node>
<StgValue><ssdm name="i5_mid2"/></StgValue>
</operation>

<operation id="1478" st_id="117" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1479" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
burst.rd.end84:11  %tmp_21_cast_mid2_v = select i1 %exitcond6, i9 %tmp_21_mid1, i9 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_21_cast_mid2_v"/></StgValue>
</operation>

<operation id="1480" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="33" op_0_bw="9">
<![CDATA[
burst.rd.end84:12  %p_sum_cast_mid2_v_v = zext i9 %tmp_21_cast_mid2_v to i33

]]></Node>
<StgValue><ssdm name="p_sum_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="1481" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end84:13  %p_sum_cast_mid2_v = add i33 %p_sum_cast_mid2_v_v, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="p_sum_cast_mid2_v"/></StgValue>
</operation>

<operation id="1482" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="33">
<![CDATA[
burst.rd.end84:14  %p_sum_cast_mid2 = zext i33 %p_sum_cast_mid2_v to i64

]]></Node>
<StgValue><ssdm name="p_sum_cast_mid2"/></StgValue>
</operation>

<operation id="1483" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.rd.end84:17  %mem_V_addr_4 = getelementptr i16* %mem_V, i64 %p_sum_cast_mid2

]]></Node>
<StgValue><ssdm name="mem_V_addr_4"/></StgValue>
</operation>

<operation id="1484" st_id="118" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1485" st_id="119" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1486" st_id="120" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1487" st_id="121" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:21  %tmp_28 = urem i9 %indvar_flatten1, 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1488" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end84:22  %tmp_29 = icmp eq i9 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1489" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end84:23  br i1 %tmp_29, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1490" st_id="123" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1491" st_id="124" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1492" st_id="125" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1493" st_id="126" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1494" st_id="127" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1495" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end84:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Layer2_memcpy_OC_wei)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end84:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1497" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end84:16  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="1498" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end84:18  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end84:19  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_2_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end84:20  %indvar_next4 = add i4 1, %indvar4_mid2

]]></Node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="1501" st_id="128" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>

<operation id="1502" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
BurstBB:5  %ifzero5 = icmp eq i4 %indvar_next4, -6

]]></Node>
<StgValue><ssdm name="ifzero5"/></StgValue>
</operation>

<operation id="1503" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:6  br i1 %ifzero5, label %ifTrue3, label %ifFalse4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:37  %accums_2_m_cr_V_load_19 = load i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_19"/></StgValue>
</operation>

<operation id="1505" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:41  %accums_2_m_cr_V_load_20 = load i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_20"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1506" st_id="129" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %mem_V_addr_8_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %mem_V_addr_4, i32 10)

]]></Node>
<StgValue><ssdm name="mem_V_addr_8_rd_req"/></StgValue>
</operation>

<operation id="1507" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:37  %accums_2_m_cr_V_load_19 = load i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_19"/></StgValue>
</operation>

<operation id="1509" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:41  %accums_2_m_cr_V_load_20 = load i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_20"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1510" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
BurstBB:0  %mem_V_addr_4_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %mem_V_addr_4)

]]></Node>
<StgValue><ssdm name="mem_V_addr_4_read"/></StgValue>
</operation>

<operation id="1511" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:33  %accums_2_m_cr_V_load_18 = load i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_18"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1512" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="4">
<![CDATA[
BurstBB:1  %tmp_30 = zext i4 %indvar4_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1513" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:2  %weights_2_addr_10 = getelementptr [10 x i16]* %weights_2, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="weights_2_addr_10"/></StgValue>
</operation>

<operation id="1514" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
BurstBB:3  store i16 %mem_V_addr_4_read, i16* %weights_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
BurstBB:4  %burstread_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4)

]]></Node>
<StgValue><ssdm name="burstread_rend96"/></StgValue>
</operation>

<operation id="1516" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:25  %accums_2_m_cr_V_load_16 = load i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_16"/></StgValue>
</operation>

<operation id="1517" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:29  %accums_2_m_cr_V_load_17 = load i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_17"/></StgValue>
</operation>

<operation id="1518" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:33  %accums_2_m_cr_V_load_18 = load i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_18"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1519" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="6">
<![CDATA[
ifTrue3:0  %tmp_23 = zext i6 %i5_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1520" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue3:1  %l1_result_V_addr_1 = getelementptr [32 x i15]* %l1_result_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="l1_result_V_addr_1"/></StgValue>
</operation>

<operation id="1521" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="5">
<![CDATA[
ifTrue3:2  %l1_result_V_load = load i15* %l1_result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_result_V_load"/></StgValue>
</operation>

<operation id="1522" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:25  %accums_2_m_cr_V_load_16 = load i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_16"/></StgValue>
</operation>

<operation id="1523" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:29  %accums_2_m_cr_V_load_17 = load i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_17"/></StgValue>
</operation>

<operation id="1524" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:36  %weights_2_load_8 = load i16* %weights_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="1525" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:40  %weights_2_load_9 = load i16* %weights_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1526" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="5">
<![CDATA[
ifTrue3:2  %l1_result_V_load = load i15* %l1_result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_result_V_load"/></StgValue>
</operation>

<operation id="1527" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:28  %weights_2_load_6 = load i16* %weights_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="1528" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:32  %weights_2_load_7 = load i16* %weights_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>

<operation id="1529" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:36  %weights_2_load_8 = load i16* %weights_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="1530" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:40  %weights_2_load_9 = load i16* %weights_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1531" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="15">
<![CDATA[
ifTrue3:3  %extLd = zext i15 %l1_result_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="1532" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:5  %accums_2_m_cr_V_load_11 = load i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_11"/></StgValue>
</operation>

<operation id="1533" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:20  %weights_2_load_4 = load i16* %weights_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="1534" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:24  %weights_2_load_5 = load i16* %weights_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>

<operation id="1535" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:28  %weights_2_load_6 = load i16* %weights_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="1536" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:32  %weights_2_load_7 = load i16* %weights_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>

<operation id="1537" st_id="134" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1538" st_id="134" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1539" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:4  %weights_2_load = load i16* %weights_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="1540" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:5  %accums_2_m_cr_V_load_11 = load i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_11"/></StgValue>
</operation>

<operation id="1541" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:8  %weights_2_load_1 = load i16* %weights_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>

<operation id="1542" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:9  %accums_2_m_cr_V_load_12 = load i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_12"/></StgValue>
</operation>

<operation id="1543" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:13  %accums_2_m_cr_V_load_13 = load i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_13"/></StgValue>
</operation>

<operation id="1544" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:20  %weights_2_load_4 = load i16* %weights_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="1545" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:24  %weights_2_load_5 = load i16* %weights_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>

<operation id="1546" st_id="135" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1547" st_id="135" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1548" st_id="135" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1549" st_id="135" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1550" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:4  %weights_2_load = load i16* %weights_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="1551" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:8  %weights_2_load_1 = load i16* %weights_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>

<operation id="1552" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:9  %accums_2_m_cr_V_load_12 = load i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_12"/></StgValue>
</operation>

<operation id="1553" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:12  %weights_2_load_2 = load i16* %weights_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="1554" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:13  %accums_2_m_cr_V_load_13 = load i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_13"/></StgValue>
</operation>

<operation id="1555" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:16  %weights_2_load_3 = load i16* %weights_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>

<operation id="1556" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:17  %accums_2_m_cr_V_load_14 = load i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_14"/></StgValue>
</operation>

<operation id="1557" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:21  %accums_2_m_cr_V_load_15 = load i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_15"/></StgValue>
</operation>

<operation id="1558" st_id="136" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1559" st_id="136" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1560" st_id="136" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1561" st_id="136" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1562" st_id="136" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1563" st_id="137" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1564" st_id="137" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1565" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:12  %weights_2_load_2 = load i16* %weights_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="1566" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="4">
<![CDATA[
ifTrue3:16  %weights_2_load_3 = load i16* %weights_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>

<operation id="1567" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:17  %accums_2_m_cr_V_load_14 = load i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_14"/></StgValue>
</operation>

<operation id="1568" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="128" op_0_bw="4">
<![CDATA[
ifTrue3:21  %accums_2_m_cr_V_load_15 = load i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_15"/></StgValue>
</operation>

<operation id="1569" st_id="137" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1570" st_id="137" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1571" st_id="137" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1572" st_id="137" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1573" st_id="137" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1574" st_id="138" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1575" st_id="138" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1576" st_id="138" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1577" st_id="138" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1578" st_id="138" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1579" st_id="138" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1580" st_id="138" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1581" st_id="138" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1582" st_id="138" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1583" st_id="138" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1584" st_id="139" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1585" st_id="139" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1586" st_id="139" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1587" st_id="139" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1588" st_id="139" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1589" st_id="139" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1590" st_id="139" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1591" st_id="139" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1592" st_id="139" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1593" st_id="139" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1594" st_id="140" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1595" st_id="140" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1596" st_id="140" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1597" st_id="140" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1598" st_id="140" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1599" st_id="140" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1600" st_id="140" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1601" st_id="140" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1602" st_id="140" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1603" st_id="140" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1604" st_id="141" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1605" st_id="141" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1606" st_id="141" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1607" st_id="141" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1608" st_id="141" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1609" st_id="141" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1610" st_id="141" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1611" st_id="141" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1612" st_id="141" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:38  %call_ret29_8 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_19, i16 %weights_2_load_8, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_8"/></StgValue>
</operation>

<operation id="1613" st_id="141" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:42  %call_ret29_9 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_20, i16 %weights_2_load_9, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_9"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1614" st_id="142" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1615" st_id="142" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1616" st_id="142" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1617" st_id="142" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1618" st_id="142" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1619" st_id="142" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>

<operation id="1620" st_id="142" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:30  %call_ret29_6 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_17, i16 %weights_2_load_6, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_6"/></StgValue>
</operation>

<operation id="1621" st_id="142" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:34  %call_ret29_7 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_18, i16 %weights_2_load_7, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_7"/></StgValue>
</operation>

<operation id="1622" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:39  store i128 %call_ret29_8, i128* %accums_2_m_cr_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:43  store i128 %call_ret29_9, i128* %accums_2_m_cr_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1624" st_id="143" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1625" st_id="143" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1626" st_id="143" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1627" st_id="143" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1628" st_id="143" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1629" st_id="143" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:26  %call_ret29_5 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_16, i16 %weights_2_load_5, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1630" st_id="144" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:6  %call_ret3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_11, i16 %weights_2_load, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1631" st_id="144" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:10  %call_ret29_1 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_12, i16 %weights_2_load_1, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_1"/></StgValue>
</operation>

<operation id="1632" st_id="144" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1633" st_id="144" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1634" st_id="144" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1635" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:31  store i128 %call_ret29_6, i128* %accums_2_m_cr_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:35  store i128 %call_ret29_7, i128* %accums_2_m_cr_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1637" st_id="145" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:14  %call_ret29_2 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_13, i16 %weights_2_load_2, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_2"/></StgValue>
</operation>

<operation id="1638" st_id="145" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:18  %call_ret29_3 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_14, i16 %weights_2_load_3, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_3"/></StgValue>
</operation>

<operation id="1639" st_id="145" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="16" op_3_bw="16">
<![CDATA[
ifTrue3:22  %call_ret29_4 = call fastcc i128 @multiply_accumulate(i128 %accums_2_m_cr_V_load_15, i16 %weights_2_load_4, i16 %extLd)

]]></Node>
<StgValue><ssdm name="call_ret29_4"/></StgValue>
</operation>

<operation id="1640" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:27  store i128 %call_ret29_5, i128* %accums_2_m_cr_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">
</state>

<state id="147" st_id="147">

<operation id="1641" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:7  store i128 %call_ret3, i128* %accums_2_m_cr_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:23  store i128 %call_ret29_4, i128* %accums_2_m_cr_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1643" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:11  store i128 %call_ret29_1, i128* %accums_2_m_cr_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:19  store i128 %call_ret29_3, i128* %accums_2_m_cr_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1645" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
ifTrue3:15  store i128 %call_ret29_2, i128* %accums_2_m_cr_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
ifTrue3:44  br label %ifFalse4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1647" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1648" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i6 = phi i4 [ %i_2, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="1649" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i6, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1650" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1651" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_2 = add i4 %i6, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1652" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_25 = zext i4 %i6 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1654" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accums_2_m_cr_V_addr_2 = getelementptr [10 x i128]* %accums_2_m_cr_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_addr_2"/></StgValue>
</operation>

<operation id="1655" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="128" op_0_bw="4">
<![CDATA[
:3  %accums_2_m_cr_V_load_10 = load i128* %accums_2_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_10"/></StgValue>
</operation>

<operation id="1656" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_24 = zext i32 %result_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1657" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:1  %out_V_addr = getelementptr i16* %out_V, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="1658" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %out_V_addr, i32 10)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_req"/></StgValue>
</operation>

<operation id="1659" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1660" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="128" op_0_bw="4">
<![CDATA[
:3  %accums_2_m_cr_V_load_10 = load i128* %accums_2_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="accums_2_m_cr_V_load_10"/></StgValue>
</operation>

<operation id="1661" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="128" op_1_bw="4">
<![CDATA[
:7  store i128 0, i128* %accums_2_m_cr_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1662" st_id="153" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1663" st_id="154" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1664" st_id="155" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1665" st_id="156" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1666" st_id="157" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1667" st_id="158" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="128">
<![CDATA[
:4  %op2_V_assign_1 = call fastcc i16 @get_result(i128 %accums_2_m_cr_V_load_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1668" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %l2_result_V_addr = getelementptr [10 x i16]* %l2_result_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="l2_result_V_addr"/></StgValue>
</operation>

<operation id="1670" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:6  store i16 %op2_V_assign_1, i16* %l2_result_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1672" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar5 = phi i4 [ 0, %2 ], [ %indvar_next5, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="1673" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:1  %exitcond9 = icmp eq i4 %indvar5, -6

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1674" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:2  %indvar_next5 = add i4 %indvar5, 1

]]></Node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="1675" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond9, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="4">
<![CDATA[
burst.wr.body:4  %tmp_31 = zext i4 %indvar5 to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1677" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:5  %l2_result_V_addr_1 = getelementptr [10 x i16]* %l2_result_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="l2_result_V_addr_1"/></StgValue>
</operation>

<operation id="1678" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="4">
<![CDATA[
burst.wr.body:6  %l2_result_V_load = load i16* %l2_result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_result_V_load"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1679" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="4">
<![CDATA[
burst.wr.body:6  %l2_result_V_load = load i16* %l2_result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_result_V_load"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1680" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1681" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="1682" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:3  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_out_OC_V_O)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %out_V_addr, i16 %l2_result_V_load, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="1686" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:9  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1687" st_id="163" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1688" st_id="164" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1689" st_id="165" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1690" st_id="166" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1691" st_id="167" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy.tail:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_wr_resp"/></StgValue>
</operation>

<operation id="1692" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
