// Library - 16nm, Cell - 6T_DATAb, View - schematic
// LAST TIME SAVED: May 24 19:27:52 2015
// NETLIST TIME: May 27 22:38:30 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_DATAb  (Ack, B0, B1, Go, Read_1of4[3:0], Read_1of4[7:4], W0, 
    W1, WdataAck, AckThruBot, AckThruTop, RW, Reset, ValAddr, RdataAck, 
    W1_1of4, W2_1of4, \~R0 , \~R1 );

output  Ack, Go;

inout  AckThruBot, AckThruTop, Reset, ValAddr;


output [3:0]  W0;
output [3:0]  W1;
output [7:0]  Read_1of4;
output [3:0]  B1;
output [3:0]  B0;
output [1:0]  WdataAck;

inout [1:0]  RW;

input [3:0]  \~R0 ;
input [1:0]  RdataAck;
input [3:0]  W1_1of4;
input [3:0]  \~R1 ;
input [3:0]  W2_1of4;

// Buses in the design

wire  [3:0]  R0;

wire  [3:0]  R1;

wire  [3:0]  nB1;

wire  [3:0]  nB0;

wire  [0:3]  wack;

wire  [3:0]  RpAck;

wire  [3:0]  R1q;

wire  [3:0]  R0q;

wire  [3:0]  Lack;


PCHBd IRPCHB_3 ( .\Ai+1 (RpAck[3]), .Ai(Lack[3]), .\R0i+1 (R0q[3]), 
    .\R1i+1 (R1q[3]), .R0i(R0[3]), .R1i(R1[3]));

PCHBd IRPCHB_2 ( .\Ai+1 (RpAck[2]), .Ai(Lack[2]), .\R0i+1 (R0q[2]), 
    .\R1i+1 (R1q[2]), .R0i(R0[2]), .R1i(R1[2]));

PCHBd IRPCHB_1 ( .\Ai+1 (RpAck[1]), .Ai(Lack[1]), .\R0i+1 (R0q[1]), 
    .\R1i+1 (R1q[1]), .R0i(R0[1]), .R1i(R1[1]));

PCHBd IRPCHB_0 ( .\Ai+1 (RpAck[0]), .Ai(Lack[0]), .\R0i+1 (R0q[0]), 
    .\R1i+1 (R1q[0]), .R0i(R0[0]), .R1i(R1[0]));

nand_1x I8 ( .Y(Ack), .B(intWack), .A(intRack));

PCHB_Write IWPCHB0_1 ( .B0(B0[1]), .B1(B1[1]), .W1(W1[1]), 
    .Ai(wack[1]), .R0i(nB0[1]), .R1i(nB1[1]), .W0(W0[1]));

PCHB_Write IWPCHB0_0 ( .B0(B0[0]), .B1(B1[0]), .W1(W1[0]), 
    .Ai(wack[0]), .R0i(nB0[0]), .R1i(nB1[0]), .W0(W0[0]));

PCHB_Write IWPCHB1_1 ( .B0(B0[3]), .B1(B1[3]), .W1(W1[3]), 
    .Ai(wack[3]), .R0i(nB0[3]), .R1i(nB1[3]), .W0(W0[3]));

PCHB_Write IWPCHB1_0 ( .B0(B0[2]), .B1(B1[2]), .W1(W1[2]), 
    .Ai(wack[2]), .R0i(nB0[2]), .R1i(nB1[2]), .W0(W0[2]));

and_1x I13_3 ( .Y(W0[3]), .B(B0[3]), .A(Wen));

and_1x I13_2 ( .Y(W0[2]), .B(B0[2]), .A(Wen));

and_1x I13_1 ( .Y(W0[1]), .B(B0[1]), .A(Wen));

and_1x I13_0 ( .Y(W0[0]), .B(B0[0]), .A(Wen));

and_1x I11_3 ( .Y(W1[3]), .B(B1[3]), .A(Wen));

and_1x I11_2 ( .Y(W1[2]), .B(B1[2]), .A(Wen));

and_1x I11_1 ( .Y(W1[1]), .B(B1[1]), .A(Wen));

and_1x I11_0 ( .Y(W1[0]), .B(B1[0]), .A(Wen));

_ANALOG_BEGIN
M0_3 (\~R1 [3] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_2 (\~R1 [2] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_1 (\~R1 [1] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_0 (\~R1 [0] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_3 (\~R0 [3] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_2 (\~R0 [2] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_1 (\~R0 [1] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_0 (\~R0 [0] Go cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n 
    l=20n nfin=1 nf=1 m=1
_ANALOG_END

inv_1x I4_3 ( .Y(R1[3]), .A(\~R1 [3]));

inv_1x I4_2 ( .Y(R1[2]), .A(\~R1 [2]));

inv_1x I4_1 ( .Y(R1[1]), .A(\~R1 [1]));

inv_1x I4_0 ( .Y(R1[0]), .A(\~R1 [0]));

inv_1x I6_3 ( .Y(R0[3]), .A(\~R0 [3]));

inv_1x I6_2 ( .Y(R0[2]), .A(\~R0 [2]));

inv_1x I6_1 ( .Y(R0[1]), .A(\~R0 [1]));

inv_1x I6_0 ( .Y(R0[0]), .A(\~R0 [0]));

_ANALOG_BEGIN
I1 (AckThruBot AckThruTop) iprobe
_ANALOG_END

TH22 I9 ( .Y(Wen), .B(RW[0]), .A(ValAddr));

TH22 I7 ( .Y(Go), .B(RW[1]), .A(ValAddr));

WCHB_Read IRWCHB_1 ( .Out(Read_1of4[7:4]), .Rack(RdataAck[1]), 
    .L0(R0q[3:2]), .L1(R1q[3:2]), .Lack(RpAck[3:2]));

WCHB_Read IRWCHB_0 ( .Out(Read_1of4[3:0]), .Rack(RdataAck[0]), 
    .L0(R0q[1:0]), .L1(R1q[1:0]), .Lack(RpAck[1:0]));

\TH44~  I16 ( .D(wack[1]), .C(wack[3]), .A(wack[0]), .B(wack[2]), 
    .Y(intWack));

\TH44~  I0 ( .D(Lack[0]), .C(Lack[1]), .A(Lack[3]), .B(Lack[2]), 
    .Y(intRack));

WCHB_Write IWWCHB1 ( .Out0(nB0[3:2]), .Out1(nB1[3:2]), 
    .Lack(WdataAck[1]), .Rack({wack[3], wack[2]}), .In(W2_1of4[3:0]));

WCHB_Write IWWCHB0 ( .Out0(nB0[1:0]), .Out1(nB1[1:0]), 
    .Lack(WdataAck[0]), .Rack({wack[1], wack[0]}), .In(W1_1of4[3:0]));

endmodule
