Analysis & Synthesis report for Lab7
Thu May 16 13:54:06 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab7|SequenceDetector:SD|estado
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for ROM256_8:MEM0|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated
 14. Source assignments for ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component|altsyncram_lnq3:auto_generated
 15. Parameter Settings for User Entity Instance: ROM256_8:MEM0|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "myJKFF:foundff"
 19. Port Connectivity Checks: "myJKFF:startff"
 20. Port Connectivity Checks: "myJKFF:loadff"
 21. Port Connectivity Checks: "seteSegb:SSeg5"
 22. Port Connectivity Checks: "seteSegb:SSeg4"
 23. Port Connectivity Checks: "seteSegb:SSeg3"
 24. Port Connectivity Checks: "seteSegb:SSeg2"
 25. Port Connectivity Checks: "seteSegb:SSeg1"
 26. Port Connectivity Checks: "seteSegb:SSeg0"
 27. Port Connectivity Checks: "PISO8BITS:PISO"
 28. Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF3"
 29. Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF2"
 30. Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF1"
 31. Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF0"
 32. Port Connectivity Checks: "SynchronousCounter:counter"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 13:54:06 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab7                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 150                                         ;
;     Total combinational functions  ; 148                                         ;
;     Dedicated logic registers      ; 67                                          ;
; Total registers                    ; 67                                          ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Lab7               ; Lab7               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; myJKFF.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd                  ;         ;
; 7seg.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/7seg.vhd                    ;         ;
; Lab7.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd                    ;         ;
; ROM256_8.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd                ;         ;
; SequenceDetector.vhd             ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/SequenceDetector.vhd        ;         ;
; Timing_Reference.vhd             ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd        ;         ;
; PISO8Bits.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd               ;         ;
; Sync_Counter.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd            ;         ;
; ROM_DEC_256_8.vhd                ; yes             ; User Wizard-Generated File             ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9fr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_9fr3.tdf      ;         ;
; rom01_256_8 .hex                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/rom01_256_8 .hex            ;         ;
; db/altsyncram_lnq3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_lnq3.tdf      ;         ;
; rom02_256_8.hex                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/rom02_256_8.hex             ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 150    ;
;                                             ;        ;
; Total combinational functions               ; 148    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 52     ;
;     -- 3 input functions                    ; 35     ;
;     -- <=2 input functions                  ; 61     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 110    ;
;     -- arithmetic mode                      ; 38     ;
;                                             ;        ;
; Total registers                             ; 67     ;
;     -- Dedicated logic registers            ; 67     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 56     ;
; Total memory bits                           ; 4096   ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; comb~2 ;
; Maximum fan-out                             ; 33     ;
; Total fan-out                               ; 839    ;
; Average fan-out                             ; 2.45   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                     ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+--------------------+--------------+
; |lab7                                     ; 148 (16)            ; 67 (10)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 56   ; 0            ; 0          ; |lab7                                                                                   ; lab7               ; work         ;
;    |PISO8BITS:PISO|                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|PISO8BITS:PISO                                                                    ; PISO8BITS          ; work         ;
;    |ROM256_8:MEM0|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM256_8:MEM0                                                                     ; ROM256_8           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM256_8:MEM0|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;          |altsyncram_9fr3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM256_8:MEM0|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated      ; altsyncram_9fr3    ; work         ;
;    |ROM_DEC_256_8:MEM1|                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM_DEC_256_8:MEM1                                                                ; ROM_DEC_256_8      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_lnq3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component|altsyncram_lnq3:auto_generated ; altsyncram_lnq3    ; work         ;
;    |SequenceDetector:SD|                  ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SequenceDetector:SD                                                               ; SequenceDetector   ; work         ;
;    |SynchronousCounter:counter|           ; 12 (3)              ; 5 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SynchronousCounter:counter                                                        ; SynchronousCounter ; work         ;
;       |myJKFF:JKFF0|                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SynchronousCounter:counter|myJKFF:JKFF0                                           ; myJKFF             ; work         ;
;       |myJKFF:JKFF1|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SynchronousCounter:counter|myJKFF:JKFF1                                           ; myJKFF             ; work         ;
;       |myJKFF:JKFF2|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SynchronousCounter:counter|myJKFF:JKFF2                                           ; myJKFF             ; work         ;
;       |myJKFF:JKFF3|                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|SynchronousCounter:counter|myJKFF:JKFF3                                           ; myJKFF             ; work         ;
;    |Timing_Reference:FREQ_DIV|            ; 56 (56)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|Timing_Reference:FREQ_DIV                                                         ; Timing_Reference   ; work         ;
;    |myJKFF:foundff|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|myJKFF:foundff                                                                    ; myJKFF             ; work         ;
;    |myJKFF:loadff|                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|myJKFF:loadff                                                                     ; myJKFF             ; work         ;
;    |myJKFF:startff|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|myJKFF:startff                                                                    ; myJKFF             ; work         ;
;    |seteSegb:SSeg0|                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|seteSegb:SSeg0                                                                    ; seteSegb           ; work         ;
;    |seteSegb:SSeg1|                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|seteSegb:SSeg1                                                                    ; seteSegb           ; work         ;
;    |seteSegb:SSeg2|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|seteSegb:SSeg2                                                                    ; seteSegb           ; work         ;
;    |seteSegb:SSeg4|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|seteSegb:SSeg4                                                                    ; seteSegb           ; work         ;
;    |seteSegb:SSeg5|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|seteSegb:SSeg5                                                                    ; seteSegb           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; ROM256_8:MEM0|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ROM01_256_8 .hex ;
; ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component|altsyncram_lnq3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ROM02_256_8.hex  ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lab7|ROM256_8:MEM0      ; ROM256_8.vhd      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lab7|ROM_DEC_256_8:MEM1 ; ROM_DEC_256_8.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|SequenceDetector:SD|estado                                                          ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; estado.s7 ; estado.s6 ; estado.s5 ; estado.s4 ; estado.s3 ; estado.s2 ; estado.s1 ; estado.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; estado.s0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; estado.s1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; estado.s2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; estado.s3 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; estado.s4 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; estado.s5 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; estado.s6 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; estado.s7 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Timing_Reference:FREQ_DIV|count[0]     ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ROM256_8:MEM0|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component|altsyncram_lnq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM256_8:MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ROM01_256_8 .hex     ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9fr3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ROM02_256_8.hex      ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_lnq3      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; ROM256_8:MEM0|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myJKFF:foundff"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; j      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myJKFF:startff"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; j      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myJKFF:loadff"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; j    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg5"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dot    ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg4"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dot    ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg3"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dot     ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg2"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dot    ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg1"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dot    ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seteSegb:SSeg0"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dot    ; Input  ; Info     ; Stuck at GND                                                                        ;
; hexdot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "PISO8BITS:PISO" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; preset ; Input ; Info     ; Stuck at VCC   ;
; reset  ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF3"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF2"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF1"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SynchronousCounter:counter|myJKFF:JKFF0"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; j    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "SynchronousCounter:counter" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; reset ; Input ; Info     ; Stuck at VCC                ;
+-------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 67                          ;
;     CLR               ; 15                          ;
;     SLD               ; 7                           ;
;     plain             ; 45                          ;
; cycloneiii_lcell_comb ; 180                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 142                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 52                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 13:53:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file myjkff.vhd
    Info (12022): Found design unit 1: myJKFF-Behavior File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd Line: 13
    Info (12023): Found entity 1: myJKFF File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file 7seg.vhd
    Info (12022): Found design unit 1: seteSegb-Behavioral File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/7seg.vhd Line: 16
    Info (12023): Found entity 1: seteSegb File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/7seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lab7.vhd
    Info (12022): Found design unit 1: lab7-Behavioral File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 21
    Info (12023): Found entity 1: lab7 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom256_8.vhd
    Info (12022): Found design unit 1: rom256_8-SYN File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd Line: 52
    Info (12023): Found entity 1: ROM256_8 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sequencedetector.vhd
    Info (12022): Found design unit 1: SequenceDetector-Behavior File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/SequenceDetector.vhd Line: 13
    Info (12023): Found entity 1: SequenceDetector File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/SequenceDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timing_reference.vhd
    Info (12022): Found design unit 1: Timing_Reference-freq_div File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file piso8bits.vhd
    Info (12022): Found design unit 1: PISO8BITS-behavior File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd Line: 14
    Info (12023): Found entity 1: PISO8BITS File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd Line: 4
Info (12021): Found 4 design units, including 1 entities, in source file sync_counter.vhd
    Info (12022): Found design unit 1: SynchronousCounter-Behavior File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd Line: 13
    Info (12022): Found design unit 2: SynchronousCounter-Behavior5 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd Line: 72
    Info (12022): Found design unit 3: SynchronousCounter-BehaviorF File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd Line: 131
    Info (12023): Found entity 1: SynchronousCounter File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom_dec_256_8.vhd
    Info (12022): Found design unit 1: rom_dec_256_8-SYN File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd Line: 52
    Info (12023): Found entity 1: ROM_DEC_256_8 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd Line: 42
Info (12127): Elaborating entity "Lab7" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Lab7.vhd(35): used explicit default value for signal "cReset" because signal was never assigned a value File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 35
Warning (10812): VHDL warning at Lab7.vhd(42): sensitivity list already contains address File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 42
Warning (10492): VHDL Process Statement warning at Lab7.vhd(48): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 48
Info (12129): Elaborating entity "SynchronousCounter" using architecture "A:behaviorf" for hierarchy "SynchronousCounter:counter" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 63
Info (12129): Elaborating entity "myJKFF" using architecture "A:behavior" for hierarchy "SynchronousCounter:counter|myJKFF:JKFF0" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd Line: 137
Info (12128): Elaborating entity "SequenceDetector" for hierarchy "SequenceDetector:SD" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 71
Info (12128): Elaborating entity "PISO8BITS" for hierarchy "PISO8BITS:PISO" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 79
Info (12128): Elaborating entity "Timing_Reference" for hierarchy "Timing_Reference:FREQ_DIV" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 87
Warning (10492): VHDL Process Statement warning at Timing_Reference.vhd(27): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd Line: 27
Info (12128): Elaborating entity "ROM256_8" for hierarchy "ROM256_8:MEM0" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM256_8:MEM0|altsyncram:altsyncram_component" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM256_8:MEM0|altsyncram:altsyncram_component" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd Line: 59
Info (12133): Instantiated megafunction "ROM256_8:MEM0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM01_256_8 .hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fr3.tdf
    Info (12023): Found entity 1: altsyncram_9fr3 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_9fr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9fr3" for hierarchy "ROM256_8:MEM0|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_DEC_256_8" for hierarchy "ROM_DEC_256_8:MEM1" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd Line: 59
Info (12133): Instantiated megafunction "ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM02_256_8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnq3.tdf
    Info (12023): Found entity 1: altsyncram_lnq3 File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_lnq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnq3" for hierarchy "ROM_DEC_256_8:MEM1|altsyncram:altsyncram_component|altsyncram_lnq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seteSegb" for hierarchy "seteSegb:SSeg0" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 107
Info (12128): Elaborating entity "myJKFF" for hierarchy "myJKFF:loadff" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 137
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "myJKFF:loadff|TQ" is converted into an equivalent circuit using register "myJKFF:loadff|TQ~_emulated" and latch "myJKFF:loadff|TQ~1" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd Line: 22
    Warning (13310): Register "SynchronousCounter:counter|myJKFF:JKFF3|TQ" is converted into an equivalent circuit using register "SynchronousCounter:counter|myJKFF:JKFF3|TQ~_emulated" and latch "SynchronousCounter:counter|myJKFF:JKFF3|TQ~1" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd Line: 22
    Warning (13310): Register "SynchronousCounter:counter|myJKFF:JKFF0|TQ" is converted into an equivalent circuit using register "SynchronousCounter:counter|myJKFF:JKFF0|TQ~_emulated" and latch "SynchronousCounter:counter|myJKFF:JKFF3|TQ~1" File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 10
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 10
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 10
    Warning (13410): Pin "HEXDOT[0]" is stuck at GND File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 13
    Warning (13410): Pin "HEXDOT[1]" is stuck at GND File: C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "comb~0"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 230 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 158 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Thu May 16 13:54:06 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:35


