{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 07:26:39 2024 " "Info: Processing started: Tue Jul 09 07:26:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2BCD -c bin2BCD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bin2BCD -c bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Info (12023): Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file driver7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver7seg " "Info (12023): Found entity 1: driver7seg" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info (12023): Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wunidaeds top.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at top.v(13): created implicit net for \"wunidaeds\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info (12127): Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:u0 " "Info (12128): Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(26) " "Warning (10230): Verilog HDL assignment warning at bin2BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/bin2BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(25) " "Warning (10230): Verilog HDL assignment warning at bin2BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/bin2BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7seg driver7seg:u1 " "Info (12128): Elaborating entity \"driver7seg\" for hierarchy \"driver7seg:u1\"" {  } { { "top.v" "u1" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "driver7seg.v(6) " "Warning (10270): Verilog HDL Case Statement warning at driver7seg.v(6): incomplete case statement has no default case item" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d driver7seg.v(6) " "Warning (10240): Verilog HDL Always Construct warning at driver7seg.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[0\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[1\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[2\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[3\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[4\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[5\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] driver7seg.v(6) " "Info (10041): Inferred latch for \"d\[6\]\" at driver7seg.v(6)" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u1\|d\[2\] " "Warning (14026): LATCH primitive \"driver7seg:u1\|d\[2\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u1\|d\[5\] " "Warning (14026): LATCH primitive \"driver7seg:u1\|d\[5\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u1\|d\[6\] " "Warning (14026): LATCH primitive \"driver7seg:u1\|d\[6\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u2\|d\[1\] " "Warning (14026): LATCH primitive \"driver7seg:u2\|d\[1\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u2\|d\[4\] " "Warning (14026): LATCH primitive \"driver7seg:u2\|d\[4\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "driver7seg:u2\|d\[6\] " "Warning (14026): LATCH primitive \"driver7seg:u2\|d\[6\]\" is permanently enabled" {  } { { "driver7seg.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/driver7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Warning (13410): Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] VCC " "Warning (13410): Pin \"hex2\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] VCC " "Warning (13410): Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] VCC " "Warning (13410): Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Warning (13410): Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Warning (13410): Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Warning (13410): Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Warning (13410): Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Warning (13410): Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] VCC " "Warning (13410): Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] VCC " "Warning (13410): Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] VCC " "Warning (13410): Pin \"hex0\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Warning (13410): Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] VCC " "Warning (13410): Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Warning (13410): Pin \"hex0\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning (21074): Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[0\] " "Warning (15610): No output dependent on input pin \"binary\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[1\] " "Warning (15610): No output dependent on input pin \"binary\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[2\] " "Warning (15610): No output dependent on input pin \"binary\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[4\] " "Warning (15610): No output dependent on input pin \"binary\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[5\] " "Warning (15610): No output dependent on input pin \"binary\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[6\] " "Warning (15610): No output dependent on input pin \"binary\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binary\[7\] " "Warning (15610): No output dependent on input pin \"binary\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/gabri/Downloads/tudo/verilog/testes verilog/teste 18 (conversor binário para BCD)/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info (21057): Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info (21058): Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info (21059): Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 07:26:39 2024 " "Info: Processing ended: Tue Jul 09 07:26:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
