# FPGA-Project
VHDL Implementation of a wastewater computational alogorithm
Development and simulations were preformed using Vivadd suite 
