[

{
    "text": "Chapter Summary\n3.1 Physical Configuration of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Attributes ..... 237\n3.4 The $i-v$ Traits of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Networks ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 MOSFET Small-Signal Performance ..... 282\n3.8 Fundamental MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics initiated with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on semiconductor material. This milestone was achieved in 1947 with the creation of the bipolar junction transistor (BJT), marking the first functional semiconductor triode. However, the BJT is not the sole type of transistor, nor was it the first conceptually. As early as 1925, Julius Lilienfeld patented a device now recognized as the field-effect transistor (FET). Due to fabrication challenges at the time, he could not make it operational. Approximately 35 years later, in 1960, Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, known as the MOSFET.\n\nThe MOSFET's closest analog to the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four MOSFET variants. Essentially, a DMOSFET comprises a thin layer of $n$-type material termed the channel, forming a parallel-plate capacitor with the gate electrode. The channel's source end provides a rich supply of free electrons designed to flow to the opposite end, termed the drain. The source and drain functions resemble those of the triode's cathode and plate (or the BJT's emitter and collector). The gate, akin to the triode's grid (or the BJT's base), modulates the channel's conductivity, thus controlling electron flow from source to drain. Specifically, a negative gate voltage induces a positive channel charge, reducing free electron concentration. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow. By analogy, FET behavior is similar to controlling water flow in a garden hose by squeezing it, potentially stopping it entirely.\n\nFollowing the MOSFET's successful debut, its advantages in size and power efficiency made it competitive with BJTs, especially in applications like the first battery-powered calculators and wristwatches. RCA introduced the complementary MOS (CMOS) as a low-power alternative to the prevalent bipolar TTL logic family. In 1971, Intel leveraged MOS technology to create the first microprocessor. Since then, IC electronics have advanced exponentially, permeating virtually all aspects of modern life, guided by Moore's law, which posits that IC device density doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it faces impending physical limits.\n\nOver time, the MOSFET has surpassed the BJT in high-density ICs due to its size and power benefits. However, in high-performance analog applications, the BJT remains preferred. BiCMOS technology, combining both transistor types on a single chip, offers enhanced design possibilities. Contemporary ICs often integrate digital and analog functions, termed mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undeniably exciting, challenging, and rapidly evolving. Beginners may feel overwhelmed, but focusing on general principles that transcend current technologies is crucial for understanding new developments and maintaining a successful engineering career.\n\nCHAPTER HIGHLIGHTS\nThis chapter commences with an examination of the MOSFET's physical structure, fundamental semiconductor principles, device characteristics, operating regions, and modeling. Emphasis is placed on practical aspects relevant to today's industry (rules of thumb). The chapter focuses on long-channel FETs (channel lengths of several micrometers or more) due to their predictable behavior and ease of modeling, suitable for beginners. However, modern ICs use short-channel FETs (channel lengths less than $1 \\mu \\mathrm{~m}$), where higher-order effects like carrier velocity saturation cause deviations from long-channel behavior. These short-channel effects necessitate complex models for accurate results, typically handled by computer simulations. We will use long-channel models for intuitive understanding and rely on simulations for precision.\n\nAfter exploring various resistive MOSFET circuits to grasp basic operation, the chapter delves into the MOSFET's roles as an amplifier in analog electronics and a switch in digital electronics. We develop large-signal and small-signal models for FETs, examining the common-source (CS), common-drain (CD), and common-gate (CG) amplifier configurations. The CS configuration is ideal for voltage amplification, while the CD and CG configurations serve as voltage and current buffers, respectively. The MOSFET's role as a resistance transformation device, foundational to its name, is emphasized, with transformation equations provided for reference.\n\nThe chapter focuses on discrete amplifiers, constructed from individual transistors, resistors, and capacitors. The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful experimental tool. Despite modern MOSFET amplifiers being predominantly IC-based, studying discrete designs aids understanding and reveals principles applicable to ICs. Mastery of single-transistor discrete design prepares us for the complexity of multi-transistor ICs, covered in Chapter 4.\n\nThe chapter concludes with a detailed analysis of the CMOS inverter/amplifier, a fundamental IC building block demonstrating CMOS versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThroughout, PSpice is extensively used as a software oscilloscope for displaying MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "**Chapter Outline**\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on semiconductor material. This milestone was achieved in 1947 with the invention of the bipolar junction transistor (BJT), marking the first functional semiconductor triode. However, the BJT is not the sole type of transistor, nor was it the first conceptually. In fact, as early as 1925, Julius Lilienfeld patented a device that is now recognized as the field-effect transistor (FET). Due to fabrication challenges at that time, he was unable to make it operational. Approximately 35 years later, in 1960, Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, commonly referred to as the MOSFET.\n\nThe MOSFET that most closely resembles the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of the four primary MOSFET types. In essence, a DMOSFET comprises a thin layer of $n$-type material known as the channel, forming a parallel-plate capacitor with an electrode called the gate. One end of the channel, termed the source, acts as a rich source of free electrons designed to flow to the opposite end, known as the drain. The functions of the source and drain are analogous to those of the cathode and plate in a triode (or emitter and collector in a BJT). The gate's role, similar to the grid in a triode (or the base in a BJT), is to modulate the channel's conductivity, thereby controlling electron flow from source to drain. Specifically, applying a negative gate voltage induces a positive charge in the channel, reducing the concentration of free electrons. A sufficiently negative gate voltage can deplete the channel of free electrons, halting current flow entirely. By analogy, FET behavior can be compared to controlling water flow in a garden hose by squeezing it, potentially stopping the flow completely.\n\nFollowing the successful demonstration of the first MOSFET, this new technology found applications where its advantages of smaller size and lower power consumption made it competitive with the BJT. Early battery-powered electronic calculators and wristwatches utilized this technology. Additionally, RCA introduced a new digital integrated circuit (IC) family known as complementary MOS (CMOS), offering a low-power alternative to the then dominant bipolar logic family, TTL. In 1971, Intel employed MOS technology to develop the first microprocessor. Since then, IC electronics has advanced exponentially, permeating nearly every facet of modern life. This remarkable growth is guided by Moore's law, which posits that due to ongoing advancements in IC fabrication, the number of devices that can be integrated on a given chip area doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it is acknowledged that technological limits will eventually render it obsolete.\n\nOver time, the MOSFET has surpassed the BJT, particularly in high-density IC electronics, due to its smaller size and lower power consumption. However, in areas like high-performance analog electronics, the BJT remains the preferred choice. To leverage the benefits of both BJTs and MOSFETs, these devices are sometimes fabricated together on the same chip, resulting in biCMOS technology, which offers enhanced design possibilities compared to all-BJT or all-MOSFET technologies. Contemporary ICs often integrate both digital and analog functions on a single chip, hence the term mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undoubtedly an exhilarating, challenging, and rapidly evolving field. Beginners may find it overwhelming, and rightly so. As we delve into the study of current dominant processes and devices, we will focus on fundamental principles that transcend specific technological contexts, enabling us to understand new processes and devices as they emerge and mature. Emphasizing general principles, coupled with ongoing education, is essential for young engineers aiming to establish and sustain a rewarding career in this seemingly ever-changing field.\n\n**CHAPTER HIGHLIGHTS**\nThis chapter initiates with an examination of the MOSFET's physical structure, foundational semiconductor principles, device characteristics, operating regions, and modeling. Significant emphasis is placed on practical aspects pertinent to today's industrial environment (rules of thumb). The FETs analyzed are of the long-channel type (channel lengths several micrometers or longer) because their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, modern IC processes employ short-channel devices (channel lengths fractions of $1 \\mu \\mathrm{~m}$). At these small scales, higher-order effects, particularly carrier velocity saturation, can cause significant deviations from long-channel behavior. These short-channel effects necessitate more complex formalisms and sophisticated models for accurate results, though they are more suited for computer simulations rather than hand analysis. We will rely on the formalism and models of long-channel devices to build an intuitive understanding of MOSFETs, then use computer simulations for more precise outcomes.\n\nAfter exploring various resistive MOSFET circuits to develop a basic understanding of their operation, we examine the MOSFET's roles as an amplifier in analog electronics and as a switch in digital electronics. We then develop appropriate large-signal and small-signal models for FETs, enabling us to study the three fundamental amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is presented as the natural choice for voltage amplification, while the CD and CG configurations are best suited for voltage and current buffering, respectively. Emphasis is also placed on the MOSFET's role as a resistance transformation device, which is the basis for the term \"transistor.\" Transformation equations are tabulated for easy reference in subsequent chapters.\n\nThe amplifiers discussed are discrete, constructed using individual transistors, resistors, and capacitors. (The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful tool for laboratory experiments.) Although MOSFET amplifiers are predominantly implemented in IC form today, studying discrete designs is primarily educational, as they are easier to comprehend and reveal important principles applicable to IC implementations. Mastering discrete single-transistor amplifier design will better equip us to tackle the complexity of multi-transistor ICs, a topic covered in Chapter 4.\n\nTo benefit computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block that showcases the versatility of CMOS technology in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThroughout the chapter, PSpice is extensively used both as a software oscilloscope to display MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "Chapter Outline\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive Dc Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on a semiconductor material. This landmark event took place in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical semiconductor triode. However, the BJT is neither the sole type of transistor nor was it the first conceptually. As early as 1925, Julius Lilienfeld patented a device now known as the field-effect transistor (FET). Due to fabrication challenges at the time, he couldn't make it functional. Approximately 35 years later, in 1960, Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, or MOSFET.\n\nThe MOSFET that most closely resembles the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four primary MOSFET types. Simply put, a DMOSFET comprises a thin layer of $n$-type material called the channel, forming a parallel-plate capacitor with a gate electrode. The channel's source end acts as a rich source of free electrons designed to flow to the drain end. The source and drain functions are analogous to the cathode and plate in a triode (or emitter and collector in a BJT). The gate, akin to the triode's grid (or the BJT's base), modulates the channel's conductivity, thereby controlling electron flow from source to drain. Specifically, a negative gate voltage induces a positive charge in the channel, reducing free electron concentration. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow. By analogy, FET behavior is similar to controlling water flow in a garden hose by squeezing it, or even stopping it completely.\n\nFollowing the initial demonstration of the MOSFET, this technology was particularly advantageous in applications where its smaller size and lower power consumption outperformed the BJT. Early battery-powered calculators and wristwatches utilized this technology. Additionally, RCA introduced complementary MOS (CMOS), a new digital IC family, as a low-power alternative to the dominant bipolar logic family, TTL. In 1971, Intel leveraged MOS technology to create the first microprocessor. Since then, IC electronics has advanced exponentially, permeating nearly every facet of modern life. This growth is guided by Moore's law, which posits that due to ongoing advancements in IC fabrication, the number of devices on a chip doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it's acknowledged that technological limits will eventually curb its applicability.\n\nOver time, the MOSFET has surpassed the BJT in high-density IC electronics due to its size and power efficiency. Nevertheless, in high-performance analog electronics, the BJT remains preferred. To leverage the benefits of both, BJTs and MOSFETs are sometimes fabricated together on the same chip, resulting in biCMOS technology, which offers enhanced design possibilities compared to individual BJT or MOSFET technologies. Contemporary ICs often integrate both digital and analog functions, hence the term mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undeniably an exhilarating, challenging, and rapidly evolving field. Beginners may feel daunted, and rightly so. However, as we delve into current dominant processes and devices, we'll focus on general principles that transcend current technological contexts and apply to emerging technologies. Emphasizing general principles and ongoing education is crucial for young engineers aiming to establish and sustain a fulfilling career in this ever-evolving field.\n\nCHAPTER HIGHLIGHTS\nThis chapter initiates with an examination of the MOSFET's physical structure, fundamental semiconductor principles, device characteristics, operating regions, and modeling. Emphasis is placed on practical aspects relevant to today's industrial environment (rules of thumb). The FETs analyzed are long-channel types (channel lengths of several micrometers or more), as their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, current IC processes utilize short-channel devices (channel lengths fractions of $1 \\mu \\mathrm{~m}$), where higher-order effects, particularly carrier velocity saturation, significantly deviate from long-channel behavior. These short-channel effects necessitate more complex formalism and sophisticated models for realistic results. While these advanced models are feasible in computer simulators, they are too intricate for manual analysis. We will rely on long-channel device formalism and models to build an intuitive understanding of MOSFETs, then use computer simulations for precise results.\n\nAfter exploring various resistive MOSFET circuits to grasp basic MOSFET operation, we examine the MOSFET's key applications: as an amplifier in analog electronics and as a switch in digital electronics. We then develop appropriate large-signal and small-signal models for FETs, enabling analysis of the three fundamental amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is ideal for voltage amplification, while the CD and CG configurations are best suited as voltage and current buffers, respectively. Emphasis is also placed on the MOSFET's role as a resistance transformation device, which underpins the term transistor. Transformation equations are provided in a convenient table for future reference.\n\nThe chapter focuses on discrete amplifiers, constructed from individual transistors, resistors, and capacitors. (The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful experimental tool.) Although modern MOSFET amplifiers are predominantly IC-based, studying discrete designs is pedagogically valuable, as they are easier to comprehend and reveal critical aspects applicable to IC implementations. Mastering single-transistor discrete design prepares us for the complexity of multi-transistor ICs, a topic covered in Chapter 4.\n\nTo benefit computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block showcasing CMOS technology's versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively employs PSpice both as a software oscilloscope for displaying MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for dc and ac calculations."
},
{
    "text": "Chapter Outline\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the implementation of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on semiconductor material. This milestone was achieved in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical semiconductor triode. However, the BJT is not the sole type of transistor, nor was it the first concept. As early as 1925, Julius Lilienfeld patented a device now known as the field-effect transistor (FET). Due to fabrication challenges, he could not make it functional. Approximately 35 years later, in 1960, Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, or MOSFET.\n\nThe MOSFET counterpart most similar to the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four MOSFET variants. Simply put, a DMOSFET comprises a thin $n$-type material layer called the channel, forming a parallel-plate capacitor with a gate electrode. The channel's source end acts as a rich source of free electrons, designed to flow to the opposite end, termed the drain. The source and drain functions resemble those of the cathode and plate in a triode (or emitter and collector in a BJT). The gate, akin to the triode's grid (or the BJT's base), modulates the channel's conductivity, controlling electron flow from source to drain. Specifically, a negative gate voltage induces a positive charge in the channel, reducing free electron concentration. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow. By analogy, FET behavior resembles controlling water flow in a garden hose by squeezing it, or even stopping it completely.\n\nFollowing the first MOSFET demonstration, this technology was utilized in applications where its smaller size and lower power consumption offered advantages over the BJT. Early battery-powered calculators and wristwatches utilized this technology. RCA introduced complementary MOS (CMOS), a low-power alternative to the prevalent bipolar TTL logic family. In 1971, Intel employed MOS technology to create the first microprocessor. Since then, IC electronics have advanced exponentially, permeating nearly every aspect of modern life. This growth is guided by Moore's law, which posits that IC fabrication advances allow the number of devices on a chip to double approximately every 18 months. Formulated in 1965, this law remains valid, though it is expected to reach physical limits eventually.\n\nOver time, the MOSFET has surpassed the BJT in high-density IC electronics due to its size and power efficiency. However, in high-performance analog electronics, the BJT remains preferred. To leverage the benefits of both, BJTs and MOSFETs are sometimes fabricated together on the same chip, forming biCMOS technology, which offers greater design possibilities than individual technologies. Contemporary ICs often integrate digital and analog functions, termed mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undoubtedly an exciting, challenging, and rapidly evolving field. Beginners may feel overwhelmed, and rightly so. As we study current dominant processes and devices, we will focus on general principles that transcend current technological contexts, applicable to understanding new developments. Emphasizing general principles and ongoing education is crucial for young engineers aiming for a satisfying career in this ever-changing field.\n\nCHAPTER HIGHLIGHTS\nThis chapter initiates with the examination of the MOSFET's physical structure, fundamental semiconductor principles, device characteristics, operating regions, and modeling. It emphasizes practical aspects relevant to today's industrial environment (rules of thumb). The FETs analyzed are long-channel types (channel lengths several micrometers or more), as their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, modern IC processes use short-channel devices (channel lengths a fraction of $1 \\mu \\mathrm{~m}$), where higher-order effects, particularly carrier velocity saturation, significantly deviate from long-channel behavior. These short-channel effects require complex formalism and sophisticated models for accurate results, suitable for computer simulators but not hand analysis. We will use long-channel device formalism and models to develop an intuitive understanding of MOSFETs, then rely on computer simulations for precise results.\n\nAfter exploring various resistive MOSFET circuits to grasp basic operation, we examine the MOSFET's roles as an amplifier in analog electronics and as a switch in digital electronics. We develop large-signal and small-signal models for FETs, focusing on the three basic amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is ideal for voltage amplification, while CD and CG configurations are best suited as voltage and current buffers, respectively. Emphasis is placed on the MOSFET's role in resistance transformation, foundational to the term \"transistor.\" Transformation equations are tabulated for easy reference in later chapters.\n\nThe chapter's amplifiers are discrete, constructed from individual transistors, resistors, and capacitors. The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful experimental tool. Although modern MOSFET amplifiers are predominantly IC-based, studying discrete designs is pedagogically valuable, as they are easier to understand and reveal essential aspects applicable to IC implementations. Mastering single-transistor discrete design prepares us for the complexity of multi-transistor ICs, covered in Chapter 4.\n\nEspecially beneficial for computer engineering students, the chapter concludes with a detailed analysis of the CMOS inverter/amplifier, a fundamental IC building block showcasing CMOS technology's versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively employs PSpice as a software oscilloscope to display MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "Chapter Outline\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on semiconductor material. This breakthrough occurred in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical semiconductor triode. However, the BJT is not the sole type of transistor, nor was it the first conceptually. As early as 1925, Julius Lilienfeld patented a device now known as the field-effect transistor (FET), but due to fabrication challenges, he couldn't make it functional. It wasn't until around 35 years later, in 1960, that Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, or MOSFET.\n\nThe MOSFET that most closely resembles the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four MOSFET variants. Simply put, a DMOSFET comprises a thin $n$-type material layer called the channel, forming a parallel-plate capacitor with a gate electrode. The channel's source end provides a plentiful supply of free electrons designed to flow to the opposite end, termed the drain. The source and drain functions are analogous to the cathode and plate in a triode (or emitter and collector in a BJT). The gate, akin to the triode's grid (or the BJT's base), modulates the channel's conductivity to control electron flow from source to drain. Specifically, a negative gate voltage induces a positive channel charge, reducing free electron concentration. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow. By analogy, FET behavior resembles controlling water flow in a garden hose by squeezing it, potentially stopping the flow entirely.\n\nFollowing the initial MOSFET demonstration, this technology found use in applications where its smaller size and lower power consumption offered advantages over the BJT. Early battery-powered calculators and wristwatches utilized this technology. Additionally, RCA introduced complementary MOS (CMOS), a new digital IC family, as a low-power alternative to the dominant bipolar logic family, TTL. In 1971, Intel employed MOS technology to create the first microprocessor. Since then, IC electronics has advanced exponentially, permeating virtually every facet of modern life. This growth is guided by Moore's law, which posits that due to ongoing IC fabrication advancements, the number of devices on a chip doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it's acknowledged that technological limits will eventually render it obsolete.\n\nOver time, the MOSFET has surpassed the BJT in high-density IC electronics due to its size and power efficiency. Nevertheless, in areas like high-performance analog electronics, the BJT remains the preferred choice. To leverage the benefits of both, BJTs and MOSFETs are sometimes fabricated together on the same chip, forming biCMOS technology, which offers more design possibilities than either technology alone. Contemporary ICs often integrate both digital and analog functions, earning the designation mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undoubtedly an exhilarating, challenging, and rapidly evolving field. Beginners may find it daunting, and rightly so. However, as we delve into current dominant processes and devices, we'll focus on general principles that transcend current technological contexts and can be applied to emerging technologies. Emphasizing general principles and continuous learning is crucial for young engineers aiming to establish and sustain a fulfilling career in this ever-evolving field.\n\nCHAPTER HIGHLIGHTS\nThe chapter initiates with an examination of the MOSFET's physical structure, foundational semiconductor principles, device characteristics, operating regions, and modeling. It emphasizes practical aspects relevant to today's industrial environment (rules of thumb). The FETs analyzed are long-channel types (with channel lengths of several micrometers or more) because their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, modern IC processes use short-channel devices (with channel lengths fractions of $1 \\mu \\mathrm{~m}$), where higher-order effects, particularly carrier velocity saturation, can significantly deviate from long-channel behavior. These short-channel effects necessitate more complex formalisms and sophisticated models for accurate results, though they are too intricate for hand analysis. We'll rely on long-channel device formalisms and models to build an intuitive understanding of MOSFETs, then use computer simulations for precise outcomes.\n\nAfter exploring various resistive MOSFET circuits to grasp basic MOSFET operation, we'll examine the MOSFET's key applications: as an amplifier in analog electronics and as a switch in digital electronics. We'll develop both large-signal and small-signal models for FETs, then explore the three fundamental amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is ideal for voltage amplification, while the CD and CG configurations are best suited as voltage and current buffers, respectively. The MOSFET's role as a resistance transformation device, which inspired the term transistor, is highlighted, with transformation equations provided for easy reference in later chapters.\n\nThe chapter focuses on discrete amplifiers, constructed from individual transistors, resistors, and capacitors. (The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful lab tool.) Although modern MOSFET amplifiers are predominantly IC-based, studying discrete designs is primarily educational, as they are easier to comprehend and reveal essential aspects applicable to IC implementations. Mastering single-transistor discrete design will better equip us to handle the complexity of multi-transistor ICs, a topic covered in Chapter 4.\n\nTo benefit computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block showcasing CMOS technology's versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively employs PSpice, both as a software oscilloscope for displaying MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "**Chapter Outline**\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on semiconductor material. This milestone was achieved in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical implementation of the semiconductor triode concept. However, the BJT is not the sole type of transistor, nor was it the first conceptually. In fact, as early as 1925, Julius Lilienfeld patented a device that is now recognized as the field-effect transistor (FET). Due to fabrication challenges at the time, he could not make it operational. Approximately 35 years later, in 1960, Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, commonly referred to as the MOSFET.\n\nThe MOSFET that most closely resembles the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four possible MOSFET variants. Simply put, a DMOSFET comprises a thin layer of $n$-type material known as the channel, forming a parallel-plate capacitor with an electrode termed the gate. One end of the channel, called the source, serves as a abundant source of free electrons designed to flow to the opposite end, known as the drain. The functions of the source and drain are analogous to those of the cathode and plate in the triode (or the emitter and collector in the BJT). The gate's role, similar to the grid in the triode (or the base in the BJT), is to modulate the channel's conductivity, thereby controlling electron flow from source to drain. Specifically, applying a negative gate voltage induces a positive charge in the channel, reducing the concentration of free electrons. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow entirely. By analogy, FET behavior can be compared to controlling water flow in a garden hose by squeezing it, potentially stopping the flow completely.\n\nFollowing the successful demonstration of the first MOSFET, this new technology found applications particularly where its advantages of smaller size and lower power consumption made it competitive with the BJT. The first battery-powered electronic calculators and wristwatches utilized this technology. Additionally, RCA introduced a new digital integrated circuit (IC) family called complementary MOS (CMOS), offering a low-power alternative to the then dominant bipolar logic family, TTL. In 1971, Intel employed MOS technology to develop the first microprocessor. Since then, IC electronics has advanced exponentially, permeating nearly every facet of modern life. This remarkable growth is governed by Moore's law, which posits that due to ongoing advancements in IC fabrication, the number of devices that can be integrated on a given chip area doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it is acknowledged that technological progress will eventually encounter physical limits, leading to its obsolescence.\n\nOver time, the MOSFET has surpassed the BJT, particularly in high-density IC electronics, due to its aforementioned benefits of smaller size and lower power consumption. Nevertheless, in applications like high-performance analog electronics, the BJT remains the preferred transistor type. To leverage the strengths of both BJTs and MOSFETs, these devices are sometimes fabricated together on the same chip, resulting in biCMOS technology, which offers greater design possibilities than either all-BJT or all-MOSFET technologies alone. Furthermore, contemporary ICs often integrate both digital and analog functions on a single chip, hence the term mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undoubtedly an exhilarating, challenging, and rapidly evolving field. Beginners may find it overwhelming, and rightly so. However, as we delve into the study of today's dominant processes and devices, we will focus on general principles that transcend current technological contexts and can be applied to understand new processes and devices as they emerge and mature. Emphasizing general principles, coupled with ongoing education, is essential for young engineers aiming to establish and sustain a fulfilling career in this seemingly ever-changing field.\n\n**CHAPTER HIGHLIGHTS**\nThe chapter initiates with an examination of the MOSFET's physical structure, fundamental semiconductor principles, device characteristics, operating regions, and modeling. Significant emphasis is placed on practical aspects relevant to today's industrial environment (rules of thumb). The FETs analyzed are of the long-channel type (channel lengths several micrometers or longer) because their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, modern IC processes utilize short-channel devices (channel lengths a fraction of $1 \\mu \\mathrm{~m}$). At these small scales, higher-order effects, particularly carrier velocity saturation, can cause significant deviations from long-channel behavior. These short-channel effects necessitate more complex formalisms and sophisticated models for accurate results, though these advanced models are more suited for computer simulations than hand analysis. We will primarily use the formalism and models of long-channel devices to develop an intuitive understanding of MOSFETs, relying on computer simulations for precise results.\n\nAfter exploring various resistive MOSFET circuits to build a foundational understanding of MOSFET circuit operation, we examine the MOSFET in its two primary applications: as an amplifier in analog electronics and as a switch in digital electronics. We then develop appropriate large-signal and small-signal models for FETs, enabling us to analyze the three basic amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is presented as the natural choice for voltage amplification, while the CD and CG configurations are ideal for voltage and current buffering, respectively. Emphasis is also placed on the MOSFET's role as a resistance transformation device, which is the basis for the term \"transistor.\" Transformation equations are provided in a convenient table for easy reference in subsequent chapters.\n\nThe amplifiers discussed in this chapter are discrete, constructed using individual transistors, resistors, and capacitors. (The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful tool for laboratory experiments.) Although MOSFET amplifiers are now predominantly implemented in IC form, studying discrete designs is primarily educational, as they are easier to comprehend and reveal important principles applicable to IC implementations. Mastering discrete single-transistor amplifier design will better equip us to handle the complexity of multi-transistor ICs, a topic covered in Chapter 4.\n\nFor the benefit of computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block that showcases the versatility of CMOS technology in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively utilizes PSpice both as a software oscilloscope to display MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "Chapter Outline\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive DC Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the implementation of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on a semiconductor material. This milestone was achieved in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical semiconductor triode. However, the BJT is not the sole type of transistor, nor was it the first conceptually. As early as 1925, Julius Lilienfeld patented a device now known as the field-effect transistor (FET). Due to fabrication challenges at the time, he could not make it operational. It was not until around 35 years later, in 1960, that Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, or MOSFET.\n\nThe MOSFET that most closely resembles the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four possible MOSFET types. Simply put, a DMOSFET comprises a thin layer of $n$-type material called the channel, forming a parallel-plate capacitor with an electrode known as the gate. One end of the channel, termed the source, serves as a abundant source of free electrons designed to flow to the opposite end, called the drain. The functions of the source and drain are analogous to those of the cathode and plate in a triode (or emitter and collector in a BJT). The gate's role, similar to the grid in a triode (or the base in a BJT), is to modulate the channel's conductivity, thereby controlling electron flow from source to drain. Specifically, applying a negative gate voltage induces a positive charge in the channel, reducing the free electron concentration. A sufficiently negative gate voltage depletes the channel of free electrons, halting current flow. By analogy, FET behavior can be compared to controlling water flow in a garden hose by squeezing it, or even stopping it completely.\n\nFollowing the successful demonstration of the first MOSFET, this new technology found applications where its advantages of smaller size and lower power consumption made it competitive with the BJT. Early battery-powered electronic calculators and wristwatches utilized this technology. Additionally, RCA introduced a new digital integrated circuit (IC) family called complementary MOS (CMOS), offering a low-power alternative to the prevailing bipolar logic family, TTL. In 1971, Intel employed MOS technology to create the first microprocessor. Since then, IC electronics has advanced exponentially, permeating nearly every facet of modern life. This growth is governed by Moore's law, which posits that due to ongoing advances in IC fabrication, the number of devices integrable on a chip doubles approximately every 18 months. Formulated in 1965, this law remains valid, though it is acknowledged that technological limits will eventually render it obsolete.\n\nOver time, the MOSFET has surpassed the BJT in high-density IC electronics due to its size and power efficiency. However, in areas like high-performance analog electronics, the BJT remains the preferred choice. To leverage the benefits of both, BJTs and MOSFETs are sometimes fabricated together on the same chip, resulting in biCMOS technology, which offers enhanced design possibilities compared to pure BJT or MOSFET technologies. Contemporary ICs often integrate both digital and analog functions, hence the term mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undeniably an exhilarating, challenging, and rapidly evolving field. Beginners may find it overwhelming, and rightly so. As we delve into the study of current dominant processes and devices, we will focus on general principles that transcend specific technological contexts, enabling us to understand new developments as they emerge and mature. Emphasizing general principles and continuous learning is essential for young engineers aiming to establish and sustain a rewarding career in this ever-evolving field.\n\nCHAPTER HIGHLIGHTS\nThe chapter initiates with an examination of the MOSFET's physical structure, foundational semiconductor principles, device characteristics, operating regions, and modeling. Significant emphasis is placed on practical aspects relevant to today's industrial environment (rules of thumb). The FETs analyzed are of the long-channel type (channel lengths several micrometers or longer), as their behavior aligns well with theoretical predictions, making them easier to model and understand for beginners. However, modern IC processes employ short-channel devices (channel lengths a fraction of $1 \\mu \\mathrm{~m}$), where higher-order effects, particularly carrier velocity saturation, cause deviations from long-channel behavior. These short-channel effects necessitate more complex models for accurate results, though they are suitable for computer simulations but not for manual analysis. We will use long-channel device formalism and models to develop an intuitive understanding of MOSFETs, relying on computer simulations for precise results.\n\nAfter exploring various resistive MOSFET circuits to grasp basic operation, we examine the MOSFET's roles as an amplifier in analog electronics and as a switch in digital electronics. We then develop large-signal and small-signal models for FETs, leading to the three fundamental amplifier configurations: common-source (CS), common-drain (CD), and common-gate (CG). The CS configuration is ideal for voltage amplification, while the CD and CG configurations are naturally suited as voltage and current buffers, respectively. Emphasis is also placed on the MOSFET's role in resistance transformation, which inspired the term transistor. Transformation equations are tabulated for easy reference in subsequent chapters.\n\nThe chapter focuses on discrete amplifiers, constructed from individual transistors, resistors, and capacitors. (The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful tool for lab experiments.) Although MOSFET amplifiers are predominantly implemented in IC form today, studying discrete designs is pedagogically valuable, as they are easier to comprehend and reveal key principles applicable to ICs. Mastering single-transistor discrete design prepares us for the complexity of multi-transistor ICs, a topic covered in Chapter 4.\n\nTo benefit computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block showcasing CMOS technology's versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively employs PSpice both as a software oscilloscope for displaying MOSFET characteristics, transfer curves, and waveforms, and as a verification tool for DC and AC calculations."
},
{
    "text": "Chapter Outline\n3.1 Physical Structure of the MOSFET ..... 224\n3.2 The Threshold Voltage $V_{t}$ ..... 226\n3.3 The $n$-Channel Characteristic ..... 237\n3.4 The $i-v$ Characteristics of MOSFETs ..... 247\n3.5 MOSFETs in Resistive Dc Circuits ..... 259\n3.6 The MOSFET as an Amplifier/Switch ..... 273\n3.7 Small-Signal Operation of the MOSFET ..... 282\n3.8 Basic MOSFET Voltage Amplifiers ..... 290\n3.9 MOSFET Voltage and Current Buffers ..... 300\n3.10 The CMOS Inverter/Amplifier ..... 306\nAppendix 3A: SPICE Models for MOSFETs ..... 314\nReferences ..... 316\nProblems ..... 316\n\nThe era of semiconductor electronics commenced with the realization of the triode function (a controlled current source, as discussed in the introduction to Chapter 2 regarding the vacuum-tube triode) on a semiconductor material. This milestone was achieved in 1947 with the invention of the bipolar junction transistor (BJT), marking the first practical semiconductor triode. However, the BJT is neither the sole type of transistor nor was it the first concept. As early as 1925, Julius Lilienfeld patented a device now known as the field-effect transistor (FET), but fabrication challenges prevented its functionality. It was not until 1960 that Dawon Kahng and John Atalla at Bell Laboratories successfully demonstrated the first metal-oxide-semiconductor (MOS) type FET, or MOSFET.\n\nThe MOSFET most analogous to the vacuum-tube triode is the $n$-channel depletion-type MOSFET ( $n$-channel DMOSFET), one of four MOSFET variants. Essentially, a DMOSFET comprises a thin layer of $n$-type material, the channel, forming a parallel-plate capacitor with the gate electrode. The channel's source end supplies free electrons, designed to flow to the drain end. The source and drain functions resemble those of the cathode and plate in a triode (or emitter and collector in a BJT). The gate, akin to the triode's grid (or BJT's base), modulates the channel's conductivity, controlling electron flow. A negative gate voltage induces a positive channel charge, reducing free electron concentration. Excessive negativity depletes the channel of free electrons, halting current flow. By analogy, FET behavior is like controlling water flow in a garden hose by squeezing it, potentially stopping the flow entirely.\n\nFollowing the initial MOSFET demonstration, its advantages in size and power consumption made it competitive with BJTs, especially in applications like battery-powered calculators and watches. RCA introduced complementary MOS (CMOS), a low-power alternative to TTL bipolar logic. In 1971, Intel's first microprocessor utilized MOS technology. IC electronics has since advanced exponentially, guided by Moore's law, which posits that device integration on a chip doubles approximately every 18 months. Formulated in 1965, this law remains valid, though approaching physical limits may eventually invalidate it.\n\nOver time, MOSFETs have surpassed BJTs in high-density ICs due to their size and power benefits. However, BJTs remain preferred in high-performance analog applications. BiCMOS technology, combining both transistor types on a single chip, offers enhanced design opportunities. Contemporary ICs often integrate digital and analog functions, termed mixed-signal or mixed-mode ICs.\n\nMicroelectronics is undeniably thrilling, challenging, and rapidly evolving. Beginners may find it daunting, but focusing on general principles that transcend current technology is crucial for understanding new developments. This approach, coupled with ongoing education, is essential for young engineers in this ever-changing field.\n\nCHAPTER HIGHLIGHTS\nThe chapter initiates with the MOSFET's physical structure, fundamental semiconductor principles, device characteristics, operating regions, and modeling, emphasizing practical aspects relevant to today's industry. The focus is on long-channel FETs (several micrometers or longer), whose behavior aligns well with theoretical predictions, aiding modeling and comprehension. However, modern ICs use short-channel devices (fractions of $1 \\mu \\mathrm{~m}$), where higher-order effects like carrier velocity saturation cause deviations from long-channel behavior. These short-channel effects necessitate complex models for accurate results, typically suited for computer simulations. We will rely on long-channel models for intuitive understanding and use simulations for precision.\n\nAfter exploring resistive MOSFET circuits to grasp basic operation, we examine MOSFETs as amplifiers in analog and switches in digital electronics. We develop large-signal and small-signal models for FETs, focusing on common-source (CS), common-drain (CD), and common-gate (CG) configurations. The CS configuration is ideal for voltage amplification, while CD and CG serve as voltage and current buffers, respectively. The MOSFET's role as a resistance transformation device, foundational to the term \"transistor,\" is highlighted, with transformation equations provided for future reference.\n\nThe chapter covers discrete amplifiers, constructed from individual transistors, resistors, and capacitors. The CD4007 CMOS Transistor Array, containing three $n$ MOSFETs and three $p$ MOSFETs, is a useful experimental tool. Although modern MOSFET amplifiers are predominantly IC-based, studying discrete designs aids comprehension and reveals relevant principles applicable to ICs. Mastering single-transistor discrete designs prepares us for the complexity of multi-transistor ICs, covered in Chapter 4.\n\nFor computer engineering students, the chapter concludes with an in-depth analysis of the CMOS inverter/amplifier, a fundamental IC building block showcasing CMOS versatility in both analog and digital domains. Basic CMOS logic gates are also discussed in detail.\n\nThe chapter extensively employs PSpice for displaying MOSFET characteristics, transfer curves, waveforms, and verifying dc and ac calculations."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the structure of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. The device is manufactured through a series of intricate steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer, also termed the substrate, provides the physical foundation for the device and all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the creation of an nMOSFET involves the following key steps:\n\n- Initially, a thin insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) with thickness $t_{o x}$ is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, effectively functions like a metal, giving rise to the metal-oxide-semiconductor (MOS) structure that names the device.\n- Next, the oxide is removed from the sides of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) within the substrate, known as the source and drain regions.\n- Finally, metal depositions are used to establish the source and drain electrodes. (Students interested in delving deeper are encouraged to explore online resources for videos and articles on the captivating process of MOSFET fabrication.)\n\nThe area of the body directly beneath the oxide is termed the channel region, with its length and width denoted as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m}=10^{-6} \\mathrm{~m}=10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{o x}$ can be as thin as ten nanometers ($1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}=10^{-7} \\mathrm{~cm}=10 \\AA $). Two fundamental components of a MOSFET are:\n\n- the channel region that spans between the source and drain regions, and\n- the parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The diagram highlights the following key components and structure:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Labeled as 'Source' and 'Drain', these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** A large, flat conductive region above the oxide layer, controlling the channel's conductivity via applied voltage.\n   - **Oxide Layer:** An insulating layer between the gate and the channel, labeled 'Oxide', serving as a dielectric in the gate capacitor.\n   - **Channel:** The region between the source and drain under the gate, where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate', connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate regulates the channel's conductivity through gate-body capacitance. Applying a voltage to the gate generates an electric field, modulating the channel's conductivity.\n   - When the MOSFET is on, the source and drain connect through the channel, enabling current flow from the source to the drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The channel width.\n   - **L:** The channel length, indicating the distance between the source and drain.\n   - **t_ox:** The oxide layer thickness.\n   - Annotations like 'n+', 'p- Substrate', and directional arrows indicating current flow and voltage application are included to clarify the MOSFET's operation.\n\nThis diagram offers a clear conceptual overview of the structure and function of an n-type MOSFET, emphasizing the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET operates on the principle of using gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To understand the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to raise the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth topics will be discussed in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the architecture of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a intricate series of steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer, also termed the substrate, provides the physical foundation for the device in question as well as for all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the creation of an nMOSFET involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by overlaying the oxide with a layer of heavily-doped n-type silicon ($n^{+}$). This electrode, rich in free electrons, functions effectively like a metal. The resulting metal-oxide-semiconductor (MOS) configuration is the basis for the device's name.\n- Following this, the oxide is cleared from either side of the gate, and ion implantation is employed to produce two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Lastly, two metal depositions are used to create the source and drain electrodes. (Students interested in delving deeper are encouraged to explore online resources, including videos and articles, on the captivating topic of MOSFET fabrication.)\n\nThe area of the body directly beneath the oxide is termed the channel region, with its length and width denoted as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m} = 10^{-6} \\mathrm{~m} = 10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as slender as ten nanometers ($1 \\mathrm{~nm} = 10^{-9} \\mathrm{~m} = 10^{-7} \\mathrm{~cm} = 10 \\AA$). Two fundamental components of a MOSFET are:\n\n- the channel region stretching between the source and drain regions, and\n- the parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The essential components and structure of the MOSFET are depicted as follows:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain' on the diagram, these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** Shown as a large, flat conductive area above the oxide layer, it regulates the channel's conductivity through applied voltage.\n   - **Oxide Layer:** This insulating layer, labeled 'Oxide,' acts as a dielectric in the gate capacitor.\n   - **Channel:** The region beneath the gate between the source and drain, where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate,' connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate controls the channel's conductivity via the gate-body capacitance. Applying a voltage to the gate generates an electric field, modulating the channel's conductance.\n   - When the MOSFET is on, the source and drain are connected through the channel, enabling current flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The channel's width.\n   - **L:** The channel's length, indicating the distance between the source and drain.\n   - **t_ox:** The oxide layer's thickness.\n   - Annotations like 'n+', 'p- Substrate,' and directional arrows indicating current flow and voltage application aid in understanding the MOSFET's operation.\n\nThis diagram offers a clear conceptual overview of the structure and function of an n-type MOSFET, highlighting the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET's principle is to leverage the gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To study the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to elevate the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth questions will be examined in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the structure of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a series of intricate steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer, also termed the substrate, provides the physical foundation for the device and all other devices within the same integrated circuit (IC). The process begins with a polished wafer and involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, effectively functions like a metal, giving rise to the metal-oxide-semiconductor (MOS) structure that names the device.\n- Next, the oxide is removed from the sides of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, two metal depositions are used to form the source and drain electrodes. (Students interested in this topic are encouraged to explore online resources for videos and articles on MOSFET fabrication.)\n\nThe region of the body directly beneath the oxide is termed the channel region, with its length and width designated as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m} = 10^{-6} \\mathrm{~m} = 10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as thin as ten nanometers ($1 \\mathrm{~nm} = 10^{-9} \\mathrm{~m} = 10^{-7} \\mathrm{~cm} = 10 \\AA$). Two fundamental components of a MOSFET are:\n\n- The channel region stretching between the source and drain regions, and\n- The parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The diagram highlights the following key components and structure:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain', these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** A large, flat conductive region atop the oxide layer, controlling the channel's conductivity via applied voltage.\n   - **Oxide Layer:** An insulating layer between the gate and the channel, labeled 'Oxide', serving as a dielectric in the gate capacitor.\n   - **Channel:** The region beneath the gate where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate', connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate regulates the channel's conductivity through gate-body capacitance. Applying voltage to the gate generates an electric field, modulating the channel's conductivity.\n   - The source and drain connect through the channel when the MOSFET is on, enabling current flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** Channel width.\n   - **L:** Channel length, the distance between the source and drain.\n   - **t_ox:** Oxide layer thickness.\n   - Annotations like 'n+', 'p- Substrate', and directional arrows indicating current flow and voltage application aid in understanding MOSFET operation.\n\nThis diagram offers a clear conceptual view of the structure and function of an n-type MOSFET, emphasizing the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET operates on the principle of using gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, favorable conditions for free electrons in the channel region are created, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To analyze the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to raise the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nThese issues will be discussed in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the architecture of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a series of intricate steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all performed on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer, also termed the substrate, provides the physical foundation for the device in question as well as for all other devices within the same integrated circuit (IC). The process begins with a polished wafer and involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by adding a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, effectively functions like a metal, giving rise to the metal-oxide-semiconductor (MOS) structure that names the device.\n- Next, the oxide is removed from the sides of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, two metal depositions are used to form the source and drain electrodes. (Students interested in delving deeper are encouraged to explore online resources for videos and articles on the captivating process of MOSFET fabrication.)\n\nThe area of the body directly beneath the oxide is termed the channel region, with its length and width designated as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m}=10^{-6} \\mathrm{~m}=10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as thin as ten nanometers ($1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}=10^{-7} \\mathrm{~cm}=10 \\AA$). Two fundamental components of a MOSFET are:\n\n- the channel region that spans between the source and drain regions, and\n- the parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The essential components and structure of the MOSFET are detailed as follows:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain' in the diagram, these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** Shown as a broad, flat conductive area above the oxide layer, it regulates the channel's conductivity via applied voltage.\n   - **Oxide Layer:** This insulating layer between the gate and the channel is labeled 'Oxide' and serves as a dielectric in the gate capacitor.\n   - **Channel:** Located between the source and drain beneath the gate, this is where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate,' is connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate modulates the channel's conductivity through gate-body capacitance. Applying voltage to the gate generates an electric field, altering the channel's conductivity.\n   - When the MOSFET is on, the source and drain connect through the channel, enabling current flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The channel's width.\n   - **L:** The channel's length, indicating the distance between the source and drain.\n   - **t_ox:** The oxide layer's thickness.\n   - Annotations like 'n+', 'p- Substrate,' and directional arrows indicating current flow and voltage application enhance understanding of the MOSFET's function.\n\nThis diagram offers a clear conceptual overview of the structure and operation of an n-type MOSFET, highlighting the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET's operational principle relies on using gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To analyze the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to elevate the gate potential relative to the bulk to establish a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth topics will be discussed in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the structure of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. The device is manufactured through a series of intricate steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer, also termed the substrate, provides the physical foundation for the device and all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the creation of an nMOSFET involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, functions effectively as a metal, giving rise to the metal-oxide-semiconductor (MOS) structure that names the device.\n- Following this, the oxide is removed from the sides of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, metal depositions are used to form the source and drain electrodes. (Students interested in this topic are encouraged to explore online resources for videos and articles on MOSFET fabrication.)\n\nThe region of the body directly beneath the oxide is termed the channel region, with its length and width designated as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m} = 10^{-6} \\mathrm{~m} = 10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as slender as ten nanometers ($1 \\mathrm{~nm} = 10^{-9} \\mathrm{~m} = 10^{-7} \\mathrm{~cm} = 10 \\AA$). Two fundamental components of a MOSFET are:\n\n- The channel region that spans between the source and drain regions, and\n- The parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The essential components and structure of the MOSFET are depicted as follows:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain' on the diagram, these are heavily doped n-type regions ($n^+$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** Shown as a large, flat conductive area above the oxide layer, it regulates the channel's conductivity through applied voltage.\n   - **Oxide Layer:** This insulating layer between the gate and the channel is labeled 'Oxide' and acts as a dielectric in the gate capacitor.\n   - **Channel:** The region beneath the gate between the source and drain where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate,' connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate controls the channel's conductivity via the gate-body capacitance. Applying a voltage to the gate generates an electric field, modulating the channel's conductivity.\n   - When the MOSFET is on, the source and drain connect through the channel, allowing current to flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The channel width.\n   - **L:** The channel length, indicating the distance between the source and drain.\n   - **t_ox:** The oxide layer thickness.\n   - Annotations like 'n+', 'p- Substrate,' and directional arrows indicating current flow and voltage application help illustrate the MOSFET's operation.\n\nThis diagram offers a clear conceptual overview of the structure and function of an n-type MOSFET, highlighting the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET's operating principle involves using the gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, enabling electron flow and current production. To understand the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to elevate the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth aspects will be discussed in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the structure of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a intricate series of steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. The wafer, also termed the substrate, provides the physical foundation for the device in question as well as for all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the fabrication of an nMOSFET involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, functions effectively like a metal, leading to the metal-oxide-semiconductor (MOS) structure that gives the device its name.\n- Next, the oxide is removed from either side of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, two metal depositions are used to form the source and drain electrodes. (Students interested in delving deeper are encouraged to explore online resources, including videos and articles, on the captivating topic of MOSFET fabrication.)\n\nThe area of the body directly beneath the oxide is referred to as the channel region, with its length and width designated as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m} = 10^{-6} \\mathrm{~m} = 10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as slender as ten nanometers ($1 \\mathrm{~nm} = 10^{-9} \\mathrm{~m} = 10^{-7} \\mathrm{~cm} = 10 \\AA$). Two fundamental components of a MOSFET are:\n\n- The channel region that spans between the source and drain regions, and\n- The parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The diagram highlights the following key components and structure:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain', these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on opposite sides of the channel.\n   - **Gate:** Shown as a large, flat conductive area above the oxide layer, it regulates the channel's conductivity via applied voltage.\n   - **Oxide Layer:** This insulating layer, labeled 'Oxide', separates the gate from the channel, acting as a dielectric in the gate capacitor.\n   - **Channel:** The region beneath the gate between the source and drain, where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate', connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate controls the channel's conductivity through the gate-body capacitance. Applying a voltage to the gate generates an electric field, modulating the channel's conductivity.\n   - When the MOSFET is on, the source and drain are connected through the channel, enabling current flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The width of the channel.\n   - **L:** The length of the channel, indicating the distance between the source and drain.\n   - **t_ox:** The thickness of the oxide layer.\n   - Annotations like 'n+', 'p- Substrate', and directional arrows indicating current flow and voltage application are included to aid understanding of the MOSFET's operation.\n\nThis diagram offers a clear conceptual overview of the structure and function of an n-type MOSFET, emphasizing the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET operates on the principle of using gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To analyze the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to elevate the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth questions will be examined in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the structure of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a intricate series of steps including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all performed on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. The wafer also serves as the substrate, providing physical support for the device in question as well as for all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the fabrication of an nMOSFET involves the following key steps:\n\n- Initially, a thin ($t_{o x}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, functions effectively like a metal. The resulting metal-oxide-semiconductor (MOS) configuration gives the device its name.\n- Next, the oxide is removed from the sides of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, two metal depositions are used to form the source and drain electrodes. (Students interested in this topic are encouraged to explore online resources for videos and articles on the captivating process of MOSFET fabrication.)\n\nThe region of the body directly beneath the oxide is termed the channel region, with its length and width denoted as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m}=10^{-6} \\mathrm{~m}=10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{o x}$ can be as thin as ten nanometers ($1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}=10^{-7} \\mathrm{~cm}=10 \\AA $). Two fundamental components of a MOSFET are:\n\n- the channel region extending between the source and drain regions, and\n- the parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The essential components and structure of the MOSFET are depicted as follows:\n\n1. **Components and Structure:**\n- **Source and Drain Regions:** Marked as 'Source' and 'Drain' on the diagram, these are heavily doped n-type regions ($n^{+}$) within the p-type substrate. They are located on opposite sides of the channel.\n- **Gate:** Shown as a large, flat conductive area above the oxide layer, the gate regulates the channel's conductivity via applied voltage.\n- **Oxide Layer:** This insulating layer, labeled 'Oxide,' separates the gate from the channel and acts as a dielectric in the gate capacitor.\n- **Channel:** The region between the source and drain beneath the gate, where current flows when the MOSFET is active.\n- **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate,' is connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n- The gate controls the channel's conductivity through the gate-body capacitance. Applying a voltage to the gate generates an electric field, modulating the channel's conductivity.\n- When the MOSFET is on, the source and drain are connected through the channel, allowing current to flow from the source to the drain.\n\n3. **Labels, Annotations, and Key Features:**\n- **W:** The channel width.\n- **L:** The channel length, indicating the distance between the source and drain.\n- **t_ox:** The thickness of the oxide layer.\n- Annotations such as 'n+', 'p- Substrate,' and directional arrows indicating current flow and voltage application are included to aid understanding of the MOSFET's operation.\n\nThis diagram offers a clear conceptual view of the structure and function of an n-type MOSFET, highlighting the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET operates on the principle of using gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions includes two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, enabling electron flow and current generation. To analyze the device's behavior, two fundamental questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to raise the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth aspects will be discussed in the subsequent sections."
},
{
    "text": "Figure 3.1 illustrates, in a simplified manner, the architecture of the $n$-channel metal-oxide-semiconductor field-effect transistor (FET), commonly referred to as nMOSFET. This device is manufactured through a intricate series of processes including pattern definition, oxidation, diffusion, ion implantation, material deposition, and material removal, all carried out on a wafer of lightly-doped p-type silicon ($p^{-}$), known as the body or bulk of the nMOSFET. This wafer also serves as the substrate, providing physical support for the device in question as well as for all other devices within the same integrated circuit (IC). Beginning with a polished wafer, the creation of an nMOSFET involves the following key steps:\n\n- Initially, a thin ($t_{ox}$) insulating layer of silicon oxide ($\\mathrm{SiO}_{2}$) is thermally grown on the substrate's surface.\n- Subsequently, the gate electrode is formed by depositing a layer of heavily-doped n-type silicon ($n^{+}$) over the oxide. This electrode, rich in free electrons, functions effectively like a metal, leading to the metal-oxide-semiconductor (MOS) structure that gives the device its name.\n- Following this, the oxide is removed from either side of the gate, and ion implantation is employed to create two heavily-doped n-type regions ($n^{+}$) extending into the substrate, known as the source and drain regions.\n- Finally, two metal depositions are used to form the source and drain electrodes. (Students interested in this topic are encouraged to explore online resources for videos and articles on the captivating process of MOSFET fabrication.)\n\nThe area of the body directly beneath the oxide is termed the channel region, with its length and width represented as $L$ and $W$, respectively. In contemporary VLSI technology, $L$ and $W$ can be as minute as fractions of a micrometer ($1 \\mu \\mathrm{~m}=10^{-6} \\mathrm{~m}=10^{-4} \\mathrm{~cm}$), while the oxide thickness $t_{ox}$ can be as slender as ten nanometers ($1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}=10^{-7} \\mathrm{~cm}=10 \\AA$). Two fundamental components of a MOSFET are:\n\n- The channel region that spans between the source and drain regions, and\n- The parallel-plate capacitor formed by the gate and the channel region.\n\n**Image Description:**\nThe image titled \"FIGURE 3.1 Basic physical structure of the n MOSFET\" presents a schematic diagram of an n-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The diagram highlights the following key components and structure:\n\n1. **Components and Structure:**\n   - **Source and Drain Regions:** Marked as 'Source' and 'Drain', these are heavily doped n-type regions ($n^{+}$) within the p-type substrate, positioned on either side of the channel.\n   - **Gate:** Displayed as a large, flat conductive area atop the oxide layer, it regulates the channel's conductivity via applied voltage.\n   - **Oxide Layer:** This insulating layer, labeled 'Oxide', acts as a dielectric in the gate capacitor.\n   - **Channel:** The region beneath the gate between the source and drain, where current flows when the MOSFET is active.\n   - **Body (or Substrate):** The p-type substrate, labeled 'p- Substrate', connected to the lowest potential in the circuit.\n\n2. **Connections and Interactions:**\n   - The gate modulates the channel's conductivity through gate-body capacitance. Applying voltage to the gate generates an electric field, altering the channel's conductivity.\n   - When the MOSFET is on, the source and drain connect through the channel, enabling current flow from source to drain.\n\n3. **Labels, Annotations, and Key Features:**\n   - **W:** The channel width.\n   - **L:** The channel length, indicating the distance between the source and drain.\n   - **t_ox:** The oxide layer thickness.\n   - Annotations like 'n+', 'p- Substrate', and directional arrows indicating current flow and voltage application aid in understanding MOSFET operation.\n\nThis diagram offers a clear conceptual overview of the structure and function of an n-type MOSFET, emphasizing the gate's role in controlling channel conductivity.\n\n**FIGURE 3.1 Basic physical structure of the $n$ MOSFET.**\n\nIn essence, the MOSFET's fundamental principle involves using the gate-body capacitance to control the channel region's conductance. The path from the source to the drain regions comprises two back-to-back pn junctions (the body-source and body-drain junctions), typically exhibiting very high resistance to current flow (around $10^{12} \\Omega$). However, by elevating the gate electrode's potential to an appropriate level, conditions are created for free electrons to populate the channel region, forming a continuous conductive path from source to drain, allowing electron flow and current generation. To analyze the device's behavior, two primary questions must be addressed:\n\n- What is the threshold voltage $V_{t}$ required to elevate the gate potential relative to the bulk to form a channel and activate the device?\n- Once the device is activated, what are the $i$-v characteristics of its channel?\n\nBoth questions will be examined in the subsequent sections."
},
{
    "text": "The prevailing IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both types of devices on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To facilitate the coexistence of these devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n$-type ($n^{-}$) substrate, referred to as a well or tub, which is formed through a separate diffusion process into the existing $p^{-}$ wafer before transistor fabrication.\n\nThe structure is illustrated in cross-section in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles that in Fig. 3.1, but its body connection ($B_{n}$) is at the top left, rather than at the bottom as depicted in the simplified version of Fig. 3.1. This arrangement is dictated by the planar-IC requirement that all interconnections be situated at the wafer's top. The $p$ MOSFET, located to the right of center, resides within its own $n^{-}$ well, with the well connection ($B_{p}$) at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are made through heavily doped regions, as depicted.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image labeled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showcasing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- The diagram's left side features an n-channel MOSFET (nMOS) on a p-type body, consisting of:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- The right side depicts a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is constructed on a p-type substrate, while the pMOS is situated in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The image displays silicon dioxide (SiO2) insulator layers around the transistors, providing electrical separation between devices.\n- The gate terminals of both transistors are represented as rectangles above their respective channels, indicating the control mechanism for current flow between source and drain.\n- The pMOS and nMOS are electrically separated by the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is placed within an n-well, labeled \"n-Well,\" and the nMOS is on a \"p-Body.\"\n- Heavily doped regions, marked as n+ and p+, ensure effective ohmic contacts for metal connections to the source, drain, and bulk terminals.\n- The diagram clearly outlines the CMOS structure, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights a critical aspect of IC design: the necessity for adjacent devices to be electrically isolated. This is achieved by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before fabrication. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so $B_{n}$ is connected to the most negative voltage (MNV) in the circuit to keep these junctions reverse biased and in cutoff under all circuit conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so $B_{p}$ is connected to the most positive voltage (MPV) in the circuit to maintain cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is linked to ground, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevailing IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both types of devices on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To accommodate both devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n$-type ($n^{-}$) substrate, referred to as a well or tub, which is formed through a separate diffusion process into the existing $p^{-}$ wafer before the transistors are fabricated.\n\nThe structure is illustrated in cross-sectional form in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles that in Fig. 3.1, but with its body connection ($B_{n}$) at the top left instead of the bottom, as depicted in the simplified version of Fig. 3.1. This arrangement is dictated by the planar-IC requirement for all interconnections to be made at the wafer's top surface. The $p$ MOSFET, located to the right of center, is placed within its own well ($n^{-}$), with the well connection ($B_{p}$) at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are made through heavily doped regions, as depicted.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showcasing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- The left side of the diagram features an n-channel MOSFET (nMOS) on a p-type body, consisting of:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- The right side depicts a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, situated above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is constructed on a p-type substrate, while the pMOS is housed in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram highlights silicon dioxide (SiO2) insulator layers around the transistors, providing electrical separation between devices.\n- The gate terminals of both transistors are represented as rectangles above their respective channels, indicating the control mechanism for current flow between source and drain.\n- Electrical isolation between the pMOS and nMOS is achieved through the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is situated within an n-well, labeled \"n-Well,\" and the nMOS is on a \"p-Body.\"\n- Heavily doped regions, marked as n+ and p+, ensure effective ohmic contacts for metal connections to the source, drain, and bulk terminals.\n- The diagram clearly outlines the CMOS structure, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights a critical aspect of IC design: the need for electrical isolation between adjacent devices. This is achieved by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before fabrication. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so body isolation is maintained by connecting $B_{n}$ to the most negative voltage (MNV) in the circuit, ensuring both junctions remain reverse biased and in cutoff under all circuit conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so connecting $B_{p}$ to the most positive voltage (MPV) in the circuit keeps both junctions in cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is connected to ground, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevalent IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This technology necessitates the fabrication of both device types on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To accommodate both devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n$-type ($n^{-}$) substrate, referred to as a well or tub, which is formed by a separate diffusion into the existing $p^{-}$ wafer before the transistors are fabricated.\n\nThis configuration is illustrated in cross-section in Fig. 3.2, where the subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles Fig. 3.1, but its body connection ($B_{n}$) is at the top left, rather than the bottom as depicted in the simplified Fig. 3.1. This arrangement is dictated by the planar-IC requirement for all interconnections to be made at the wafer's top. The $p$ MOSFET, located to the right of center, is placed within its own well ($n^{-}$), with the well connection ($B_{p}$) at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are made through heavily doped regions, as illustrated.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- The diagram's left side features an n-channel MOSFET (nMOS) on a p-type body, comprising:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- The right side depicts a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is constructed on a p-type substrate, while the pMOS is in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The image shows silicon dioxide (SiO2) insulator layers around the transistors, providing electrical separation between devices.\n- The gate terminals of both transistors are depicted as rectangles above their respective channels, controlling current flow between source and drain.\n- The pMOS and nMOS are electrically isolated from each other by the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is situated within an n-well, labeled \"n-Well,\" and the nMOS is on a \"p-Body.\"\n- Heavily doped regions, marked as n+ and p+, ensure good ohmic contacts for metal connections to the source, drain, and bulk terminals.\n- The diagram clearly outlines the CMOS structure, emphasizing the need for electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights a critical aspect of ICs: the necessity for adjacent devices to be electrically isolated. This is achieved by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before fabrication. Each transistor must be isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so $B_{n}$ is connected to the most negative voltage (MNV) in the circuit to keep these junctions reverse biased and in cutoff under all conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so $B_{p}$ is connected to the most positive voltage (MPV) to maintain cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is linked to ground, and $B_{p}$ to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevalent IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both device types on a single substrate. To create a $p$ MOSFET, the doping types of the body, source, and drain regions of an $n$ MOSFET are inverted, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. For both devices to coexist on a shared substrate, the $p$ MOSFET is situated within a locally doped $n^{-}$ type substrate, termed a well or tub, which is formed by a separate diffusion process into the existing $p^{-}$ wafer before transistor fabrication.\n\nFigure 3.2 presents a cross-sectional view of this structure, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles Fig. 3.1, but its body connection ($B_{n}$) is at the top left, not the bottom as in the simplified Fig. 3.1, due to the planar-IC requirement for top-side interconnections. The $p$ MOSFET, located to the right of center, resides within its own $n^{-}$ well, with the well connection ($B_{p}$) at the top right. To ensure high-quality ohmic contacts, metal connections to the bulks pass through heavily doped regions, as illustrated.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" depicts a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- On the left, an n-channel MOSFET (nMOS) is situated on a p-type body, comprising:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- On the right, a p-channel MOSFET (pMOS) is placed within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, linked to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS is built on a p-type substrate, while the pMOS is in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram highlights silicon dioxide (SiO2) insulator layers around the transistors, providing electrical isolation.\n- The gate terminals of both transistors are depicted as rectangles above their respective channels, controlling current flow between source and drain.\n- Electrical isolation between the pMOS and nMOS is achieved through the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is enclosed in an n-well, labeled \"n-Well,\" and the nMOS sits on a \"p-Body.\"\n- Heavily doped regions, marked n+ and p+, ensure good ohmic contacts for metal connections to the source, drain, and bulk terminals.\n- The diagram clearly outlines the CMOS structure, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights a critical aspect of ICs: the need for electrical isolation between adjacent devices. This is achieved by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before fabrication. Each transistor must be isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so $B_{n}$ is connected to the most negative voltage (MNV) in the circuit to keep these junctions reverse biased and in cutoff under all conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so $B_{p}$ is connected to the most positive voltage (MPV) to maintain cutoff. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is linked to ground and $B_{p}$ to +5 V, with these connections made internally by the manufacturer."
},
{
    "text": "The prevalent IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both device types on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To accommodate both devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n$-type ( $n^{-}$) substrate, referred to as a well or tub, which is formed by a separate diffusion process into the existing $p^{-}$ wafer before transistor fabrication.\n\nThis configuration is illustrated in cross-section in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles Fig. 3.1, except that its body connection $\\left(B_{n}\\right)$ is at the top left, rather than at the bottom as depicted in the simplified version of Fig. 3.1. This placement is dictated by the planar-IC requirement for all interconnections to be made at the wafer's top surface. The $p$ MOSFET, located to the right of center, is embedded within its own well $\\left(n^{-}\\right)$, with the well connection $\\left(B_{p}\\right)$ at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are facilitated through heavily doped regions, as depicted.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showcasing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- On the left side of the diagram, an n-channel MOSFET (nMOS) is situated on a p-type body, comprising several key components:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- On the right side, a p-channel MOSFET (pMOS) is placed within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is built on a p-type substrate, while the pMOS is housed in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram highlights silicon dioxide (SiO2) insulator layers encircling the transistors, providing electrical separation between devices.\n- The gate terminals of both transistors are depicted as rectangles above their respective channels, signifying the control mechanism for current flow between source and drain.\n- Electrical isolation between the pMOS and nMOS is achieved through the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is situated within an n-well, as indicated by the label \"n-Well,\" while the nMOS is on a \"p-Body.\"\n- Heavily doped regions, marked as n+ and p+, ensure effective ohmic contacts for the metal connections to the source, drain, and bulk terminals.\n- The diagram clearly delineates the CMOS structure, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights a critical aspect of IC design: the necessity for adjacent devices to be electrically isolated from one another. This requirement is fulfilled by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before actual transistor fabrication. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so body isolation is achieved by connecting $B_{n}$ to the most negative voltage (MNV) in the circuit, ensuring both junctions remain reverse biased and in cutoff under all circuit conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so connecting $B_{p}$ to the most positive voltage (MPV) in the circuit keeps both junctions in cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is connected to ground, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevailing IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both device types on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To facilitate the cohabitation of these devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n$-type ( $n^{-}$) substrate, referred to as a well or tub, which is formed through a separate diffusion process into the existing $p^{-}$ wafer before the transistors are fabricated.\n\nThe structure is illustrated in cross-sectional form in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles that in Fig. 3.1, but with its body connection $\\left(B_{n}\\right)$ at the top left, rather than at the bottom as depicted in the simplified version of Fig. 3.1. This arrangement is dictated by the planar-IC requirement that all interconnections be situated at the top of the wafer. The $p$ MOSFET, located to the right of center, resides within its own well $\\left(n^{-}\\right)$, with the connection to the well $\\left(B_{p}\\right)$ at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are made through heavily doped regions, as depicted.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showcasing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- The left side of the diagram features an n-channel MOSFET (nMOS) on a p-type body, comprising several key components:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- The right side displays a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is constructed on a p-type substrate, while the pMOS is housed in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram highlights silicon dioxide (SiO2) insulator layers encircling the transistors, providing electrical separation between devices.\n- The gate terminals of both transistors are depicted as rectangles above their respective channels, indicating the control mechanism for current flow between source and drain.\n- The pMOS and nMOS are electrically separated from each other by the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is situated within an n-well, labeled \"n-Well,\" and the nMOS is on a \"p-Body.\"\n- The heavily doped regions, marked as n+ and p+, ensure effective ohmic contacts for the metal connections to the source, drain, and bulk terminals.\n- The diagram clearly delineates the CMOS structure, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights another critical aspect of ICs: the need for electrical isolation between adjacent devices. This requirement is fulfilled by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before the actual transistors are fabricated. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so body isolation is achieved by connecting $B_{n}$ to the most negative voltage (MNV) in the circuit, keeping both junctions reverse biased and in cutoff under all circuit conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so connecting $B_{p}$ to the most positive voltage (MPV) in the circuit ensures both junctions remain in cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is connected to ground, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevalent IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET. This combination is fittingly termed complementary MOS (or CMOS) technology, necessitating the fabrication of both device types on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To accommodate both devices on a shared substrate, the $p$ MOSFET is situated within a locally doped $n^{-}$ type substrate, known as a well or tub, which is formed through a separate diffusion into the existing $p^{-}$ wafer before transistor fabrication.\n\nThis configuration is illustrated in cross-section in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles Fig. 3.1, but its body connection $\\left(B_{n}\\right)$ is at the top left, not the bottom as in the simplified Fig. 3.1. This placement adheres to the planar-IC requirement for top-side interconnections. The $p$ MOSFET, to the right of center, resides within its own $n^{-}$ well, with the well connection $\\left(B_{p}\\right)$ at the top right. High-quality ohmic contacts are ensured by connecting the metal to the bulks through heavily doped regions, as depicted.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- The left side of the diagram features an n-channel MOSFET (nMOS) on a p-type body, consisting of:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, attached to another n+ region.\n- The right side displays a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, linked to a p+ region.\n- **Gp:** Gate of the pMOS, situated above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, tied to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS is constructed on a p-type substrate, while the pMOS is in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram highlights silicon dioxide (SiO2) insulator layers around the transistors, providing electrical separation between devices.\n- The gate terminals, depicted as rectangles above their respective channels, control the current flow between source and drain.\n- Electrical isolation between the pMOS and nMOS is achieved through the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is situated within an n-well, labeled \"n-Well,\" and the nMOS is on a \"p-Body.\"\n- Heavily doped n+ and p+ regions ensure effective ohmic contacts for metal connections to the source, drain, and bulk terminals.\n- The layout of the CMOS structure is clearly shown, emphasizing the importance of electrical isolation and precise component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights another critical aspect of ICs: the need for electrical isolation between adjacent devices. This is achieved by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before fabrication. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so $B_{n}$ is connected to the most negative voltage (MNV) in the circuit to keep these junctions reverse biased and in cutoff under all conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so $B_{p}$ is connected to the most positive voltage (MPV) to maintain cutoff. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is grounded, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "The prevalent IC technology today employs the $n$ MOSFET along with its counterpart, the $p$ MOSFET, collectively known as complementary MOS (or CMOS) technology. This approach necessitates the fabrication of both device types on a single substrate. A $p$ MOSFET is created by reversing the doping types of the body, source, and drain regions of an $n$ MOSFET, resulting in an $n^{-}$ body and $p^{+}$ source and drain regions. To facilitate the coexistence of these devices on a shared substrate, the $p$ MOSFET is embedded within a locally lightly doped $n$-type ($n^{-}$) substrate, referred to as a well or tub, which is formed through a separate diffusion process into the existing $p^{-}$ wafer before the transistors are fabricated.\n\nThis configuration is illustrated in a cross-sectional view in Fig. 3.2, where subscripts $n$ and $p$ denote the terminals of the $n$ MOSFET and $p$ MOSFET, respectively. The $n$ MOSFET, positioned to the left of center, resembles that in Fig. 3.1, but with a key difference: its body connection ($B_{n}$) is located at the top left, rather than at the bottom as depicted in the simplified version of Fig. 3.1. This arrangement is dictated by the planar-IC requirement for all interconnections to be made at the wafer's top surface. The $p$ MOSFET, situated to the right of center, is placed within its own $n^{-}$ well, with the connection to the well ($B_{p}$) located at the top right. To ensure high-quality ohmic contacts, the metal connections to the bulks are made through heavily doped regions, as illustrated.\n\nimage_name:FIGURE 3.2 Cross-sectional view of CMOS transistors\ndescription:The image titled \"FIGURE 3.2 Cross-sectional view of CMOS transistors\" presents a detailed cross-section of complementary metal-oxide-semiconductor (CMOS) transistors, showing both n-channel (nMOS) and p-channel (pMOS) transistors within an integrated circuit.\n\n1. **Identification of Components and Structure:**\n- On the left side of the diagram, an n-channel MOSFET (nMOS) is situated on a p-type body, comprising several essential components:\n- **Bn:** Bulk connection for the nMOS, linked to a p+ region.\n- **Sn:** Source of the nMOS, connected to an n+ region.\n- **Gn:** Gate of the nMOS, positioned above the n-channel (n-ch).\n- **Dn:** Drain of the nMOS, connected to another n+ region.\n- The right side of the diagram features a p-channel MOSFET (pMOS) within an n-type well:\n- **Dp:** Drain of the pMOS, connected to a p+ region.\n- **Gp:** Gate of the pMOS, located above the p-channel (p-ch).\n- **Sp:** Source of the pMOS, connected to another p+ region.\n- **Bp:** Bulk connection for the pMOS, connected to an n+ region.\n\n2. **Connections and Interactions:**\n- The nMOS transistor is constructed on a p-type substrate, while the pMOS is situated in an n-type well, ensuring proper isolation of both transistors.\n- **SiO2 Layers:** The diagram depicts silicon dioxide (SiO2) insulator layers surrounding the transistors, providing electrical isolation between devices.\n- The gate terminals of both transistors are represented as rectangles above their respective channels, indicating the control mechanism for current flow between source and drain.\n- The pMOS and nMOS are electrically isolated from each other by the SiO2 field oxide.\n\n3. **Labels, Annotations, and Key Features:**\n- The pMOS is placed within an n-well, as indicated by the label \"n-Well,\" while the nMOS is on a \"p-Body.\"\n- Heavily doped regions, marked as n+ and p+, ensure good ohmic contacts for the metal connections to the source, drain, and bulk terminals.\n- The diagram clearly outlines the CMOS structure, emphasizing the need for electrical isolation and proper component placement within an integrated circuit.\n\nFIGURE 3.2 Cross-sectional view of CMOS transistors.\n\nFigure 3.2 also highlights another critical aspect of ICs: the necessity for adjacent devices to be electrically isolated from one another. This requirement is fulfilled by growing a ring of $\\mathrm{SiO}_{2}$ insulator material, known as field oxide, around each transistor's intended location before the actual transistors are fabricated. Each transistor must be electrically isolated not only from neighboring devices but also from its own body. The $p$-type body of the $n$ MOSFET forms $p n$ junctions with the $n$-type source and drain regions, so body isolation is achieved by connecting $B_{n}$ to the most negative voltage (MNV) in the circuit, ensuring both junctions remain reverse biased and in cutoff under all circuit conditions. Similarly, the $n$-type well of the $p$ MOSFET forms $n p$ junctions with the $p$-type source and drain regions, so connecting $B_{p}$ to the most positive voltage (MPV) in the circuit keeps both junctions in cutoff under all conditions. For example, in a digital CMOS circuit powered between 5 V and ground, $B_{n}$ is connected to ground, and $B_{p}$ is connected to +5 V. These connections are made internally by the manufacturer."
},
{
    "text": "To explore the mechanism of channel formation in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of different materials. While earlier MOSFETs utilized metal, such as aluminum, for the gate electrode, contemporary designs employ $n^{+}$silicon, leading to the term \"silicon-gate processes\" for modern techniques. The $n^{+}$silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Nevertheless, $n^{+}$polysilicon is abundant in free electrons, akin to metal, and is used not only for crafting the gate electrode but also for interconnecting various devices within an IC. The rationale for using polysilicon for the gate electrode is that subsequent ion implantation for forming the source and drain regions inherently ensures precise alignment among these regions. Specifically, as ions diffuse downward into the body, they also spread sideways slightly, causing a minor overlap between the gate edges and the source/drain region edges. This slight overlap, evident in both images above, is crucial for the MOSFET's proper operation.\n\nNext, we aim to examine the impact of an external bias on the types and distributions of charges in the bulk region immediately beneath the oxide layer. Given that no current passes through the insulating oxide layer, the gate can only affect the channel region through the electric field within the oxide. This principle underlies the term field-effect transistor (FET)."
},
{
    "text": "To explore the process of channel formation in a $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of different materials. Previously, MOSFET gate electrodes were crafted from metals like aluminum, but contemporary designs utilize $n^{+}$silicon, leading to the term \"silicon-gate processes\" for modern techniques. The $n^{+}$silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Despite this, $n^{+}$polysilicon is abundant in free electrons, akin to metal, and is employed not only for the gate electrode but also for interconnecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment of the source and drain regions during subsequent ion implantation, as ions diffuse both downward and slightly sideways, creating a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in both accompanying images, is pivotal for the MOSFET's proper operation.\n\nNext, we aim to examine the impact of an external bias on the types and distributions of charges in the bulk region immediately beneath the oxide layer. Given that no current traverses the insulating oxide layer, the gate's influence on the channel region is solely exerted through the electric field within the oxide, hence the term field-effect transistor (FET)."
},
{
    "text": "To explore the channel formation mechanism in a $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of differing materials. Previously, MOSFET gate electrodes were crafted from metals like aluminum, but contemporary designs utilize $n^{+}$silicon, hence the term silicon-gate processes for modern techniques. The $n^{+}$silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Nonetheless, $n^{+}$polysilicon is abundant in free electrons, akin to metals, and serves both in forming the gate electrode and in interconnecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment of the source and drain regions during subsequent ion implantation, as ions diffuse downward and slightly sideways, creating a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in both images above, is pivotal for the MOSFET's proper operation.\n\nNext, we aim to examine how an external bias impacts the types and distributions of charges in the bulk region immediately beneath the oxide layer. Given that no current traverses the insulating oxide layer, the gate's influence on the channel region is solely through the electric field within the oxide, justifying the term field-effect transistor (FET)."
},
{
    "text": "To explore the process of channel formation in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which acts as a parallel-plate capacitor with plates composed of distinct materials. While earlier MOSFETs featured gate electrodes made from metals like aluminum, contemporary designs utilize $n^{+}$silicon, leading to the term \"silicon-gate processes\" for modern fabrication methods. The $n^{+}$silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites instead of a single crystal, earning it the name polysilicon. Nonetheless, $n^{+}$polysilicon is abundant in free electrons, akin to a metal, and serves not only in forming the gate electrode but also in connecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment during subsequent ion implantation for the source and drain regions. Specifically, as ions diffuse downward into the substrate, they also spread sideways slightly, causing a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in the accompanying images, is essential for the MOSFET's optimal performance.\n\nNext, we aim to examine how an external bias impacts the type and distribution of charges in the bulk region immediately beneath the oxide layer. Given that no current passes through the insulating oxide, the gate's influence on the channel region is solely through the electric field within the oxide, hence the term field-effect transistor (FET)."
},
{
    "text": "To explore the mechanism of channel formation in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of distinct materials. Previously, MOSFET gate electrodes were crafted from metals like aluminum, but contemporary designs employ $n^{+}$ silicon, leading to the term \"silicon-gate processes\" for modern techniques. The $n^{+}$ silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Nonetheless, $n^{+}$ polysilicon is abundant in free electrons, akin to metal, and is utilized not only for the gate electrode but also for interconnecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment during subsequent ion implantation for source and drain regions, as ions diffuse both downward and slightly sideways, creating a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in the accompanying images, is crucial for the MOSFET's proper operation.\n\nNext, we aim to examine how an external bias impacts the type and distribution of charges in the bulk region immediately beneath the oxide layer. Given that no current passes through the insulating oxide, the gate's influence on the channel region is solely through the electric field within the oxide, justifying the term field-effect transistor (FET)."
},
{
    "text": "To explore the channel formation mechanism in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of different materials. While earlier MOSFETs featured gate electrodes made from metals like aluminum, contemporary designs utilize $n^{+}$silicon, leading to the term \"silicon-gate processes\" for modern techniques. The $n^{+}$silicon film, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Nonetheless, $n^{+}$polysilicon is abundant in free electrons, akin to metals, and serves not only in forming the gate electrode but also in interconnecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment during subsequent ion implantation for the source and drain regions, as ions diffuse both downward and slightly sideways, creating a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in both images above, is crucial for the MOSFET's proper operation.\n\nNext, we aim to examine the impact of an external bias on the type and distribution of charges in the bulk region immediately beneath the oxide layer. Given that no current passes through the insulating oxide, the gate's influence on the channel region is solely exerted through the electric field within the oxide, hence the term field-effect transistor (FET)."
},
{
    "text": "To explore the process of channel formation in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which acts as a parallel-plate capacitor, albeit with plates composed of distinct materials. Previously, MOSFET gate electrodes were crafted from metals like aluminum, but contemporary designs utilize $n^{+}$silicon, leading to the term \"silicon-gate processes\" for modern techniques. The $n^{+}$silicon layer, grown atop amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the name polysilicon. Nevertheless, $n^{+}$polysilicon is abundant in free electrons, akin to metal, and serves not only in forming the gate electrode but also in connecting various devices within an IC. The choice of polysilicon for the gate electrode ensures precise alignment during subsequent ion implantation for the source and drain regions, as ions diffuse both downward and slightly sideways, creating a minimal overlap between the gate edges and the source/drain regions. This slight overlap, evident in both images above, is pivotal for the MOSFET's proper operation.\n\nNext, we aim to examine how an external bias impacts the type and distribution of charges in the bulk region immediately beneath the oxide layer. Given that no current traverses the insulating oxide layer, the gate's influence on the channel region is solely through the electric field within the oxide, hence the term field-effect transistor (FET)."
},
{
    "text": "To explore the mechanism of channel formation in an $n$ MOSFET, we concentrate on its gate-oxide-bulk configuration, which resembles a parallel-plate capacitor, albeit with plates composed of different materials. While earlier MOSFETs featured gate electrodes made from metals like aluminum, contemporary designs utilize $n^{+}$ silicon, which is why modern fabrication processes are also known as silicon-gate processes. The $n^{+}$ silicon film, grown atop an amorphous oxide, comprises sub-micrometer-sized crystallites rather than a single crystal, earning it the term polysilicon. Nonetheless, $n^{+}$ polysilicon is abundant in free electrons, akin to a metal, and serves not only in forming the gate electrode but also in interconnecting various devices within an IC. The rationale for employing polysilicon for the gate electrode lies in its ability to ensure precise alignment during subsequent ion implantation for the source and drain regions. Specifically, as ions diffuse downward into the substrate, they also spread sideways slightly, causing a minor overlap between the gate edges and the source/drain regions. This slight overlap, evident in both accompanying images, is crucial for the MOSFET's proper operation.\n\nNext, we aim to examine the impact of an external bias on the types and distributions of charges in the bulk region immediately beneath the oxide layer. Given that no current traverses the insulating oxide layer, the gate's influence on the channel region is exerted solely through the electric field within the oxide. This principle underpins the term field-effect transistor (FET)."
},
{
    "text": "Figure 3.3 depicts a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's role is to ensure a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it won't be considered in our analysis. The well-known parallel-plate capacitance formula, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze the device independently of its size, it's useful to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn current technology, $W$ and $L$ typically fall within the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. With silicon oxide having $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, a process with $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. Generally, $C_{o x}=34.5 / t_{o x}$, where $C_{o x}$ is in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.\n\nThe bulk-oxide-gate structure resembles the familiar $p n$ junction, but here, the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will migrate from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving a layer of immobile positive donor ions in the gate. In the bulk, these excess electrons recombine with holes to satisfy the mass-action law, forming a layer of immobile negative acceptor ions. These layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these space-charge layers create an electric field $E$ from the gate, through the oxide, to the bulk, reaching equilibrium where this field prevents further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}), N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is silicon's intrinsic electron-hole concentration $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Additionally, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to doping dose variations due to their logarithmic dependence.\n\nA typical capacitance with shorted plates is in a discharged state $(Q=0)$. However, with dissimilar material plates, as here, $Q \\neq 0$ even if $V_{G B}=0$. To achieve $Q=0$ as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, must be applied. This $V_{G B}(<0)$ value, known as the flatband voltage, affects the bulk material's energy bands and will serve as the reference voltage for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nFor charge neutrality in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing significant current flow from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer between them."
},
{
    "text": "Figure 3.3 presents a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's purpose is to establish a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, hence it is not relevant to our analysis. The well-known formula for parallel-plate capacitance, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel-region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze independently of the device's specific size, it's practical to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn current technology, $W$ and $L$ are generally in the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. With silicon oxide having $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, a process yielding $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (Typically, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate structure resembles the familiar $p n$ junction, but here, the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will migrate from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving a layer of immobile positive donor ions in the gate. In the bulk, these excess electrons recombine with holes to satisfy the mass-action law, forming a layer of immobile negative acceptor ions. These layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these space-charge layers generate an electric field $E$ from the gate, through the oxide, to the bulk, reaching equilibrium where this field prevents further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}), N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is silicon's intrinsic electron-hole concentration $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Additionally, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to doping dose variations due to their logarithmic dependence.\n\nFor an ordinary capacitance with shorted plates, the state is discharged $(Q=0)$. However, with dissimilar material plates, as here, $Q \\neq 0$ even if $V_{G B}=0$. To achieve $Q=0$ as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, must be applied. This $V_{G B}(<0)$ value is termed the flatband voltage due to its impact on the bulk material's energy bands. This voltage will serve as the reference for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo neutralize charge in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing significant current flow from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer between them."
},
{
    "text": "Figure 3.3 illustrates a segment of the gate-oxide-body structure depicted in Fig. 3.1, but oriented counterclockwise by $90^{\\circ}$. As previously discussed in relation to Fig. 3.2, the role of the $p^{+}$ region is to establish a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it does not influence our analysis. The well-established formula for parallel-plate capacitance, in this scenario, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel-region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To ensure the analysis is independent of the specific device dimensions, it is practical to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn contemporary technology, $W$ and $L$ typically fall within the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. Silicon oxide has a permittivity of $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, so a fabrication process with, for instance, $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (As a general rule, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate configuration resembles the familiar $p n$ junction, except that the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will migrate from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving behind a layer of immobile positive donor ions in the gate. Upon reaching the bulk, these excess electrons recombine with holes to comply with the mass-action law, resulting in the formation of a layer of immobile negative acceptor ions in the bulk. These two layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these space-charge layers generate an electric field $E$ from the gate, through the oxide, to the bulk, reaching an equilibrium state where this field counteracts further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nrepresent the equilibrium electrostatic potentials (also known as Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage (approximately $26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}$), $N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is the intrinsic electron-hole concentration of silicon (approximately $1.4 \\times 10^{10} / \\mathrm{cm}^{3}$ at $T=300 \\mathrm{~K}$). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, we have $\\phi_{p}<0$ and $\\phi_{n}>0$. Additionally, because $N_{A}$ and $N_{D}$ appear in the logarithmic function's argument, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to variations in doping levels.\n\nAn ordinary capacitor with its plates shorted together is in a discharged state $(Q=0)$. However, if the plates are composed of different materials, as in this case, $Q \\neq 0$ even when $V_{G B}=0$. To reduce $Q$ to zero, as shown in Fig. $3.3 b$, a voltage $V_{G B}$ of equal magnitude but opposite polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, must be applied. This value of $V_{G B}(<0)$ is termed the flatband voltage due to its impact on the energy bands of the bulk material. This voltage will serve as the reference for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the required $V_{G B}$ to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo achieve charge neutrality in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would cause significant forward biasing and result in a substantial forward current from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer separating the two regions."
},
{
    "text": "Figure 3.3 presents a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As previously discussed in relation to Fig. 3.2, the $p^{+}$ region's purpose is to ensure a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it will not be considered in our analysis. The well-established formula for parallel-plate capacitance, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the\n\nimage_name:(a)\ndescription:The image comprises two diagrams labeled (a) and (b), depicting the gate-body capacitor structure under different bias conditions.\n\n**Diagram (a):**\n1. **Components and Structure:**\n- The diagram displays a cross-sectional view of a gate-body capacitor.\n- It features an **n gate**, a **SiO (silicon dioxide) layer**, a **p body**, and a **p region**.\n- The **n gate** is positioned on the left, followed by the SiO layer, which serves as the dielectric between the gate and the body.\n- The **p body** is next to the SiO layer, and the **p region** facilitates good ohmic contact.\n\n2. **Connections and Interactions:**\n- The **gate (G)** is linked to the metal contact on the n gate.\n- The **body (B)** is connected to the metal contact on the p region.\n- The diagram shows the presence of **space-charge layers**, with donor ions near the n gate and acceptor ions in the p body.\n\n3. **Labels, Annotations, and Key Features:**\n- \"Donor ions\" and \"Acceptor ions\" are marked to indicate the charge distribution within the space-charge layers.\n- The region is designated as containing space-charge layers, highlighting the influence of charges in the dielectric.\n\n**Diagram (b):**\n1. **Components and Structure:**\n- Similar to diagram (a), it includes an **n gate**, a **SiO layer**, a **p body**, and a **p region**.\n\n2. **Connections and Interactions:**\n- The **gate (G)** and **body (B)** connections remain unchanged.\n- The diagram illustrates the capacitor biased at **V_GB = -**, removing the space-charge layers.\n\n3. **Labels, Annotations, and Key Features:**\n- \"No space-charge layers present\" is indicated, showing that the bias voltage has neutralized the space-charge region.\n- The bias voltage **V_GB = -** is displayed with a symbol representing the applied potential.\n\nThese diagrams collectively demonstrate the behavior of the gate-body capacitor under varying bias conditions, focusing on the presence or absence of space-charge layers.\nimage_name:(b)\ndescription:The image features two diagrams labeled (a) and (b) that represent the gate-body capacitor structure under different bias conditions.\n\n**Diagram (a):**\n- **Components and Structure:**\n- The diagram shows a cross-section of a gate-body capacitor with an \\(n^+\\) gate, a \\(SiO_2\\) layer, and a \\(p^-\\) body.\n- The \\(n^+\\) gate is connected to a terminal labeled \\(G\\).\n- The \\(SiO_2\\) layer, serving as an insulating layer, is located between the \\(n^+\\) gate and the \\(p^-\\) body.\n- The \\(p^-\\) body has a \\(p^+\\) region at the end, connected to a terminal labeled \\(B\\).\n- Space-charge layers are present, indicated by donor ions near the \\(n^+\\) gate and acceptor ions in the \\(p^-\\) body.\n- **Connections and Interactions:**\n- The \\(n^+\\) gate is linked to the \\(G\\) terminal, and the \\(p^+\\) region is connected to the \\(B\\) terminal.\n- The space-charge layers form due to the electric field across the \\(SiO_2\\) layer, showing the presence of donor and acceptor ions.\n- **Labels, Annotations, and Key Features:**\n- The space-charge layers are marked, with donor ions near the \\(n^+\\) gate and acceptor ions in the \\(p^-\\) body.\n\n**Diagram (b):**\n- **Components and Structure:**\n- Like diagram (a), it shows the \\(n^+\\) gate, \\(SiO_2\\) layer, and \\(p^-\\) body with a \\(p^+\\) region.\n- The connections to terminals \\(G\\) and \\(B\\) remain the same.\n- **Connections and Interactions:**\n- A voltage \\(V_{GB} = -\\phi_0\\) is applied between the gate and body, eliminating the space-charge layers.\n- The absence of space-charge layers is indicated by the lack of ion representation.\n- **Labels, Annotations, and Key Features:**\n- The diagram is marked to show that no space-charge layers are present under the applied bias \\(V_{GB} = -\\phi_0\\).\n\nFIGURE 3.3 Gate-body capacitor (a) at 0-V bias, and (b) biased at $-\\phi_{0}$ to eliminate the space-charge layers.\nchannel-region's width and length as depicted in Fig. 3.1, $\\varepsilon_{o x}$ is the permittivity of the oxide layer, and $t_{o x}$ is its thickness. To ensure the analysis is independent of the specific device size, it is practical to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn contemporary technology, $W$ and $L$ are typically in the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as small as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$ or less. Silicon oxide has $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, so a fabrication process with, for instance, $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (As a general rule, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate structure resembles the well-known $p n$ junction, but in this case, the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will diffuse from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving behind a layer of immobile positive donor ions in the gate. Once in the bulk, these excess electrons recombine with holes to satisfy the mass-action law, resulting in the formation of a layer of immobile negative acceptor ions in the bulk. These two layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Just as in a $p n$ junction, these space-charge layers create an electric field $E$ from the gate, through the oxide, to the bulk, reaching an equilibrium where this field prevents further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (also known as Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage (approximately $26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}$), $N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is the intrinsic electron-hole concentration of silicon (approximately $1.4 \\times 10^{10} / \\mathrm{cm}^{3}$ at $T=300 \\mathrm{~K}$). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, we have $\\phi_{p}<0$ and $\\phi_{n}>0$. Additionally, since $N_{A}$ and $N_{D}$ appear in the logarithmic function's argument, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to variations in doping levels.\n\nAn ordinary capacitor with its plates shorted together will be in a discharged state $(Q=0)$. However, if the plates are made of different materials, as in this case, $Q \\neq 0$ even when $V_{G B}=0$. To drive $Q$ to zero, as shown in Fig. $3.3 b$, a voltage $V_{G B}$ of equal magnitude but opposite polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, must be applied. This value of $V_{G B}(<0)$ is also known as the flatband voltage due to its effect on the energy bands of the bulk material. This voltage will serve as the reference for the subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the value of $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nUsing Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo achieve charge neutrality in the gate and bulk, the gate must be biased more negatively than the body such that $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a voltage of $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, resulting in a large forward current from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the oxide insulator separating the two regions."
},
{
    "text": "Figure 3.3 depicts a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's purpose is to ensure a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it will not be considered in our analysis. The well-established formula for parallel-plate capacitance, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze the device independently of its specific size, it is practical to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn current technology, $W$ and $L$ typically fall within the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. Silicon oxide has $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, so a fabrication process with, for instance, $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (Generally, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate structure resembles the well-known $p n$ junction, but in this case, the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will diffuse from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving behind a layer of immobile positive donor ions in the gate. Once in the bulk, these excess electrons recombine with holes to satisfy the mass-action law, resulting in the formation of a layer of immobile negative acceptor ions in the bulk. These two layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these space-charge layers generate an electric field $E$ from the gate, through the oxide, to the bulk, reaching an equilibrium where this field prevents further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}$), $N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is the intrinsic electron-hole concentration of silicon $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Additionally, since $N_{A}$ and $N_{D}$ are in the logarithmic function's argument, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to variations in doping levels.\n\nAn ordinary capacitor with its plates shorted would be in a discharged state $(Q=0)$. However, if the plates are made of different materials, as in this scenario, $Q \\neq 0$ even when $V_{G B}=0$. To reduce $Q$ to zero, as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$ must be applied, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$. This $V_{G B}$ value (<0) is termed the flatband voltage due to its impact on the bulk material's energy bands. This voltage will serve as the reference for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo achieve charge neutrality in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing a significant forward current from the $p$-bulk (anode) to the $n$-gate (cathode). In this case, however, no current flows due to the insulating oxide layer between the two."
},
{
    "text": "Figure 3.3 depicts a segment of the gate-oxide-body structure from Fig. 3.1, but oriented counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's purpose is to establish a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it will not be considered in our analysis. The well-established formula for parallel-plate capacitance, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze the device independently of its specific size, it is practical to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn current technology, $W$ and $L$ typically fall within the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. Silicon oxide has $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, so a process with $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (Generally, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate configuration resembles the well-known $p n$ junction, but here the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will migrate from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving a layer of immobile positive donor ions in the gate. These excess electrons in the bulk recombine with holes to satisfy the mass-action law, resulting in a layer of immobile negative acceptor ions in the bulk. These space-charge layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these layers create an electric field $E$ from the gate, through the oxide, to the bulk, reaching equilibrium where this field counteracts further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}$), $N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is the intrinsic electron-hole concentration of silicon $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Moreover, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to variations in doping levels due to their logarithmic dependence.\n\nAn ordinary capacitor with its plates shorted would be in a discharged state $(Q=0)$. However, with dissimilar material plates, as here, $Q \\neq 0$ even if $V_{G B}=0$. To achieve $Q=0$ as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, must be applied. This $V_{G B}(<0)$ value is termed the flatband voltage due to its effect on the bulk material's energy bands. This voltage will serve as the reference for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo neutralize the charge in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing significant current flow from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer between them."
},
{
    "text": "Figure 3.3 presents a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's role is to ensure a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, thus it is not considered in our analysis. The well-known parallel-plate capacitance formula, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ are the channel-region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze independently of the device size, it's useful to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn current technology, $W$ and $L$ are typically in the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. With silicon oxide having $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, a process with $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. Generally, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.\n\nThe bulk-oxide-gate structure resembles a typical $p n$ junction, but here, the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, connecting $G$ and $B$ externally as in Fig. 3.3a allows electrons to diffuse from the electron-rich $n^{+}$ gate through the connection to the electron-deficient $p^{-}$ bulk, leaving immobile positive donor ions in the gate. These excess electrons in the bulk recombine with holes to satisfy the mass-action law, forming a layer of immobile negative acceptor ions in the bulk. These space-charge layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to a $p n$ junction, these layers create an electric field $E$ from the gate through the oxide to the bulk, reaching equilibrium where this field prevents further electron diffusion. This field corresponds to a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}), N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is silicon's intrinsic electron-hole concentration $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Also, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to doping dose variations due to the logarithmic function.\n\nAn ordinary capacitance with shorted plates is discharged $(Q=0)$. However, with dissimilar material plates, as here, $Q \\neq 0$ even if $V_{G B}=0$. To achieve $Q=0$ as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$, or $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$, is needed. This $V_{G B}(<0)$ is termed the flatband voltage due to its effect on the bulk material's energy bands and will serve as the reference voltage for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nFor charge neutrality in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing significant current flow from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer between them."
},
{
    "text": "Figure 3.3 presents a segment of the gate-oxide-body structure from Fig. 3.1, rotated counterclockwise by $90^{\\circ}$. As discussed in relation to Fig. 3.2, the $p^{+}$ region's role is to ensure a high-quality ohmic contact between the $p^{-}$ bulk and the metal connection, hence it will not be considered in our analysis. The well-established formula for parallel-plate capacitance, applicable here, is $C=\\varepsilon_{o x}(W \\times L) / t_{o x}$, where $W$ and $L$ represent the channel-region's width and length as shown in Fig. 3.1, $\\varepsilon_{o x}$ is the oxide layer's permittivity, and $t_{o x}$ is its thickness. To analyze the device independently of its specific size, it is advantageous to use the capacitance per unit area, defined as $C_{o x}=C /(W \\times L)$, or\n\n$$\n\\begin{equation*}\nC_{o x}=\\frac{\\varepsilon_{o x}}{t_{o x}} \\tag{3.1}\n\\end{equation*}\n$$\n\nIn contemporary technology, $W$ and $L$ typically fall within the sub-micron range $(1 \\mu \\mathrm{~m}=$ $\\left.10^{-9} \\mathrm{~m}\\right)$, and $t_{o x}$ can be as low as $10 \\mathrm{~nm}\\left(1 \\mathrm{~nm}=10^{-9} \\mathrm{~m}\\right)$. Silicon oxide has $\\varepsilon_{o x}=345 \\mathrm{fF} / \\mathrm{cm}$, so a fabrication process with, for instance, $t_{o x}=10 \\mathrm{~nm}$ results in $C_{o x}=$ $3.45 \\mathrm{fF} / \\mu \\mathrm{m}^{2}$. (Generally, $C_{o x}=34.5 / t_{o x}$, with $C_{o x}$ in $\\mathrm{fF} / \\mu \\mathrm{m}^{2}$ and $t_{o x}$ in nm.)\n\nThe bulk-oxide-gate structure resembles the well-known $p n$ junction, except that the $p^{-}$ and $n^{+}$ materials are separated by an insulating layer, preventing direct current flow. However, if $G$ and $B$ are externally connected as in Fig. 3.3a, electrons will migrate from the electron-rich $n^{+}$ gate, through the connection, to the electron-deficient $p^{-}$ bulk, leaving behind a layer of immobile positive donor ions in the gate. Once in the bulk, these excess electrons recombine with holes to satisfy the mass-action law, resulting in the formation of a layer of immobile negative acceptor ions in the bulk. These two layers concentrate near the gate-oxide and bulk-oxide interfaces to minimize the system's electrostatic energy. Similar to the $p n$ junction, these space-charge layers generate an electric field $E$ from the gate, through the oxide, to the bulk, reaching an equilibrium where this field prevents further electron diffusion through the external connection. Associated with this field is a built-in potential $\\phi_{0}=\\phi_{n}-\\phi_{p}$ across the gate-bulk structure, where\n\n$$\n\\begin{equation*}\n\\phi_{p}=V_{T} \\ln \\frac{n_{i}}{N_{A}} \\quad \\phi_{n}=V_{T} \\ln \\frac{N_{D}}{n_{i}} \\tag{3.2}\n\\end{equation*}\n$$\n\nare the equilibrium electrostatic potentials (Fermi potentials) of the bulk and gate, respectively. Here, $V_{T}=k T / q$ is the thermal voltage ( $V_{T} \\cong 26 \\mathrm{mV}$ at $T=300 \\mathrm{~K}), N_{A}$ and $N_{D}$ are the doping densities in the bulk and gate materials, and $n_{i}$ is the intrinsic electron-hole concentration of silicon $\\left(n_{i} \\cong 1.4 \\times 10^{10} / \\mathrm{cm}^{3}\\right.$ at $T=$ 300 K ). Since both $N_{A}$ and $N_{D}$ exceed $n_{i}$, $\\phi_{p}<0$ and $\\phi_{n}>0$. Moreover, due to the logarithmic function's argument, $\\phi_{p}$ and $\\phi_{n}$ are not highly sensitive to variations in doping levels.\n\nAn ordinary capacitor with its plates shorted would be in a discharged state $(Q=0)$. However, if the plates are made of different materials, as in this case, $Q \\neq 0$ even when $V_{G B}=0$. To reduce $Q$ to zero, as in Fig. $3.3 b$, a voltage $V_{G B}$ equal in magnitude but opposite in polarity to $\\phi_{0}$ must be applied, i.e., $V_{G B}=-\\phi_{0}=\\phi_{p}-\\phi_{n}$. This $V_{G B}(<0)$ value is termed the flatband voltage due to its impact on the bulk material's energy bands. This voltage will serve as the reference for subsequent analysis.\n\nEXAMPLE 3.1 Given $N_{A}=10^{16} / \\mathrm{cm}^{3}$ and $N_{D}=10^{20} / \\mathrm{cm}^{3}$, determine the electrostatic potentials and the $V_{G B}$ required to eliminate the space-charge layers.\n\n#### Solution\n\nFrom Eq. (3.2),\n\n$$\n\\begin{aligned}\n& \\phi_{p}=0.026 \\ln \\frac{1.4 \\times 10^{10}}{10^{16}}=-0.35 \\mathrm{~V} \\\\\n& \\phi_{n}=0.026 \\ln \\frac{10^{20}}{1.4 \\times 10^{10}}=+0.59 \\mathrm{~V}\n\\end{aligned}\n$$\n\nTo achieve charge neutrality in the gate and bulk, the gate must be biased more negatively than the body, resulting in $V_{G B}=-\\phi_{0}=-0.35-0.59=-0.94 \\mathrm{~V}$.\n\nRemark: If the gate-bulk were an ordinary $n p$ junction, a $V_{G B}=-0.94 \\mathrm{~V}$ would heavily forward bias it, causing a significant forward current from the $p$-bulk (anode) to the $n$-gate (cathode). In this scenario, however, no current flows due to the insulating oxide layer separating the two."
},
{
    "text": "Let us now progressively elevate $V_{G B}$, initiating at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our example). This increment serves to reconstitute space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate, bearing in mind that the gate's charge is always of equal magnitude but opposite in sign to the bulk's charge. The bulk's condition is illustrated in Fig. 3.4, where the $x$-axis origin is aligned with the oxide-bulk interface, a surface pivotal to our analysis. Initially, the bulk's negative charge comprises the negative acceptor ions present there (the holes are merely displaced from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also known as a depletion layer due to its lack of holes. However, as we elevate $V_{G B}$ and thereby expand the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It showcases the distribution of donor and acceptor ions, the formation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, signifying a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before strong inversion onset.\n\n1. **Type of Graph and Function:**\n- This graph is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), indicating the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), representing charge density.\n- The graph is linear, featuring significant markers at \\(0\\) and \\(x_p\\), which denote the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, signifying no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph exhibits a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region devoid of mobile charge carriers, leaving only fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots, vertically aligned to demonstrate the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset illustrates the electric field distribution across the device. It plots electric field strength (E) in volts per centimeter (V/cm) against position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field initiates at a maximum value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly as x increases, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decline indicates the electric field is strongest at the interface and diminishes further into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph starts at this peak value at the interface.\n- **Zero Crossing:** The electric field reaches zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is vital for understanding the inversion layer's behavior and inversion onset in the MOSFET device.\n\nThis graph is essential for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion onset.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before strong inversion onset. It is part of a series illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- This graph is a potential distribution plot, showing how potential changes across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing electric potential in volts.\n- Both axes use a linear scale.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases as it moves into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic relationship between potential and position.\n- The potential decreases from (0) to _p, showing the transition from the oxide interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The surface potential, (0), is crucial as it determines inversion onset.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting the depletion layer's formation.\n\n5. **Annotations and Specific Data Points:**\n- A reference line at 0 volts indicates the baseline potential level.\n- Annotations like (0) and _p mark the surface potential and the minimum bulk potential, respectively.\n- The position x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The scenario in an nMOSFET before strong inversion onset.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ shifts from negative to positive, the bulk near the surface is said to experience inversion, transitioning from $p$-type to $n$-type, at least electrostatically. Hence, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers produce an electric field $E(x)$. The field strength's variation with $x$ can be visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our interest lies in the bulk lines, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge $\\left(x=x_{p}\\right)$. Using Gauss's theorem, we can easily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity $\\left(\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}\\right)$. By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=$ $-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now progressively elevate $V_{G B}$, initiating at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our example). This increment serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate's charge, bearing in mind that the gate's charge is always equal in magnitude but opposite in polarity to the bulk's charge. The bulk's condition is illustrated in Fig. 3.4, where the $x$-axis origin is aligned with the oxide-bulk interface, a critical surface in our analysis. Initially, the bulk's negative charge comprises the negative acceptor ions present there (the holes are merely displaced from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also termed a depletion layer due to its absence of holes. However, as we elevate $V_{G B}$, thereby expanding the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the creation of an inversion layer in an nMOSFET prior to the onset of strong inversion. It showcases the distribution of donor and acceptor ions, the formation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before the onset of strong inversion.\n\n1. **Type of Graph and Function:**\n- The graph is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), representing the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), indicating charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, indicating no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph exhibits a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is characteristic of a depletion region devoid of mobile charge carriers, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration, including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots. These graphs are vertically aligned to show the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding the device's behavior before strong inversion occurs.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before the onset of strong inversion illustrates the electric field distribution across the device. The graph plots electric field strength (E) in volts per centimeter (V/cm) against the position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents the electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents the position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a maximum value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly as x increases, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates that the electric field is strongest at the interface and diminishes further into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph begins at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is essential for understanding the inversion layer's behavior and the onset of inversion in the MOSFET device.\n\nThis graph is vital for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion occurs.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before the onset of strong inversion. It is part of a series of diagrams illustrating the charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- The graph is a potential distribution plot, showing how the potential varies across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing the position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing the electric potential in volts.\n- Both axes use a linear scale.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases as it moves into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic dependence of potential on position.\n- The potential decreases from (0) to _p, marking the transition from the oxide interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The potential at the surface, (0), is a critical parameter for determining the onset of inversion.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting the depletion layer's formation.\n\n5. **Annotations and Specific Data Points:**\n- The graph includes a reference line at 0 volts to indicate the baseline potential level.\n- Annotations like (0) and _p mark the potential at the surface and the minimum potential in the bulk, respectively.\n- The position x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The scenario in an nMOSFET before the onset of strong inversion.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ shifts from negative to positive, the bulk near the surface is said to experience inversion, as it transitions from $p$-type to $n$-type, at least from an electrostatic perspective. Consequently, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers generate an electric field $E(x)$. The field strength as a function of $x$ can be easily visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the lines in the bulk, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can readily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left-hand term is simply the difference $\\phi_{p}-\\phi(0)$, while the right-hand term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now progressively raise $V_{GB}$, initiating at $V_{GB}=-\\phi_{0}$ (or $V_{GB}=-0.94 \\mathrm{~V}$ in our example). This increment serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate's charge, bearing in mind that the gate's charge always mirrors the bulk's charge in magnitude but with opposite sign. The bulk's condition is illustrated in Fig. 3.4, where the $x$-axis origin is set at the oxide-bulk interface, a critical surface in our analysis. Initially, the bulk's negative charge is composed of negative acceptor ions (the holes are merely pushed away from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also known as a depletion layer due to its lack of holes. However, as we elevate $V_{GB}$, thereby expanding the bulk's depletion layer, the surface potential $\\phi(0)$\n\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It shows the distribution of donor and acceptor ions, the creation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before the onset of strong inversion.\n\n1. **Type of Graph and Function:**\n- The graph is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), representing the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), indicating charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, indicating no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph shows a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region where mobile charge carriers are absent, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration, including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots, vertically aligned to show the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding the device's operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before the onset of strong inversion illustrates the electric field distribution across the device. The graph plots electric field strength (E) in volts per centimeter (V/cm) against the position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents the electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents the position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a peak value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly with increasing x, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates the electric field is strongest at the interface and weakens as it moves into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph initiates at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is vital for understanding the inversion layer's behavior and inversion onset in the MOSFET device.\n\nThis graph is essential for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion onset.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before the onset of strong inversion. It is part of a series of diagrams illustrating the charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- The graph is a potential distribution plot, showing how the potential varies across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing the position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing the electric potential in volts.\n- The graph uses a linear scale for both axes.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases as it moves into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic dependence of potential on position.\n- The potential decreases from (0) to _p, showing the transition from the oxide interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The potential at the surface, (0), is a critical parameter for inversion onset.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting the depletion layer's formation.\n\n5. **Annotations and Specific Data Points:**\n- The graph includes a reference line at 0 volts to indicate the baseline potential level.\n- Annotations like (0) and _p mark the surface potential and the minimum bulk potential, respectively.\n- The position x_p is marked to show the depletion region's extent.\n\nFIGURE 3.4 The situation in an nMOSFET before the onset of strong inversion.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ shifts from negative to positive, the bulk near the surface is said to experience inversion, as it transitions from $p$-type to $n$-type, at least in electrostatic terms. Hence, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers produce an electric field $E(x)$. The field strength's variation with $x$ can be easily visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our interest lies in the bulk lines, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can readily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, so\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left-hand term is simply the difference $\\phi_{p}-\\phi(0)$, while the right-hand term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, thus\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now gradually increase $V_{G B}$, starting from $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our example). This increase leads to the re-establishment of space-charge layers on both sides of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk region, so we will disregard the gate, noting that the charge in the gate is always equal in magnitude but opposite in polarity to the charge in the bulk. The bulk scenario is illustrated in Fig. 3.4, where the origin of the $x$-axis is set at the oxide-bulk interface, a surface pivotal to our analysis. Initially, the negative charge in the bulk comprises the negative acceptor ions (the holes are merely pushed away from the oxide-bulk interface, leaving the bound ions behind). This resulting space-charge layer is also known as a depletion layer due to its lack of holes. However, as we elevate $V_{G B}$ and thereby expand the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion. It shows the distribution of donor and acceptor ions, the creation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before strong inversion onset.\n\n1. **Type of Graph and Function:**\n- This is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), indicating the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), representing charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, indicating no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph shows a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region where mobile charge carriers are absent, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration, including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots. These graphs are vertically aligned to show the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset illustrates the electric field distribution across the device. It plots electric field strength (E) in volts per centimeter (V/cm) against the position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents the electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents the position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a maximum value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly with increasing x, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates stronger electric fields at the interface, diminishing further into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph starts at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is essential for understanding inversion layer behavior and inversion onset in the MOSFET device.\n\nThis graph is vital for analyzing how the electric field influences charge carrier distribution and potential profiles within the semiconductor, particularly before strong inversion.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before strong inversion onset. It is part of a series illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- The graph is a potential distribution plot, showing potential changes across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing the position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing the electric potential in volts.\n- Both axes use a linear scale.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases moving into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic potential dependence on position.\n- The potential decreases from (0) to _p, showing the transition from the interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The surface potential, (0), is crucial as it determines inversion onset.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting depletion layer formation.\n\n5. **Annotations and Specific Data Points:**\n- A reference line at 0 volts indicates the baseline potential level.\n- Annotations like (0) and _p mark the surface potential and the minimum bulk potential, respectively.\n- The position x_p is marked to show the depletion region's extent.\n\nFIGURE 3.4 The situation in an nMOSFET before strong inversion onset.\nalso increases due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ shifts from negative to positive, the bulk near the surface is said to undergo inversion, transitioning from $p$-type to $n$-type, at least electrostatically. Hence, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we observe that the space-charge layers produce an electric field $E(x)$. The field strength as a function of $x$ can be visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the lines in the bulk, which are maximum at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can easily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, so\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, thus\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let's now incrementally raise $V_{G B}$, commencing at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our illustration). This elevation serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate's condition, bearing in mind that the gate's charge consistently mirrors the bulk's charge in magnitude but with opposite polarity. The bulk's state is illustrated in Fig. 3.4, where the $x$-axis origin is set at the oxide-bulk interface, a pivotal surface in our analysis. Initially, the bulk's negative charge comprises the resident negative acceptor ions (the holes are merely displaced from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also termed a depletion layer due to its absence of holes. However, as we elevate $V_{G B}$, thereby expanding the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It showcases the distribution of donor and acceptor ions, the emergence of an inversion layer, and the interplay between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as functions of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, signifying a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series depicting the behavior of charge density, electric field, and potential in an nMOSFET before strong inversion onset.\n\n1. **Graph Type and Function:**\n- This is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), indicating position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), representing charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region's boundaries.\n\n3. **Behavior and Trends:**\n- Charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), \\(\\) drops to zero, indicating no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph shows a clear boundary at \\(x_p\\), where \\(\\) transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region devoid of mobile charge carriers, leaving fixed ionized acceptors.\n\n5. **Annotations and Data Points:**\n- The graph is part of a larger illustration including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots, aligned vertically to show their relationships.\n- \\(\\) is negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset shows the electric field distribution across the device. It plots electric field strength (E) in volts per centimeter (V/cm) against position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a peak value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly with increasing x, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates stronger electric field at the interface, diminishing into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph initiates at this peak value at the interface.\n- **Zero Crossing:** The electric field reaches zero at \\( x_p \\), marking the depletion region's end.\n\nAnnotations and Specific Data Points:\n- Part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is vital for understanding the inversion layer's behavior and inversion onset in the MOSFET.\n\nThis graph is essential for analyzing the electric field's impact on charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion onset.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET before strong inversion onset. It is part of a series illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Graph Type and Function:**\n- A potential distribution plot, showing potential changes across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing position across the semiconductor.\n- The vertical axis is labeled ' (V)', representing electric potential in volts.\n- Both axes use a linear scale.\n\n3. **Behavior and Trends:**\n- Potential  starts at (0) at the oxide-semiconductor interface and decreases into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic relationship between potential and position.\n- Potential decreases from (0) to _p, showing the transition from the interface into the bulk.\n\n4. **Key Features and Technical Details:**\n- (0), the potential at the surface, is crucial for inversion onset.\n- Potential reaches a minimum, _p, at distance x_p from the interface, marking the depletion region's extent.\n- The graph shows potential becoming more negative into the bulk, highlighting depletion layer formation.\n\n5. **Annotations and Data Points:**\n- Includes a 0-volt reference line for baseline potential.\n- Annotations like (0) and _p mark surface potential and minimum bulk potential, respectively.\n- x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The scenario in an nMOSFET before strong inversion onset.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ transitions from negative to positive, the bulk near the surface undergoes inversion, transforming from $p$-type to $n$-type, at least electrostatically. Hence, the near-surface bulk region is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers generate an electric field $E(x)$. The field strength's variation with $x$ is easily visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the bulk lines, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can readily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the depletion layer's charge density ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nElectric field and potential are related by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now progressively elevate $V_{G B}$, initiating at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our illustration). This increment serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate, noting that the gate's charge is invariably equal in magnitude but opposite in polarity to the bulk's charge. The bulk's situation is illustrated in Fig. 3.4, where the $x$-axis origin is set at the oxide-bulk interface, a surface pivotal to our analysis. Initially, the bulk's negative charge comprises the negative acceptor ions present there (the holes are merely repelled from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also known as a depletion layer due to its absence of holes. However, as $V_{G B}$ increases, thereby expanding the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It shows the distribution of donor and acceptor ions, the creation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as functions of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before strong inversion onset.\n\n1. **Type of Graph and Function:**\n- This graph is a charge density plot, part of a set illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), indicating the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), representing charge density.\n- The graph is linear, featuring significant markers at \\(0\\) and \\(x_p\\), which denote the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, signifying no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph shows a distinct boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is characteristic of a depletion region devoid of mobile charge carriers, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration, including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots. These graphs are vertically aligned to demonstrate the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset illustrates the electric field distribution across the device. The graph plots electric field strength (E) in volts per centimeter (V/cm) against the position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents the electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents the position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a maximum value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly as x increases, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates the electric field is strongest at the interface and diminishes further into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph begins at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is essential for understanding inversion layer behavior and inversion onset in the MOSFET device.\n\nThis graph is vital for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion onset.\nimage_name: (V)\ndescription:The graph titled \" (V)\" plots the potential distribution in an nMOSFET device before strong inversion onset. It is part of a series of diagrams illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- The graph is a potential distribution plot, showing how potential varies across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing the position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing the electric potential in volts.\n- The graph uses a linear scale for both axes.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases as it moves into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic dependence of potential on position.\n- The potential decreases from (0) to _p, showing the transition from the oxide interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The potential at the surface, (0), is crucial as it determines inversion onset.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting the depletion layer's formation.\n\n5. **Annotations and Specific Data Points:**\n- The graph includes a reference line at 0 volts to indicate the baseline potential level.\n- Annotations like (0) and _p mark the potential at the surface and the minimum potential in the bulk, respectively.\n- The position x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The situation in an nMOSFET before strong inversion onset.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ transitions from negative to positive, the bulk near the surface is said to undergo inversion, turning from $p$-type to $n$-type, at least electrostatically. Hence, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we observe that the space-charge layers produce an electric field $E(x)$. The field strength as a function of $x$ can be visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the lines in the bulk, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can readily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply the difference $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nUsing Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now progressively raise $V_{G B}$, initiating at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our illustration). This increment serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk scenario, hence we will disregard the gate, bearing in mind that the gate's charge is always equal in magnitude but opposite in polarity to the bulk's charge. The bulk's condition is illustrated in Fig. 3.4, where the $x$-axis origin is aligned with the oxide-bulk interface, a pivotal surface in our analysis. Initially, the bulk's negative charge comprises the negative acceptor ions present there (the holes are merely displaced from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also known as a depletion layer due to its absence of holes. However, as we elevate $V_{G B}$, thereby expanding the bulk's depletion layer, the surface potential $\\phi(0)$\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It showcases the distribution of donor and acceptor ions, the emergence of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before strong inversion onset.\n\n1. **Type of Graph and Function:**\n- This graph is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), indicating the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), representing charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, signifying no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph exhibits a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region devoid of mobile charge carriers, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots, vertically aligned to show the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset illustrates the electric field distribution across the device. It plots electric field strength (E) in volts per centimeter (V/cm) against position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a peak value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly as x increases, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decline indicates the electric field is strongest at the interface and weakens as it moves into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph initiates at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is vital for understanding the inversion layer's behavior and inversion onset in the MOSFET device.\n\nThis graph is essential for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion occurs.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before strong inversion onset. It is part of a series illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- This graph is a potential distribution plot, showing how potential changes across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing electric potential in volts.\n- Both axes use a linear scale.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases moving into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic potential-position relationship.\n- The potential decreases from (0) to _p, marking the transition from the interface to the bulk.\n\n4. **Key Features and Technical Details:**\n- The surface potential, (0), is crucial as it determines inversion onset.\n- The potential reaches a minimum, _p, at distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting depletion layer formation.\n\n5. **Annotations and Specific Data Points:**\n- A reference line at 0 volts indicates the baseline potential level.\n- Annotations like (0) and _p mark the surface potential and the minimum bulk potential, respectively.\n- The position x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The scenario in an nMOSFET before strong inversion onset.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ shifts from negative to positive, the bulk near the surface is said to experience inversion, transitioning from $p$-type to $n$-type, at least electrostatically. Hence, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers generate an electric field $E(x)$. The field strength's variation with $x$ can be easily visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the lines in the bulk, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can readily derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the depletion layer's charge density ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=$ $-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "Let us now progressively elevate $V_{G B}$, initiating at $V_{G B}=-\\phi_{0}$ (or $V_{G B}=-0.94 \\mathrm{~V}$ in our illustration). This escalation serves to re-form space-charge layers on either side of the oxide, revealing positive charge in the gate and negative charge in the bulk. Our focus is primarily on the bulk region, hence we will disregard the gate, bearing in mind that the gate's charge is consistently equal in magnitude but opposite in polarity to the bulk's charge. The bulk's condition is illustrated in Fig. 3.4, where the $x$-axis origin is set at the oxide-bulk interface, a critical surface in our analysis. Initially, the bulk's negative charge comprises the negative acceptor ions present there (the holes are merely pushed away from the oxide-bulk interface, leaving the bound ions behind). This resultant space-charge layer is also known as a depletion layer due to its absence of holes. However, as we raise $V_{G B}$ and thereby expand the bulk's depletion layer, the surface potential $\\phi(0)$\n\nimage_name:Figure 3.4\ndescription:\n[\n\n]\nextrainfo:The diagram depicts the formation of an inversion layer in an nMOSFET prior to strong inversion onset. It showcases the distribution of donor and acceptor ions, the creation of an inversion layer, and the interrelation between charge density (), electric field (E), and potential () across the semiconductor. The graph plots these parameters as a function of position (x) from the oxide interface into the semiconductor. The inversion layer forms near the surface when the surface potential ((0)) shifts from negative to positive, indicating a transition from p-type to n-type material near the surface.\nimage_name: (C/cm)\ndescription:The graph titled \" (C/cm)\" is part of a series of graphs depicting the behavior of charge density, electric field, and potential in an nMOSFET before the onset of strong inversion.\n\n1. **Type of Graph and Function:**\n- This graph is a charge density plot, part of a series illustrating the spatial distribution of charge, electric field, and potential.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled \\(x\\), representing the position across the semiconductor structure.\n- The vertical axis is labeled \\(\\) with units of \\(C/cm\\), indicating charge density.\n- The graph is linear, with significant markers at \\(0\\) and \\(x_p\\), denoting the depletion region's boundaries.\n\n3. **Overall Behavior and Trends:**\n- The charge density \\(\\) remains constant at \\(-qN_A\\) from \\(0\\) to \\(x_p\\), indicating a uniform distribution of negative acceptor ions in the depletion region.\n- Beyond \\(x_p\\), the charge density drops to zero, indicating no net charge.\n\n4. **Key Features and Technical Details:**\n- The graph shows a clear boundary at \\(x_p\\), where the charge density transitions from a constant negative value to zero.\n- This behavior is typical of a depletion region where mobile charge carriers are absent, leaving fixed ionized acceptors.\n\n5. **Annotations and Specific Data Points:**\n- The graph is part of a larger illustration, including electric field \\(E(V/cm)\\) and potential \\((V)\\) plots, aligned vertically to show the relationship between charge density, electric field, and potential.\n- The charge density \\(\\) is shown as negative, consistent with the presence of acceptor ions in the depletion region of a p-type semiconductor.\n\nThis graph aids in visualizing the charge distribution in the depletion layer of an nMOSFET, crucial for understanding device operation before strong inversion.\nimage_name:E (V/cm)\ndescription:The graph labeled \"E (V/cm)\" in the context of an nMOSFET before strong inversion onset illustrates the electric field distribution across the device. It plots electric field strength (E) in volts per centimeter (V/cm) against the position (x) within the semiconductor.\n\nAxes Labels and Units:\n- **Vertical Axis (Y-Axis):** Represents electric field strength, labeled as \"E (V/cm).\"\n- **Horizontal Axis (X-Axis):** Represents the position within the semiconductor, labeled as \"x.\"\n\nOverall Behavior and Trends:\n- The electric field starts at a maximum value, \\( E_m \\), at the oxide-semiconductor interface (x=0).\n- It decreases linearly with increasing x, reaching zero at \\( x_p \\), the depletion region's boundary.\n- This linear decrease indicates the electric field is strongest at the interface and weakens as it moves into the semiconductor bulk.\n\nKey Features and Technical Details:\n- **Maximum Electric Field (\\( E_m \\)):** The graph starts at this peak value at the interface.\n- **Zero Crossing:** The electric field becomes zero at \\( x_p \\), marking the end of the space-charge region.\n\nAnnotations and Specific Data Points:\n- The graph is part of a series illustrating charge density (\\( \\rho \\)), electric field (E), and potential (\\( \\phi \\)) across an nMOSFET.\n- The electric field profile is vital for understanding inversion layer behavior and inversion onset in the MOSFET device.\n\nThis graph is essential for analyzing how the electric field influences charge carrier distribution and potential profile within the semiconductor, particularly before strong inversion occurs.\nimage_name: (V)\ndescription:The graph titled \" (V)\" represents the potential distribution in an nMOSFET device before strong inversion onset. It is part of a series illustrating charge distribution, electric field, and potential in the semiconductor.\n\n1. **Type of Graph and Function:**\n- This graph is a potential distribution plot, showing how potential changes across the semiconductor material.\n\n2. **Axes Labels and Units:**\n- The horizontal axis is labeled 'x', representing the position across the semiconductor material.\n- The vertical axis is labeled ' (V)', representing electric potential in volts.\n- The graph uses a linear scale for both axes.\n\n3. **Overall Behavior and Trends:**\n- The potential  starts at (0) at the oxide-semiconductor interface and decreases as it moves into the semiconductor bulk.\n- The curve is concave upwards, indicating a quadratic dependence of potential on position.\n- The potential decreases from (0) to _p, showing the transition from the oxide interface into the bulk.\n\n4. **Key Features and Technical Details:**\n- The potential at the surface, (0), is crucial as it determines inversion onset.\n- The potential reaches a minimum, _p, at a distance x_p from the interface, indicating the depletion region's extent.\n- The graph shows the potential becoming more negative into the bulk, highlighting the depletion layer's formation.\n\n5. **Annotations and Specific Data Points:**\n- The graph includes a reference line at 0 volts for baseline potential.\n- Annotations like (0) and _p mark the surface potential and the minimum potential in the bulk, respectively.\n- The position x_p is marked to indicate the depletion region's extent.\n\nFIGURE 3.4 The situation in an nMOSFET before the onset of strong inversion.\nalso rises due to the quadratic relationship between $\\phi$ and $x$ (refer to Fig. 1.39). When $\\phi(0)$ transitions from negative to positive, the bulk near the surface is said to invert, changing from $p$-type to $n$-type, at least electrostatically. Consequently, the bulk region near the surface is termed the inversion layer.\n\nReferring to Fig. 3.4, we note that the space-charge layers generate an electric field $E(x)$. The field strength as a function of $x$ can be visualized by counting the field lines, each originating from a positive ion in the gate and terminating on a negative ion in the bulk. Our focus is on the lines in the bulk, which are most numerous at the oxide-bulk interface ( $x=0$ ) and decrease linearly with $x$, reaching zero at the depletion layer's edge ( $x=x_{p}$ ). Using Gauss's theorem, we can derive a relationship between the maximum field strength $E_{m}$ and the layer's width $x_{p}$.\n\nIn a one-dimensional scenario like ours, Gauss's theorem is expressed as $d E / d x=\\rho / \\varepsilon_{s i}$, where $\\rho$ is the charge density in the depletion layer ( $\\rho=-q N_{A}$ ), and $\\varepsilon_{s i}$ is silicon's permittivity ( $\\varepsilon_{s i}=1.04 \\mathrm{pF} / \\mathrm{cm}$ ). By inspection, $d E / d x=-E_{m} / x_{p}=-q N_{A} / \\varepsilon_{s i}$, thus\n\n$$\n\\begin{equation*}\nE_{m}=\\frac{q N_{A} x_{p}}{\\varepsilon_{s i}} \\tag{3.3}\n\\end{equation*}\n$$\n\nThe relationship between electric field and potential is given by $E=-d \\phi / d x$. Rewriting as $d \\phi=-E d x$ and integrating both sides from $x=0$ to $x=x_{p}$, we obtain\n\n$$\n\\int_{0}^{x_{p}} d \\phi=-\\int_{0}^{x_{p}} E(x) d x\n$$\n\nThe left term is simply $\\phi_{p}-\\phi(0)$, while the right term is the area under the $E$ curve, or $1 / 2\\left(x_{p} \\times E_{m}\\right)$, hence\n\n$$\n\\phi_{p}-\\phi(0)=-\\frac{E_{m} x_{p}}{2}\n$$\n\nSubstituting Eq. (3.3) to eliminate $E_{m}$, we derive an expression for the depletion-layer width as a function of the surface potential $\\phi(0)$,\n\n$$\nx_{p}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}}\\left[\\phi(0)-\\phi_{p}\\right]}\n$$"
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (equivalent to +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer matches the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this state. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate all relevant physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will primarily result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can significantly exceed the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are concerned with the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), as this results in the electron concentration $n$ in the inversion layer equalling the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to trigger this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage required to initiate strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a composite of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) and lacks specific units, but it represents spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate and decreases to \\(-\\phi_p\\) at the semiconductor surface, then rises back to \\( \\phi_p \\) in the bulk of the semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows the presence of donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the electrostatic conditions for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to induce the onset of strong inversion, we must elevate $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to increase the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will exhibit minimal change with the applied voltage $V_{G B}$ due to the logarithmic dependence of $\\phi(0)$ on $V_{G B}$. Any increment $\\Delta V_{G B}$ above $V_{G B 0}$ will primarily result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the advantage of the silicon-gate process lies in its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, calculate the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can significantly exceed the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), despite the inversion layer being much thinner than the depletion layer."
},
{
    "text": "We are concerned with the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) and does not have specific units marked, but it represents spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate and decreases to \\(-\\phi_p\\) at the semiconductor surface. It then increases back to \\( \\phi_p \\) as it moves into the bulk of the semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows the presence of donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required to achieve strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic diagram includes annotations for the gate \\( G \\), the inversion layer, and the various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface is shown transitioning from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram provides a visual representation of the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the electrostatic conditions necessary for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are supplied by the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As mentioned, the advantage of the silicon-gate process is its self-aligning nature.\n\nEXAMPLE 3.3 Assuming the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are concerned with the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to initiate this state. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then increases back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with reference lines indicating these potential levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) required for strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increment $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, calculate the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We focus on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), causing the electron concentration $n$ in the inversion layer to equal the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this state. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph combines a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) marks the depletion region boundary.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will primarily result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can significantly exceed the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are concerned with the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (equivalent to +0.35 V in our example), as this marks the point where the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this state. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage required to initiate strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph combines a schematic diagram with a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the depletion region boundary.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nUsing the doping densities from Example 3.1, along with $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ since $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increment $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Given the data from Example 3.2, calculate the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a composite of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) and lacks specific units, but it represents spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate and decreases to \\(-\\phi_p\\) at the semiconductor surface. It then rises back to \\( \\phi_p \\) as it moves into the bulk of the semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows the presence of donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required to achieve strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic diagram includes annotations for the gate \\( G \\), the inversion layer, and the various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface is shown transitioning from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram provides a visual representation of the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the electrostatic conditions necessary for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ beyond $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the advantage of the silicon-gate process is its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (equivalent to +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph combines a schematic diagram with a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) marks the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to achieve the onset of strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increment $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), despite the inversion layer being much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), as this results in the electron concentration $n$ in the inversion layer equating to the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to trigger this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to initiate strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and the various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the electrostatic conditions for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to achieve the onset of strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$ by (a) the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$ will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our case), as this causes the electron concentration $n$ in the inversion layer to match the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our case). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to initiate this state. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph combines a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) marks the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to induce the onset of strong inversion, we must elevate $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to raise the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ since $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ beyond $V_{G B 0}$ will largely result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, calculate the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are concerned with the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), as this is when the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nUsing the doping densities from Example 3.1, along with $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ beyond $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the advantage of the silicon-gate process is its self-aligning nature.\n\nEXAMPLE 3.3 Given the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches the value $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), as this is when the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to trigger this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to initiate strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to achieve the onset of strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nUsing the doping densities from Example 3.1, along with $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Given the data from Example 3.2, find the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), despite the inversion layer being much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our example), at which point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to trigger this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to initiate strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) and lacks specific units, but it represents spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate and decreases to \\(-\\phi_p\\) at the semiconductor surface. It then rises back to \\( \\phi_p \\) as it moves into the bulk of the semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows the presence of donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required to achieve strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic diagram includes annotations for the gate \\( G \\), the inversion layer, and the various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface is shown transitioning from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram provides a visual representation of the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the electrostatic conditions necessary for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to trigger the onset of strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ beyond $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the advantage of the silicon-gate process is its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches the value $\\phi(0)=-\\phi_{p}$ (or +0.35 V in our case), since at this point the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ $\\left(=10^{16} / \\mathrm{cm}^{3}\\right.$ in our case). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, we aim to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is balanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to trigger the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a combination of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) and lacks specific units, but represents spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate and decreases to \\(-\\phi_p\\) at the semiconductor surface. It then rises back to \\( \\phi_p \\) as it moves into the bulk of the semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows the presence of donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change required to achieve strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the boundary of the depletion region.\n\n5. **Annotations and Specific Data Points:**\n- The schematic diagram includes annotations for the gate \\( G \\), the inversion layer, and the various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface is shown transitioning from \\(-\\phi_p\\) to \\( \\phi_p \\), with specific reference lines indicating these potential levels.\n- The diagram provides a visual representation of the voltage \\( V_{GB0} \\) required to initiate strong inversion, highlighting the electrostatic conditions necessary for this state.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to initiate strong inversion, we must increase $V_{G B}$ from the reference level $-\\phi_{0}$, (a) by the term $2\\left(-\\phi_{p}\\right)$ to elevate the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) by the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, determine the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$, will change minimally with the applied voltage $V_{G B}$ because $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ above $V_{G B 0}$ will essentially be accompanied by an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are abundant. In fact, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the advantage of the silicon-gate process is its self-aligning nature.\n\nEXAMPLE 3.3 Given the data from Example 3.2, calculate the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can be substantially greater than the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our case), even though the inversion layer is much thinner than the depletion layer."
},
{
    "text": "We are focused on the scenario where the surface potential reaches $\\phi(0)=-\\phi_{p}$ (equivalent to +0.35 V in our example), as this marks the point where the electron concentration $n$ in the inversion layer equals the hole concentration $p$ in the bulk, or $n=N_{A}$ ($=10^{16} / \\mathrm{cm}^{3}$ in our example). This condition, illustrated in Fig. 3.5, signifies the beginning of strong inversion. Using the subscript 0 to denote this onset, our goal is to determine the gate-body bias $V_{G B 0}$ necessary to initiate this onset. To achieve this, we first substitute $\\phi(0)=-\\phi_{p}$ to calculate the depletion-layer width at the onset of strong inversion:\n\n$$\n\\begin{equation*}\nx_{p 0}=\\sqrt{\\frac{2 \\varepsilon_{s i}}{q N_{A}} 2\\left(-\\phi_{p}\\right)} \\tag{3.4}\n\\end{equation*}\n$$\n\nNext, we note that the unit-area charge in the bulk depletion-layer is $Q_{b 0}=-q N_{A} x_{p 0}$. Utilizing Eq. (3.4),\n\n$$\n\\begin{equation*}\nQ_{b 0}=-\\sqrt{2 q N_{A} \\varepsilon_{s i} 2\\left(-\\phi_{p}\\right)} \\tag{3.5}\n\\end{equation*}\n$$\n\nThis negative charge in the bulk is counterbalanced by a positive charge in the gate. According to the capacitance law, the voltage needed to maintain this charge distribution is $V_{o x 0}=$ - $Q_{b 0} / C_{o x}$. Consequently, the gate-to-body voltage drop required to induce the onset of strong inversion, as per KVL, is $V_{G B 0}=-\\phi_{0}+2\\left(-\\phi_{p}\\right)+V_{o x 0}$, or\n\n$$\n\\begin{equation*}\nV_{G B 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}} \\tag{3.6}\n\\end{equation*}\n$$\n\nimage_name:FIGURE 3.5 Situation at the onset of strong inversion.\ndescription:The diagram titled \"FIGURE 3.5 Situation at the onset of strong inversion\" depicts the conditions and charge distribution in a semiconductor device at the onset of strong inversion. The graph and accompanying schematic illustrate the relationships between charge, voltage, and position within the device.\n\n1. **Type of Graph and Function:**\n- The graph is a composite of a schematic diagram and a plot showing potential distribution within a semiconductor.\n\n2. **Axes Labels and Units:**\n- The x-axis is labeled as position \\( x \\) without specific units, representing spatial position in the semiconductor.\n- The y-axis represents potential \\( \\phi \\) in volts (V) and charge density \\( \\rho \\) in coulombs per cubic centimeter (C/cm).\n\n3. **Overall Behavior and Trends:**\n- The potential \\( \\phi \\) starts at zero at the gate, decreases to \\(-\\phi_p\\) at the semiconductor surface, and then rises back to \\( \\phi_p \\) in the bulk semiconductor.\n- The charge density \\( \\rho \\) is shown as negative \\(-qN_A\\) in the bulk, indicating a p-type substrate.\n\n4. **Key Features and Technical Details:**\n- The diagram shows donor ions, electrons, and acceptor ions, with an inversion layer forming at the interface between the gate oxide (SiO2) and the semiconductor.\n- The potential drop across the oxide is labeled as \\( V_{ox0} \\), and the potential change for strong inversion is marked as \\( 2(-\\phi_p) \\).\n- The position \\( x_{p0} \\) indicates the depletion region's boundary.\n\n5. **Annotations and Specific Data Points:**\n- The schematic includes annotations for the gate \\( G \\), the inversion layer, and various charges (donor ions, electrons, acceptor ions).\n- The potential \\( \\phi \\) at the surface transitions from \\(-\\phi_p\\) to \\( \\phi_p \\), with reference lines indicating these levels.\n- The diagram visually represents the voltage \\( V_{GB0} \\) needed to initiate strong inversion, highlighting the necessary electrostatic conditions.\n\nFIGURE 3.5 Situation at the onset of strong inversion.\n\nIn essence, to trigger the onset of strong inversion, we must elevate $V_{G B}$ from the reference level $-\\phi_{0}$ by (a) the term $2\\left(-\\phi_{p}\\right)$ to raise the surface potential $\\phi(0)$ from $\\phi_{p}$, through zero, to $-\\phi_{p}$, and (b) the term $-Q_{b 0} / C_{o x}$ to support the unit-area charge $Q_{b 0}$ in the bulk depletion layer.\n\nGiven the doping densities from Example 3.1 and $t_{o x}=25 \\mathrm{~nm}$, calculate the values of all pertinent physical quantities at the onset of strong inversion.\n\n#### Solution\n\nThe unit-area capacitance is\n\n$$\nC_{o x}=\\frac{345 \\times 10^{-15}}{2.5 \\times 10^{-6}}=138 \\mathrm{nF} / \\mathrm{cm}^{2}\n$$\n\nAt the onset of strong inversion, the depletion layer width is\n\n$$\nx_{p 0}=\\sqrt{\\frac{2 \\times 1.04 \\times 10^{-12}}{1.602 \\times 10^{-19} \\times 10^{16}} 2(0.35)}=301 \\mathrm{~nm}\n$$\n\nThe corresponding electric field intensity is\n\n$$\nE_{m 0}=\\frac{1.602 \\times 10^{-19} \\times 10^{16} \\times 30.1 \\times 10^{-6}}{1.04 \\times 10^{-12}}=46.4 \\mathrm{kV} / \\mathrm{cm}\n$$\n\nThe unit-area charge in the bulk depletion-layer is\n\n$$\nQ_{b 0}=-\\sqrt{4 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}(0.35)}=-48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\n$$\n\nFinally, the required gate-body voltage drop, by Eq. (3.6), is\n\n$$\nV_{G B 0}=-0.94-2(-0.35)-\\frac{-48.3}{138}=-0.94+0.70+0.35=+0.11 \\mathrm{~V}\n$$\n\nOnce strong inversion is achieved, the surface potential $\\phi(0)$ and, consequently, the depletion-layer width $x_{p}$ will change minimally with the applied voltage $V_{G B}$, as $\\phi(0)$ depends on $V_{G B}$ only logarithmically. Any increase $\\Delta V_{G B}$ beyond $V_{G B 0}$ will essentially result in an increase $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}$ in the unit-area electron charge of the inversion layer. These electrons are sourced from the $n^{+}$ source region (hence the name), where they are plentiful. Indeed, for these electrons to be drawn into the inversion layer, the gate must slightly overlap the source region to allow the fringe electric field to attract electrons from the source to the channel. As noted, the silicon-gate process is advantageous due to its self-aligning nature.\n\nEXAMPLE 3.3 Using the data from Example 3.2, determine the change $\\Delta Q_{n}$ resulting from a 1-V increase $\\Delta V_{G B}$ in strong inversion. Compare this with the depletion-layer charge $Q_{b 0}$.\n\n#### Solution\n\nWe find $\\Delta Q_{n} \\cong-C_{o x} \\Delta V_{G B}=-\\left(138 \\mathrm{nF} / \\mathrm{cm}^{2}\\right) \\times(1 \\mathrm{~V})=-138 \\mathrm{nC} / \\mathrm{cm}^{2}$, indicating that the inversion-layer charge $\\left|\\Delta Q_{n}\\right|$ can significantly exceed the depletion-layer charge $\\left|Q_{b 0}\\right|\\left(=48.3 \\mathrm{nC} / \\mathrm{cm}^{2}\\right.$ in our example), despite the inversion layer being much thinner than the depletion layer."
},
{
    "text": "We aim to apply the preceding insights to a complete MOSFET, beginning with the scenario at the initiation of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer immediately beneath the oxide-bulk interface, alongside the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), this threshold is labeled as $V_{t 0}$. For an $n$ MOSFET, it takes the general form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled as G, and the body is also grounded. The PMOS is configured such that the gate-source voltage $V_{GS}$ is less than the threshold voltage $V_{tp0}$, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms are identical to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities intentionally introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. For this reason, the native threshold is also termed the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To elevate $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, contributing negative ions ( $Q_{i}<0$ ) near the surface. By imposing\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To reduce $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, contributing positive ions ( $Q_{i}>0$ ) near the surface. By imposing\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the aforementioned findings to a complete MOSFET, beginning with the scenario at the initiation of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer situated directly beneath the oxide-bulk interface, along with the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), the threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it takes the general form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled as G, and the body is also grounded. The PMOS is configured such that the gate-source voltage V_GS is less than the threshold voltage V_tp0, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms correspond to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities deliberately introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. For this reason, the native threshold is also termed the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To elevate $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, contributing negative ions ( $Q_{i}<0$ ) near the surface. Imposing\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nyields $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To decrease $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, contributing positive ions ( $Q_{i}>0$ ) near the surface. Imposing\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nresults in $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the preceding insights to a complete MOSFET, beginning with the scenario at the onset of strong inversion illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer immediately beneath the oxide-bulk surface, accompanied by the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), this threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it generally takes the form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled G, and the body is also grounded. The PMOS is configured such that the gate-source voltage $V_{G S}$ is less than the threshold voltage $V_{tp0}$, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms correspond to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms collectively form the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities deliberately introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. Consequently, the native threshold is also referred to as the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We find $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To elevate $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, contributing negative ions ($Q_{i}<0$) near the surface. By imposing\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe obtain $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To reduce $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, contributing positive ions ($Q_{i}>0$) near the surface. By imposing\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the previously discussed findings to a complete MOSFET, beginning with the scenario at the onset of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer immediately beneath the oxide-bulk surface, along with the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), the threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it takes the general form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled as G, and the body is also grounded. The PMOS is configured such that the gate-source voltage $V_{GS}$ is less than the threshold voltage $V_{tp0}$, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms are identical to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities deliberately introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. For this reason, the native threshold is also referred to as the undoped threshold.\n\nUsing the data from Example 3.2 and a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To increase $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, contributing negative ions ( $Q_{i}<0$ ) near the surface. By imposing\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To decrease $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, contributing positive ions ( $Q_{i}>0$ ) near the surface. By imposing\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe obtain $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the preceding insights to a complete MOSFET, beginning with the scenario at the onset of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer immediately beneath the oxide-bulk interface, alongside the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), this threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it generally takes the form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram shows the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram illustrates the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain is connected to ground, the gate is labeled as G, and the body is also connected to ground. The PMOS is in a configuration where the gate-source voltage V_GS is less than the threshold voltage V_tp0, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms are identical to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities deliberately introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. Due to its nature, the native threshold is also referred to as the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We find $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Thus, using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To elevate $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, which will introduce negative ions ( $Q_{i}<0$ ) in the bulk near the surface. By setting\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe obtain $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To reduce $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, which will introduce positive ions ( $Q_{i}>0$ ) in the bulk near the surface. By setting\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the previously discussed findings to a complete MOSFET, beginning with the scenario at the onset of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer situated directly beneath the oxide-bulk interface, accompanied by the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), this threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it generally takes the form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled as G, and the body is also grounded. The PMOS is configured such that the gate-source voltage V_GS is less than the threshold voltage V_tp0, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms correspond to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms collectively constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities intentionally introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. Due to these reasons, the native threshold is also referred to as the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Determine the implant type and dosage $N_{i}$ needed for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To increase $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is required, which introduces negative ions ( $Q_{i}<0$ ) in the bulk near the surface. By setting\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To decrease $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is needed, which introduces positive ions ( $Q_{i}>0$ ) in the bulk near the surface. By setting\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe obtain $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the aforementioned findings to a complete MOSFET, beginning with the scenario at the initiation of strong inversion as illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer situated directly beneath the oxide-bulk interface, along with the depletion layer that extends not only beneath the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), the threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it takes the general form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled as G, and the body is also grounded. The PMOS is configured such that the gate-source voltage V_GS is less than the threshold voltage V_tp0, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms correspond to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities intentionally introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. For evident reasons, the native threshold is also termed the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To elevate $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, contributing negative ions ( $Q_{i}<0$ ) near the surface. By imposing\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To decrease $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, contributing positive ions ( $Q_{i}>0$ ) near the surface. By imposing\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe obtain $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "We aim to apply the previously discussed findings to a complete MOSFET, beginning with the scenario at the onset of strong inversion illustrated in Fig. 3.6 for both MOSFET types. Observe the inversion layer immediately beneath the oxide-bulk surface, accompanied by the depletion layer that extends not only below the inversion layer but also around the source and drain regions, forming $p n$ junctions with the body. The threshold voltage $V_{t}$ is defined as the gate-source voltage $v_{G S}$ required to initiate strong inversion in the channel region. When the body and source are at the same potential (ground in Fig. 3.6), the threshold is designated as $V_{t 0}$. For an $n$ MOSFET, it generally takes the form\n\n$$\n\\begin{equation*}\nV_{t 0}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}} \\tag{3.7}\n\\end{equation*}\n$$\n\nimage_name:(a)\ndescription:\n[\nname: M1, type: NMOS, ports: {S: GND, D: GND, G: Vtn0}\n]\nextrainfo:The diagram depicts the onset of strong inversion in an nMOSFET with the body grounded. The gate-source voltage is Vtn0 (>0).\nimage_name:(b)\ndescription:\n[\nname: (b), type: PMOS, ports: {S: VDD, D: GND, G: G, B: GND}\n]\nextrainfo:The diagram shows the onset of strong inversion in a PMOS transistor. The source is connected to VDD, the drain to ground, the gate is labeled G, and the body is grounded. The PMOS is configured such that the gate-source voltage V_GS is less than the threshold voltage V_tp0, indicating the condition for strong inversion.\n\nFIGURE 3.6 The onset of strong inversion in (a) the $n$ MOSFET and (b) the pMOSFET.\n\nThe initial three terms are identical to those in Eq. (3.6). The subsequent term, involving the unit-area charge $Q_{o x}$, accounts for dangling bonds in the bulk at the interface and positive ions trapped in the oxide near the oxide-bulk interface during fabrication. ${ }^{2}$ The first four terms constitute the native threshold of the $n$ MOSFET. The final term, involving the unit-area charge $Q_{i}$, accounts for impurities intentionally introduced by the manufacturer at the oxide-bulk interface to adjust $V_{t 0}$ to the desired value. For $p$-type impurities, $Q_{i}<0$, and for $n$-type impurities, $Q_{i}>0$. For this reason, the native threshold is also referred to as the undoped threshold.\n\nUsing the data from Example 3.2, along with a surface state density $N_{o x}=$ $2 \\times 10^{11}$ positive ions/ $\\mathrm{cm}^{2}$,\n(a) Determine the native threshold of the $n$ MOSFET.\n(b) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=+1.0 \\mathrm{~V}$.\n(c) Identify the implant type and dosage $N_{i}$ required for $V_{t 0}=-1.0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) We calculate $Q_{o x}=q N_{o x}=1.602 \\times 10^{-19} \\times 2 \\times 10^{11}=32 \\mathrm{nC} / \\mathrm{cm}^{2}$. Using the result from Example 3.2,\n\n$$\nV_{t 0}=0.11-\\frac{32}{138}=-0.122 \\mathrm{~V}\n$$\n\n(b) To increase $V_{t 0}$ from its native value of -0.122 V to +1.0 V, a $p$-type implant, such as boron, is needed, which will introduce negative ions ( $Q_{i}<0$ ) in the bulk near the surface. By setting\n\n$$\n+1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{-q N_{i}}{C_{o x}}=-0.122+\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=9.66 \\times 10^{11} p$-type ions $/ \\mathrm{cm}^{2}$.\n(c) To decrease $V_{t 0}$ from its native value of -0.122 V to -1.0 V, an $n$-type implant, such as phosphorus, is required, which will introduce positive ions ( $Q_{i}>0$ ) in the bulk near the surface. By setting\n\n$$\n-1.0=-0.122-\\frac{Q_{i}}{C_{o x}}=-0.122-\\frac{q N_{i}}{C_{o x}}=-0.122-\\frac{1.602 \\times 10^{-19} N_{i}}{138 \\times 10^{-9}}\n$$\n\nwe find $N_{i}=7.56 \\times 10^{11} n$-type ions $/ \\mathrm{cm}^{2}$.\n\n#### Exercise 3.1\n\nDemonstrate that for a polysilicon-gate technology, the first two terms in the threshold voltage of an $n$ MOSFET can be succinctly expressed as\n\n$$\n-\\phi_{0}-2 \\phi_{p}=V_{T} \\ln \\left(N_{A} / N_{D}\\right)\n$$"
},
{
    "text": "Depending on the body type ($p^{-}$ or $n^{-}$) and threshold-voltage polarity ($V_{t}>0$ or $V_{t}<0$), we can have four distinct MOSFET types. Here are some key observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because no channel exists when $v_{G S}=0$. To form a channel or enhance channel-region conductivity, $V_{G S}$ must exceed $V_{t 0}(>0)$. This device is appropriately called an enhancement nMOSFET. Higher $p$-type implant dosage results in a more positive $V_{t 0}$. The circuit symbol for this device, as shown in Fig. 3.7a, uses a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on since a channel is present when $v_{G S}=0$. To eliminate the channel or deplete it of free electrons, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device is aptly named a depletion nMOSFET. Higher $n$-type implant dosage leads to a more negative $V_{t 0}$. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to indicate a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because no channel exists when $v_{G S}=0$. To create a channel or enhance its conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device is appropriately called an enhancement pMOSFET, as shown in Fig. 3.7c.\n\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on since a channel is already present when $v_{G S}=0$. To deplete it of free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol for this device, aptly named a depletion pMOSFET, is shown in Fig. 3.7d.\n\nThe preferred MOSFET operation mode involves tying the body to the source, resulting in a three-terminal device, common in discrete devices. Figure 3.8 displays the simplified MOSFET symbols typically used for this connection. To avoid cumbersome broken lines, enhancement types are depicted with solid lines, while thicker lines indicate the pre-existing channels in depletion types."
},
{
    "text": "Depending on the body type (either $p^{-}$ or $n^{-}$) and the threshold-voltage polarity (either $V_{t}>0$ or $V_{t}<0$), we can identify four distinct types of MOSFETs. We now present some crucial observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because, at $v_{G S}=0$, no channel exists. To form a channel or, similarly, to enhance the channel-region conductivity, $V_{G S}$ must be increased above $V_{t 0}(>0)$. This device is appropriately named an enhancement nMOSFET. The higher the ( $p$-type) implant dosage, the more positive $V_{t 0}$ becomes. The circuit symbol for this device, depicted in Fig. 3.7a, uses a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on because, at $v_{G S}=0$, a channel is already present. To eliminate the channel or, equivalently, to deplete the channel region of free electrons, $v_{G S}$ must be reduced below $V_{t 0}(<0)$. This device is aptly called a depletion nMOSFET. The higher the ( $n$-type) implant dosage, the more negative $V_{t 0}$ becomes. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to signify a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because, at $v_{G S}=0$, no channel exists. To create a channel or, equivalently, to enhance its channel conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device, appropriately named an enhancement pMOSFET, is illustrated in Fig. 3.7c.\n\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on because, at $v_{G S}=0$, a channel is already present. To deplete it of its free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol for this device, aptly called a depletion pMOSFET, is shown in Fig. 3.7d.\n\nThe preferred operational mode for a MOSFET is with the body connected to the source, resulting in a three-terminal device. This configuration is typical for discrete devices. Figure 3.8 displays the simplified MOSFET symbols commonly used for this type of connection. To avoid the inconvenience of broken lines, enhancement types are represented with solid lines. Thicker lines are used to indicate that the channels in depletion types are already present."
},
{
    "text": "Depending on the body type ($p^{-}$ or $n^{-}$) and threshold-voltage polarity ($V_{t}>0$ or $V_{t}<0$), we can identify four distinct MOSFET types. Here are some crucial observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because no channel exists when $v_{G S}=0$. To form a channel or enhance channel-region conductivity, $V_{G S}$ must exceed $V_{t 0}(>0)$. This device is fittingly called an enhancement nMOSFET. Higher ($p$-type) implant dosages result in a more positive $V_{t 0}$. The circuit symbol in Fig. 3.7a uses a broken line to indicate a nonconductive channel by default.\n- An $n$ MOSFET with $V_{t 0}<0$ is known as normally on because a channel is present at $v_{G S}=0$. To eliminate the channel or deplete it of free electrons, $v_{G S}$ must drop below $V_{t 0}(<0)$. This type is appropriately termed a depletion nMOSFET. Increased ($n$-type) implant dosages make $V_{t 0}$ more negative. The symbol in Fig. 3.7b uses a continuous line to denote a conductive channel by default.\n- A $p$ MOSFET with $V_{t 0}<0$ is classified as normally off since no channel exists at $v_{G S}=0$. To create a channel or enhance its conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device, aptly named enhancement pMOSFET, is illustrated in Fig. 3.7c.\n- A $p$ MOSFET with $V_{t 0}>0$ is considered normally on due to the presence of a channel at $v_{G S}=0$. To deplete it of free holes, $v_{G S}$ must rise above $V_{t 0}(>0)$. The symbol for this device, termed depletion pMOSFET, is shown in Fig. 3.7d.\n\nThe optimal operation of a MOSFET involves connecting the body to the source, creating a three-terminal device, common in discrete devices. Figure 3.8 displays simplified MOSFET symbols often used for this configuration. To avoid awkward broken lines, enhancement types are depicted with solid lines, while thicker lines denote the pre-existing channels in depletion types."
},
{
    "text": "Based on the body type ($p^{-}$ or $n^{-}$) and threshold-voltage polarity ($V_{t}>0$ or $V_{t}<0$), we can identify four distinct MOSFET types. Here are some key observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because, at $v_{G S}=0$, no channel exists. To form a channel or enhance the channel-region conductivity, $V_{G S}$ must exceed $V_{t 0}(>0)$. This device is appropriately called an enhancement nMOSFET. The more positive the value of $V_{t 0}$, the higher the ($p$-type) implant dosage. Figure 3.7a illustrates its circuit symbol, featuring a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is deemed normally on since a channel is present at $v_{G S}=0$. To eliminate the channel or deplete the channel region of free electrons, $v_{G S}$ must drop below $V_{t 0}(<0)$. This device is known as a depletion nMOSFET. The more negative the value of $V_{t 0}$, the higher the ($n$-type) implant dosage. Figure 3.7b shows its circuit symbol, with a continuous line signifying a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is classified as normally off because no channel exists at $v_{G S}=0$. To create a channel or enhance its conductivity, $v_{G S}$ must be reduced below $V_{t 0}(<0)$. This device, aptly named enhancement pMOSFET, is depicted in Figure 3.7c.\n- A $p$ MOSFET with $V_{t 0}>0$ is considered normally on since a channel is already present at $v_{G S}=0$. To deplete it of free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol for this device, known as depletion pMOSFET, is shown in Figure 3.7d.\n\nThe preferred operating mode for a MOSFET involves tying the body to the source, resulting in a three-terminal device, common in discrete devices. Figure 3.8 presents the simplified MOSFET symbols typically used for this configuration. To avoid the inconvenience of broken lines, solid lines are used for enhancement types. Thicker lines are employed to indicate that the channels in depletion types are pre-existing."
},
{
    "text": "Depending on the body type ($p^{-}$ or $n^{-}$) and threshold-voltage polarity ($V_{t}>0$ or $V_{t}<0$), we can have four different types of MOSFET. We now make some key observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because with $v_{G S}=0$, no channel exists. To form a channel or enhance the channel-region conductivity, $V_{G S}$ must be raised above $V_{t 0}(>0)$. This device is appropriately called an enhancement nMOSFET. Higher ($p$-type) implant dosage results in a more positive $V_{t 0}$. The circuit symbol for this device, depicted in Fig. 3.7a, uses a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on because with $v_{G S}=0$, a channel already exists. To eliminate the channel or deplete the channel region of free electrons, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device is aptly named a depletion $n$ MOSFET. Higher ($n$-type) implant dosage results in a more negative $V_{t 0}$. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to signify a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because with $v_{G S}=0$, no channel exists. To create a channel or enhance its conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. Appropriately called an enhancement $p$ MOSFET, this device is illustrated in Fig. 3.7c.\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on because with $v_{G S}=0$, a channel already exists. To deplete it of free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol of this device, aptly named a depletion $p$ MOSFET, is shown in Fig. 3.7d.\n\nThe preferred mode of operation for a MOSFET is with the body tied to the source, resulting in a three-terminal device, as seen in discrete devices. Figure 3.8 displays the simplified MOSFET symbols commonly used for this connection. To avoid awkward broken lines, enhancement types are given solid lines, while thicker lines are used to indicate that the channels of the depletion types are already present."
},
{
    "text": "Depending on the body type ( $p^{-}$ or $n^{-}$) and threshold-voltage polarity ( $V_{t}>0$ or $V_{t}<0$ ), we can have four distinct MOSFET types. Here are some key observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because no channel exists when $v_{G S}=0$. To form a channel or enhance the channel-region conductivity, $V_{G S}$ must exceed $V_{t 0}(>0)$. This type is accurately named enhancement nMOSFET. Higher ( $p$-type) implant dosages result in a more positive $V_{t 0}$. The circuit symbol for this device, depicted in Fig. 3.7a, uses a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on because a channel is present when $v_{G S}=0$. To eliminate the channel or deplete the channel region of free electrons, $v_{G S}$ must drop below $V_{t 0}(<0)$. This type is appropriately called depletion $n$ MOSFET. Higher ( $n$-type) implant dosages lead to a more negative $V_{t 0}$. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to denote a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because no channel exists when $v_{G S}=0$. To create a channel or enhance its conductivity, $v_{G S}$ must drop below $V_{t 0}(<0)$. This device, aptly named enhancement $p$ MOSFET, is illustrated in Fig. 3.7c.\n\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on because a channel is present when $v_{G S}=0$. To deplete it of free holes, $v_{G S}$ must rise above $V_{t 0}(>0)$. The circuit symbol for this device, aptly called depletion $p$ MOSFET, is shown in Fig. 3.7d.\n\nThe preferred MOSFET operation mode involves tying the body to the source, resulting in a three-terminal device, as seen in discrete devices. Figure 3.8 presents the simplified MOSFET symbols commonly used for this configuration. To avoid awkward broken lines, enhancement types are depicted with solid lines, while thicker lines signify the pre-existing channels in depletion types."
},
{
    "text": "Based on the body type (either $p^{-}$ or $n^{-}$) and the polarity of the threshold voltage (either $V_{t}>0$ or $V_{t}<0$), there are four distinct MOSFET types. We now highlight some crucial points:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because, at $v_{G S}=0$, no channel exists. To form a channel or enhance the channel-region conductivity, $V_{G S}$ must be increased beyond $V_{t 0}(>0)$. This device is fittingly called an enhancement nMOSFET. The more positive the value of $V_{t 0}$, the higher the ( $p$-type) implant dosage. The circuit symbol for this device, depicted in Fig. 3.7a, uses a broken line to indicate a nonconductive channel by default.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on because, at $v_{G S}=0$, a channel is already present. To eliminate the channel or deplete the channel region of free electrons, $v_{G S}$ must be reduced below $V_{t 0}(<0)$. This device is appropriately named a depletion $n$ MOSFET. The more negative the value of $V_{t 0}$, the higher the ( $n$-type) implant dosage. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to denote a conductive channel by default.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because, at $v_{G S}=0$, no channel exists. To create a channel or enhance its conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device, aptly named an enhancement $p$ MOSFET, is illustrated in Fig. 3.7c.\n\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on because, at $v_{G S}=0$, a channel is already present. To deplete it of free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol for this device, appropriately called a depletion $p$ MOSFET, is shown in Fig. 3.7d.\n\nThe optimal operation mode for a MOSFET involves connecting the body to the source, resulting in a three-terminal device, as seen in discrete devices. Figure 3.8 presents the simplified MOSFET symbols commonly used for this configuration. To avoid the inconvenience of broken lines, enhancement types are represented with solid lines. Thicker lines are used to indicate that the channels in depletion types are inherently present."
},
{
    "text": "Depending on the body type ($p^{-}$ or $n^{-}$) and threshold-voltage polarity ($V_{t}>0$ or $V_{t}<0$), we can have four distinct types of MOSFET. We now make some crucial observations:\n\n- An $n$ MOSFET with $V_{t 0}>0$ is termed normally off because with $v_{G S}=0$, no channel exists. To form a channel, or equivalently, to enhance the channel-region conductivity, $V_{G S}$ must be increased above $V_{t 0}(>0)$. This device is appropriately called an enhancement nMOSFET. The more positive the value of $V_{t 0}$, the higher the ($p$-type) implant dosage. The circuit symbol for this device, depicted in Fig. 3.7a, uses a broken line to indicate a normally nonconductive channel.\n- An $n$ MOSFET with $V_{t 0}<0$ is termed normally on because with $v_{G S}=0$, a channel is already present. To eliminate the channel, or equivalently, to deplete the channel region of free electrons, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device is aptly named a depletion $n$ MOSFET. The more negative the value of $V_{t 0}$, the higher the ($n$-type) implant dosage. The circuit symbol for this device, shown in Fig. 3.7b, uses a continuous line to signify a normally conductive channel.\n- A $p$ MOSFET with $V_{t 0}<0$ is termed normally off because with $v_{G S}=0$, no channel exists. To create a channel, or equivalently, to enhance its channel conductivity, $v_{G S}$ must be lowered below $V_{t 0}(<0)$. This device, appropriately called an enhancement $p$ MOSFET, is illustrated in Fig. 3.7c.\n\n- A $p$ MOSFET with $V_{t 0}>0$ is termed normally on because with $v_{G S}=0$, a channel is already present. To deplete it of free holes, $v_{G S}$ must be raised above $V_{t 0}(>0)$. The circuit symbol for this device, aptly named a depletion $p$ MOSFET, is shown in Fig. 3.7d.\n\nThe preferred mode of operation for a MOSFET is with the body connected to the source, resulting in a three-terminal device. This configuration is common in discrete devices. Figure 3.8 displays the simplified MOSFET symbols typically used for this type of connection. To avoid the use of awkward broken lines, enhancement types are represented with solid lines. Thicker lines are used to indicate that the channels of the depletion types are already present."
},
{
    "text": "When several devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to be at a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we employ the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Obviously, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increment, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the insightful form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the zero-body-bias value of $V_{t}$ as per Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, in $\\mathrm{V}^{1 / 2}$, typically ranges around a fraction of $1 \\mathrm{~V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET in Example $3.4 b$, which has $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and at $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET in Example $3.4 c$, which has $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and at $V_{S B}=5 \\mathrm{~V}$. For what value of $V_{S B}$ does $V_{t}$ equal $-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n$ MOSFET, we have\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET, we have\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nBy setting\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nwe find $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET in the positive direction, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is in the negative direction. Adapted for the $p$ MOSFET scenario, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nwhere $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$ in EXAMPLE 3.6, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, regardless of the polarity of $V_{t 0}$."
},
{
    "text": "When multiple devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to have a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we employ the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a concurrent decrease in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increase, we reformat Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the illuminating form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the threshold voltage at zero body bias as given in Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, in $\\mathrm{V}^{1 / 2}$, typically ranges around a fraction of $1 \\mathrm{~V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET from Example $3.4 b$, with $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET from Example $3.4 c$, with $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n \\mathrm{MOSFET}$:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is negative. Adapted for the $p$ MOSFET scenario, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nwhere $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, but in the opposite direction and in a square-root manner.\n\nConsider an enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$. If $\\phi_{n}=+0.3 \\mathrm{~V}$, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$ in EXAMPLE 3.6.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, irrespective of the polarity of $V_{t 0}$."
},
{
    "text": "When several devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, the source of an $n$ MOSFET can potentially be at a higher voltage than the body, or $V_{S}>V_{B}$ (and conversely, $V_{S}<V_{B}$ for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our prior results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we employ the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increment, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in an insightful manner as\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the threshold voltage at zero body bias as per Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, typically around a fraction of $1 \\mathrm{~V}^{1 / 2}$, is in $\\mathrm{V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET from Example $3.4 b$ with $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET from Example $3.4 c$ with $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ does $V_{t}$ equal $-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n \\mathrm{MOSFET}$:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. In contrast, for a $p$ MOSFET, the shift is negative. Adapted for $p$ MOSFETs, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nHere, $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if EXAMPLE 3.6 $\\phi_{n}=+0.3 \\mathrm{~V}$, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, irrespective of the polarity of $V_{t 0}$."
},
{
    "text": "When multiple devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to have a higher voltage than the body, or $V_{S}>V_{B}$ (and conversely, $V_{S}<V_{B}$ for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we use the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its initial state, $v_{G S}$ must be appropriately increased. To determine the required increase, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the insightful form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the threshold voltage at zero body bias as given in Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, typically around a fraction of $1 \\mathrm{~V}^{1 / 2}$, is in $\\mathrm{V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET in Example $3.4 b$, with $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET in Example $3.4 c$, with $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n \\mathrm{MOSFET}$:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThe example shows that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. In contrast, for a $p$ MOSFET, the shift is negative. Adapting Eq. (3.8) for $p$ MOSFETs, we get\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nHere, $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$ in EXAMPLE 3.6.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, regardless of the polarity of $V_{t 0}$."
},
{
    "text": "When multiple devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to be at a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we employ the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increment, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the insightful form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the threshold voltage at zero body bias as per Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, typically around a fraction of $1 \\mathrm{~V}^{1 / 2}$, is measured in $\\mathrm{V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET in Example $3.4 b$, with $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET in Example $3.4 c$, with $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is negative. Adapted for a $p$ MOSFET, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nHere, $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$ in EXAMPLE 3.6, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, regardless of the polarity of $V_{t 0}$."
},
{
    "text": "When several devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to be at a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we use the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increment, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the insightful form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the zero-body-bias value of $V_{t}$ as given in Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, in $\\mathrm{V}^{1 / 2}$, typically ranges around a fraction of $1 \\mathrm{~V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET in Example $3.4 b$, with $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET in Example $3.4 c$, with $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ value does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n \\mathrm{MOSFET}$:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is negative. Adapted for the $p$ MOSFET scenario, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nwhere $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$ in EXAMPLE 3.6, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, regardless of the polarity of $V_{t 0}$."
},
{
    "text": "When several devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to have a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}\\left(V_{S B} \\geq 0\\right)$, we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we use the absolute value of $\\phi_{p}\\left(\\phi_{p}<0\\right)$ to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}\\left(Q_{b}>0\\right)$ results in a concurrent decrease in the inversion-layer charge $Q_{n}\\left(Q_{n}<0\\right). To restore the channel to its original state, $v_{G S}$ must be appropriately increased. To determine the required increase, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the insightful form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the zero-body-bias value of $V_{t}$ as given in Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, in $\\mathrm{V}^{1 / 2}$, typically ranges around a fraction of $1 \\mathrm{~V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET of Example $3.4 b$, which has $V_{t 0}=1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and at $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET of Example $3.4 c$, which has $V_{t 0}=-1.0 \\mathrm{~V}$, find $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and at $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ value does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n \\mathrm{MOSFET}$:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example shows that body bias shifts the threshold voltage of an $n$ MOSFET in the positive direction, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is in the negative direction. Modified for the $p$ MOSFET scenario, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nwhere $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$ in EXAMPLE 3.6, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, irrespective of the polarity of $V_{t 0}$."
},
{
    "text": "When several devices share a common substrate, the substrate must be connected to the most negative voltage (MNV) to prevent accidental activation of any body-source or body-drain pn junctions. Similarly, the shared substrate of $p$ MOSFETs should be connected to the most positive voltage (MPV). Consequently, it is possible for the source of an $n$ MOSFET to be at a higher voltage than the body, or $V_{S}>V_{B}$ (likewise, $V_{S}<V_{B}$ can occur for a $p$ MOSFET). We aim to explore the impact of body bias on the threshold voltage of an $n$ MOSFET.\n\nBy designating the source-body voltage of an $n$ MOSFET as $V_{S B}$ (where $V_{S B} \\geq 0$), we can reuse our earlier results by substituting [2( $\\left.\\left.-\\phi_{p}\\right)\\right]$ with $\\left[2\\left(-\\phi_{p}\\right)+V_{S B}\\right]$ in Eq. (3.5). This yields\n\n$$\nQ_{b}=-\\sqrt{2 q N_{A} \\varepsilon_{s i}\\left(V_{S B}+2\\left|\\phi_{p}\\right|\\right)}\n$$\n\nHere, we employ the absolute value of $\\phi_{p}$ ($\\phi_{p}<0$) to minimize confusion. Evidently, the rise in the depletion-region charge $Q_{b}$ ($Q_{b}>0$) results in a corresponding decline in the inversion-layer charge $Q_{n}$ ($Q_{n}<0$). To restore the channel to its initial state, $v_{G S}$ must be appropriately increased. To determine the required increment, we rephrase Eq. (3.7) as\n\n$$\n\\begin{aligned}\nV_{t} & =-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}=-\\phi_{0}-2 \\phi_{p}-\\frac{Q_{b 0}}{C_{o x}}-\\frac{Q_{o x}}{C_{o x}}-\\frac{Q_{i}}{C_{o x}}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}} \\\\\n& =V_{t 0}-\\frac{Q_{b}-Q_{b 0}}{C_{o x}}\n\\end{aligned}\n$$\n\nWe can succinctly express the threshold voltage in the informative form\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}+\\gamma\\left[\\sqrt{V_{S B}+2\\left|\\phi_{p}\\right|}-\\sqrt{2\\left|\\phi_{p}\\right|}\\right] \\tag{3.8}\n\\end{equation*}\n$$\n\nwhere $V_{t 0}$ is the threshold voltage at zero body bias as per Eq. (3.7), and\n\n$$\n\\begin{equation*}\n\\gamma=\\frac{\\sqrt{2 q N_{A} \\varepsilon_{s i}}}{C_{o x}} \\tag{3.9}\n\\end{equation*}\n$$\n\nis termed the body-effect parameter. Its value, typically around a fraction of $1 \\mathrm{~V}^{1 / 2}$, is measured in $\\mathrm{V}^{1 / 2}$.\n\nEXAMPLE 3.5 (a) For the enhancement $n$ MOSFET from Example $3.4 b$, with $V_{t 0}=1.0 \\mathrm{~V}$, calculate $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$.\n(b) For the depletion nMOSFET from Example $3.4 c$, with $V_{t 0}=-1.0 \\mathrm{~V}$, determine $V_{t}$ at $V_{S B}=1 \\mathrm{~V}$ and $V_{S B}=5 \\mathrm{~V}$. At what $V_{S B}$ does $V_{t}=-0.5 \\mathrm{~V}$?\n\n#### Solution\n\n$$\n\\gamma=\\frac{\\sqrt{2 \\times 1.602 \\times 10^{-19} \\times 10^{16} \\times 1.04 \\times 10^{-12}}}{138 \\times 10^{-9}}=0.418 \\mathrm{~V}^{1 / 2}\n$$\n\n(a) For the enhancement $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=1.0+0.195=1.195 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=1.0+0.648=1.648 \\mathrm{~V}\n\\end{aligned}\n$$\n\n(b) For the depletion $n$ MOSFET:\n\n$$\n\\begin{aligned}\n& V_{t}\\left(V_{S B}=1 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{1+0.7}-\\sqrt{0.7})=-1.0+0.195=-0.805 \\mathrm{~V} \\\\\n& V_{t}\\left(V_{S B}=5 \\mathrm{~V}\\right)=-1.0+0.418(\\sqrt{5+0.7}-\\sqrt{0.7})=-1.0+0.648=-0.352 \\mathrm{~V}\n\\end{aligned}\n$$\n\nSolving\n\n$$\n-0.5=-1.0+0.418\\left(\\sqrt{V_{S B}+0.7}-\\sqrt{0.7}\\right)\n$$\n\nresults in $V_{S B}=3.43 \\mathrm{~V}$.\n\nThis example demonstrates that body bias shifts the threshold voltage of an $n$ MOSFET positively, regardless of whether it is a depletion or enhancement type. Conversely, for a $p$ MOSFET, the shift is negative. Adapted for $p$ MOSFETs, Eq. (3.8) becomes\n\n$$\n\\begin{equation*}\nV_{t}=V_{t 0}-\\gamma\\left[\\sqrt{V_{B S}+2 \\phi_{n}}-\\sqrt{2 \\phi_{n}}\\right] \\tag{3.10}\n\\end{equation*}\n$$\n\nHere, $\\gamma$ is still defined by Eq. (3.9), but with $N_{A}$ replaced by $N_{D}$. The influence of body bias on $V_{t}$ is known as the body effect, and the body is sometimes called the back gate because it affects the inversion layer similarly to the gate, albeit in the opposite direction and in a square-root manner.\n\nFor a specific enhancement $p$ MOSFET with $V_{t 0}=-1.5 \\mathrm{~V}$ and $\\gamma=0.5 \\mathrm{~V}^{1 / 2}$, if $\\phi_{n}=+0.3 \\mathrm{~V}$ in EXAMPLE 3.6, find $V_{t}$ at $V_{B S}=3 \\mathrm{~V}$.\n\n#### Solution\n\n$V_{t}\\left(V_{B S}=3 \\mathrm{~V}\\right)=-1.5-0.5(\\sqrt{3+2 \\times 0.3}-\\sqrt{2 \\times 0.3})=-1.5-0.56=-2.06 \\mathrm{~V}$\nAs noted, body bias induces a negative shift in the threshold voltage of a $p$ MOSFET, regardless of the polarity of $V_{t 0}$."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, expecting that our comprehension of the $p$-channel will naturally follow once we have a firm grasp on the $n$-channel. Figure 3.9 illustrates the series of conditions an $n$-channel undergoes as we progressively raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is in strong inversion, its channel can be considered a resistor with a length of $L$, width of $W$, and a thickness proportional to the overdrive voltage, which is the difference between the gate-source voltage and the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ results in an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning that a higher $V_{O V}$ leads to a more conductive channel. If we then apply a voltage $v_{D S}>0$ to the drain, electrons will move from the source through the channel to the drain, akin to an ordinary resistor (thus the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The terms source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, expecting that our comprehension of the $p$-channel will naturally follow once we have grasped the $n$-channel. Figure 3.9 illustrates the series of states an $n$-channel undergoes as we incrementally raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. Once the MOSFET is in strong inversion, its channel can be regarded as a resistor with length $L$, width $W$, and thickness proportional to the overdrive voltage, which is the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ results in an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning a higher $V_{O V}$ leads to a more conductive channel. When we apply a voltage $v_{D S}>0$ to the drain, electrons will drift from the source through the channel to the drain, akin to an ordinary resistor (thus termed the ohmic region of operation), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The terms source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, anticipating that our comprehension of the $p$-channel will follow seamlessly once we have grasped the $n$-channel. Figure 3.9 illustrates the series of states an $n$-channel undergoes as we progressively increase $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is biased in strong inversion, its channel can be regarded as a resistor with a length of $L$, width of $W$, and thickness proportional to the overdrive voltage, which is defined as the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ induces an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning that a higher $V_{O V}$ results in a more conductive channel. If we then apply a voltage $v_{D S}>0$ to the drain, electrons will drift from the source through the channel to the drain, similar to an ordinary resistor (thus the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The terms source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, expecting that our comprehension of the $p$-channel will naturally follow once we have grasped the $n$-channel. Figure 3.9 illustrates the series of states an $n$-channel undergoes as we progressively increase $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is biased in strong inversion, its channel can be regarded as a resistor with length $L$, width $W$, and thickness proportional to the overdrive voltage, which is the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ induces an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning a higher $V_{O V}$ results in a more conductive channel. If we now apply a voltage $v_{D S}>0$ to the drain, electrons will drift from the source through the channel to the drain, similar to an ordinary resistor (thus the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The source and drain labels indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are introduced to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, anticipating that our comprehension of the $p$-channel will follow seamlessly once we have grasped the $n$-channel. Figure 3.9 illustrates the series of conditions an $n$-channel undergoes as we incrementally raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is biased in strong inversion, its channel can be regarded as a resistor with length $L$, width $W$, and thickness proportional to the overdrive voltage, which is defined as the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device of Example 3.3, each volt of $V_{O V}$ induces an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning the higher $V_{O V}$, the more conductive the channel becomes. If we now apply a voltage $v_{D S}>0$ to the drain, electrons will drift from the source through the channel to the drain, similar to an ordinary resistor (hence the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The designations of source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, expecting that our comprehension of the $p$-channel will follow seamlessly once we have grasped the $n$-channel. Figure 3.9 illustrates the progression of states an $n$-channel undergoes as we incrementally raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is in strong inversion, its channel can be regarded as a resistor with length $L$, width $W$, and thickness proportional to the overdrive voltage, which is the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ results in an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning a higher $V_{O V}$ leads to a more conductive channel. If we then apply a voltage $v_{D S}>0$ to the drain, electrons will migrate from the source through the channel to the drain, similar to an ordinary resistor (thus the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The terms source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and removed from the channel at the other."
},
{
    "text": "We are now prepared to explore the $i-v$ characteristics of the $n$-channel, confident that our comprehension of the $p$-channel will come naturally once we have grasped the $n$-channel. Figure 3.9 illustrates the progression of states an $n$-channel undergoes as we incrementally raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is biased in strong inversion, its channel can be considered a resistor with length $L$, width $W$, and a thickness proportional to the overdrive voltage, which is the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ results in an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning a higher $V_{O V}$ leads to a more conductive channel. If we then apply a voltage $v_{D S}>0$ to the drain, electrons will migrate from the source, through the channel, to the drain, akin to an ordinary resistor (thus the term ohmic for this operational region), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The source and drain labels indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are introduced to the channel at one end and extracted from the channel at the other."
},
{
    "text": "We are prepared to explore the $i-v$ characteristics of the $n$-channel, expecting that our comprehension of the $p$-channel will naturally follow once we have grasped the $n$-channel. Figure 3.9 illustrates the series of conditions an $n$-channel undergoes as we progressively raise $v_{D S}$, beginning with $v_{D S} \\approx 0$. When the MOSFET is biased in strong inversion, its channel can be regarded as a resistor with length $L$, width $W$, and thickness proportional to the overdrive voltage, which is the excess of the gate-source voltage over the threshold voltage $V_{t}$,\n\n$$\n\\begin{equation*}\nV_{O V}=V_{G S}-V_{t} \\tag{3.11}\n\\end{equation*}\n$$\n\nFor example, in the device from Example 3.3, each volt of $V_{O V}$ results in an electron charge of $-138 \\mathrm{nC} / \\mathrm{cm}^{2}$ in the channel, meaning a higher $V_{O V}$ leads to a more conductive channel. If we then apply a voltage $v_{D S}>0$ to the drain, electrons will drift from the source through the channel to the drain, similar to an ordinary resistor (thus termed the ohmic region of operation), thereby generating current. However, since electrons are negative, the current $i_{D}$ at the drain terminal will flow into the device, as depicted in Fig. 3.9a. The terms source and drain indicate that mobile charges (electrons in $n$ MOSFETs, holes in $p$ MOSFETs) are supplied to the channel at one end and removed from the channel at the other."
},
{
    "text": "When we elevate $v_{DS}$, an intriguing phenomenon unfolds: the channel's cross-section narrows, as exemplified in Fig. 3.9b. This results from the discrepancy in overdrive voltages at the source and drain ends. At the source, the overdrive is $V_{OV}=V_{GS}-V_{t}$, whereas at the drain, it diminishes to $V_{OV}=\\left(V_{GS}-v_{DS}\\right)-V_{t}$. For example, if $V_{t}=1 \\mathrm{~V}$, $V_{GS}=5 \\mathrm{~V}$, and $v_{DS}=$ 2 V, the overdrive at the source computes to $V_{OV(\\text {source})}=5-1=4 \\mathrm{~V}$, while at the drain, it computes to $V_{OV(\\text {drain})}=(5-2)-1=2 \\mathrm{~V}$. In this scenario, the channel at the drain end is merely half the thickness of that at the source end.\n\nFor a quantitative examination, consult Fig. 3.10, where the channel is envisioned as a sliced loaf, with focus on a slice of width $d y$ at a distance $y$ from the source. The voltage at each slice spans from 0 V at the source end to $v_{DS}$ at the drain end. The slice of interest experiences a voltage $v(y)$ between these two extremes, i.e., $0 \\leq v(y) \\leq v_{DS}$. The gate forms a capacitance $d C=C_{ox} \\times W \\times d y$ with the channel slice, thus the induced channel charge $d Q_{n}$ is given by the capacitance equation:\n\n$$\nd Q_{n}=-d C\\left\\{\\left[V_{GS}-v(y)\\right]-V_{t}\\right\\}=-C_{ox} W d y\\left[V_{GS}-V_{t}-v(y)\\right]\n$$\n\n(The charge is negative due to the presence of electrons.) The voltage drop $v_{DS}$ across the channel generates an electric field $E$ directed from drain to source. This field drives the negative charge packet $d Q_{n}$ towards the drain, thereby generating the current $i_{D}$. By definition,\n\n$$\ni_{D}=-\\frac{d Q_{n}}{d t}=C_{ox} W\\left[V_{GS}-V_{t}-v(y)\\right] \\frac{d y}{d t}\n$$\n\nHere, $d y / d t$ signifies the drift velocity of $d Q_{n}$ towards the drain. This velocity is proportional to the electric field, i.e., $d y / d t=-\\mu_{n} E(y)$, with $\\mu_{n}$ being the electron mobility. (The negative sign arises because electrons move against the electric field.) Since electric field and potential are related by $E(y)=-d v(y) / d y$, we have $d y / d t=\\mu_{n} d v(y) / d y$. Substituting this into the previous equation yields\n\n$$\ni_{D}=\\mu_{n} C_{ox} W\\left[V_{GS}-V_{t}-v(y)\\right] \\frac{d v(y)}{d y}\n$$\n\nMultiplying both sides by $d y$ and integrating from $y=0$ (where $v(y)=0$) to $y=L$ (where $v(y)=v_{DS}$) gives\n\n$$\n\\int_{0}^{L} i_{D} d y=\\mu_{n} C_{ox} W \\int_{0}^{v_{DS}}\\left[V_{GS}-V_{t}-v(y)\\right] d v(y)\n$$\n\nThe left side integrates to $i_{D} L$, and the right side integrates to $\\left(V_{GS}-V_{t}\\right) v_{DS}-1 / 2 v_{DS}^{2}$. This leads to the expression of $i_{D}$ in the insightful form\n\n$$\n\\begin{equation*}\ni_{D}=k\\left[\\left(V_{GS}-V_{t}\\right) v_{DS}-\\frac{1}{2} v_{DS}^{2}\\right] \\tag{3.12}\n\\end{equation*}\n$$\n\nwhere the coefficient\n\n$$\n\\begin{equation*}\nk=k^{\\prime} \\frac{W}{L} \\tag{3.13}\n\\end{equation*}\n$$\n\nis termed the device transconductance parameter, a scale factor in $\\mathrm{A} / \\mathrm{V}^{2}$ indicating the current drawn for given $V_{GS}$, $V_{t}$, and $v_{DS}$. IC designers can adjust $k$ to meet requirements by specifying the device dimensions $W$ and $L$, hence the term 'device'. The parameter\n\n$$\n\\begin{equation*}\nk^{\\prime}=\\mu_{n} C_{ox}=\\frac{\\mu_{n} \\varepsilon_{ox}}{t_{ox}} \\tag{3.14}\n\\end{equation*}\n$$\n\nis called the process transconductance parameter, in $\\mathrm{A} / \\mathrm{V}^{2}$. Common to all devices, it is distinctive of the fabrication process, thus the term 'process'. Figure 3.11 displays the $i_{D}$ versus $v_{DS}$ plot for a certain overdrive voltage $V_{OV}$.\n\nIn the region near the origin, where $v_{DS}$ is small enough to render the quadratic term negligible in Eq. (3.12), the $i_{D}-v_{DS}$ characteristic approximates a straight line for a given $V_{GS}$, expressed as\n\n$$\n\\begin{equation*}\ni_{D} \\cong k\\left(V_{GS}-V_{t}\\right) v_{DS} \\tag{3.15}\n\\end{equation*}\n$$\n\nThis is why the region of small $v_{DS}$ values is called the linear region. Rewriting Eq. (3.15) in the form of Ohm's law yields\n\n$$\n\\begin{equation*}\ni_{D}=\\frac{1}{r_{DS}} v_{DS} \\tag{3.16}\n\\end{equation*}\n$$\n\nThis confirms that the channel behaves as a resistor, justifying the name 'ohmic region'. The channel resistance $r_{DS}$ is modulated by the overdrive $V_{OV}$ according to\n\n$$\n\\begin{equation*}\nr_{DS}=\\frac{1}{k\\left(V_{GS}-V_{t}\\right)}=\\frac{1}{k^{\\prime} \\frac{W}{L} V_{OV}} \\tag{3.17}\n\\end{equation*}\n$$\n\nThis resistance is also dependent on the $W / L$ ratio, known as the aspect ratio, suggesting that the IC designer can set this resistance to nearly any value for a given overdrive $V_{OV}$ by appropriately choosing this ratio.\n(a) Given $\\mu_{n}=600 \\mathrm{~cm}^{2} / \\mathrm{Vs}$, $C_{ox}=83 \\mathrm{nF} / \\mathrm{cm}^{2}$, and $V_{t}=1.0 \\mathrm{~V}$, determine the $W / L$ ratio such that $r_{DS}=1 \\mathrm{k} \\Omega$ for $V_{GS}=5 \\mathrm{~V}$.\n(b) Calculate $r_{DS}$ for $V_{GS}=4 \\mathrm{~V}$, 3 \\mathrm{~V}, 2 \\mathrm{~V}, 1 \\mathrm{~V}, 0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) Using Eq. (3.14), $k^{\\prime}=600 \\times 83 \\times 10^{-9} \\cong 50 \\mu \\mathrm{~A} / \\mathrm{V}^{2}$. Applying Eq. (3.17) to enforce\n\n$$\n10^{3}=\\frac{1}{50 \\times 10^{-6}(W / L)(5-1)}\n$$\n\nyields $W / L=5$. Consequently, $k=\\left(50 \\mu \\mathrm{~A} / \\mathrm{V}^{2}\\right) 5=250 \\mu \\mathrm{~A} / \\mathrm{V}^{2}$.\n(b) From Eq. (3.17), for $V_{GS}=4 \\mathrm{~V}$, we get\n\n$$\nr_{DS}=\\frac{1}{250 \\times 10^{-6}(4-1)}=1.333 \\mathrm{k} \\Omega\n$$\n\nSimilarly, for $V_{GS}=3 \\mathrm{~V}$, $r_{DS}=2 \\mathrm{k} \\Omega$, and for $V_{GS}=2 \\mathrm{~V}$, $r_{DS}=4 \\mathrm{k} \\Omega$. For $V_{GS} \\leq 1 \\mathrm{~V}$, the MOSFET is in cutoff, resulting in $r_{DS}=\\infty$.\n\nWith further increase in $v_{DS}$, the channel narrows progressively at the drain end, and the quadratic term in Eq. (3.12) becomes more significant. As a result, the curve's slope decreases, indicating a rise in the channel's dynamic resistance. This operational region is termed the triode region, drawing an analogy with vacuum tubes exhibiting similar traits. Additionally, in the sequence shown in Fig. 3.9, the depletion layer associated with the body-drain junction expands as $v_{DS}$ continues to increase."
},
{
    "text": "An intriguing phenomenon occurs when we elevate $v_{DS}$, specifically, the channel constricts, as illustrated in Fig. 3.9b. This results from the disparity in overdrive voltages at the source and drain ends. While the source end experiences an overdrive of $V_{OV}=V_{GS}-V_{t}$, the drain end sees a reduced overdrive of $V_{OV}=\\left(V_{GS}-v_{DS}\\right)-V_{t}$, signifying a narrower channel at the drain. For example, if $V_{t}=1 \\mathrm{~V}$, $V_{GS}=5 \\mathrm{~V}$, and $v_{DS}=$ 2 V, the overdrive at the source amounts to $V_{OV(\\text { source })}=4 \\mathrm{~V}$, whereas at the drain it is $V_{OV(\\text { drain })}=2 \\mathrm{~V}$. In this scenario, the channel width at the drain is merely half of that at the source.\n\nFor a quantitative examination, consult Fig. 3.10, where the channel is conceptualized as being sectioned like a loaf of bread. We concentrate on a segment of width $d y$ situated at a distance $y$ from the source. The voltage at each segment ranges from 0 V at the source end to $v_{DS}$ at the drain end, with the voltage $v(y)$ at our segment lying somewhere in between. Above our segment, the gate forms a capacitance $d C=C_{ox} \\times W \\times d y$ with the channel, leading to an induced charge packet $d Q_{n}$ in the channel, governed by the capacitance law.\n\nThe voltage differential $v_{DS}$ across the channel generates an electric field $E$ directed from drain to source, propelling the negatively charged packet $d Q_{n}$ towards the drain, thereby generating the current $i_{D}$. By definition, $i_{D}$ is determined by the rate of change of the induced charge, and the velocity of the charge packet is proportional to the electric field. This relationship allows us to derive an equation for $i_{D}$ in terms of the channel voltage profile.\n\nIntegrating this equation across the channel length yields an expression for $i_{D}$ that includes both linear and quadratic terms in $v_{DS}$. This expression is particularly insightful as it encapsulates the channel's behavior under different operating conditions. The linear term dominates for small $v_{DS}$, characterizing the ohmic region, while the quadratic term becomes significant at higher $v_{DS}$, defining the triode region.\n\nThe graph in Fig. 3.11 plots $i_{D}$ against $v_{DS}$, showcasing the transition from the ohmic to the triode region as $v_{DS}$ increases. The channel resistance $r_{DS}$, which is influenced by the overdrive $V_{OV}$ and the channel dimensions, can be manipulated by the IC designer to achieve desired characteristics.\n\nFinally, the widening of the depletion layer as $v_{DS}$ increases, as depicted in Fig. 3.9, is a visual representation of the channel constriction and the corresponding changes in the transistor's behavior."
},
{
    "text": "Upon enhancing $v_{DS}$, a noteworthy phenomenon arises: the channel undergoes constriction, as illustrated in Fig. 3.9b. This occurs because at the source terminal, the overdrive voltage is $V_{OV} = V_{GS} - V_{t}$, whereas at the drain terminal, it reduces to $V_{OV} = (V_{GS} - v_{DS}) - V_{t}$, signifying a narrower channel at the drain. For example, if $V_{t} = 1 \\mathrm{~V}$, $V_{GS} = 5 \\mathrm{~V}$, and $v_{DS} = 2 \\mathrm{~V}$, the overdrive voltage at the source is $V_{OV(source)} = 5 - 1 = 4 \\mathrm{~V}$, while at the drain, it is only $V_{OV(drain)} = (5 - 2) - 1 = 2 \\mathrm{~V}$. In this scenario, the channel width at the drain is merely half of that at the source.\n\nFor a quantitative examination, consult Fig. 3.10, where the channel is conceptually sectioned like a loaf of bread, focusing on a segment of width $d y$ situated at a distance $y$ from the source. The voltage across each segment ranges from 0 V at the source end to $v_{DS}$ at the drain end, with the voltage $v(y)$ at our segment lying somewhere in between, i.e., $0 \\leq v(y) \\leq v_{DS}$. The gate directly above our segment forms a capacitance $dC = C_{ox} \\times W \\times d y$ with the channel, leading to an induced charge packet $dQ_{n}$ in the channel, as per the capacitance law:\n\n$$\ndQ_{n} = -dC\\left\\{\\left[V_{GS} - v(y)\\right] - V_{t}\\right\\} = -C_{ox} W d y\\left[V_{GS} - V_{t} - v(y)\\right]\n$$\n\n(The negative sign indicates the presence of electrons.) The voltage drop $v_{DS}$ across the channel generates an electric field $E$ directed from drain to source. This field drives the negatively charged packet $dQ_{n}$ towards the drain, thereby generating the current $i_{D}$. By definition,\n\n$$\ni_{D} = -\\frac{dQ_{n}}{dt} = C_{ox} W\\left[V_{GS} - V_{t} - v(y)\\right] \\frac{dy}{dt}\n$$\n\nwhere $\\frac{dy}{dt}$ denotes the velocity at which $dQ_{n}$ moves toward the drain. This velocity is proportional to the electric field, expressed as $\\frac{dy}{dt} = -\\mu_{n} E(y)$, with $\\mu_{n}$ being the electron mobility. (The negative sign reflects the fact that electrons move against the electric field.) Since electric field and potential are related by $E(y) = -\\frac{dv(y)}{dy}$, we have $\\frac{dy}{dt} = \\mu_{n} \\frac{dv(y)}{dy}$. Substituting this into the previous equation yields\n\n$$\ni_{D} = \\mu_{n} C_{ox} W\\left[V_{GS} - V_{t} - v(y)\\right] \\frac{dv(y)}{dy}\n$$\n\nMultiplying both sides by $dy$ and integrating from $y = 0$, where $v(y) = 0$, to $y = L$, where $v(y) = v_{DS}$, gives\n\n$$\n\\int_{0}^{L} i_{D} dy = \\mu_{n} C_{ox} W \\int_{0}^{v_{DS}}\\left[V_{GS} - V_{t} - v(y)\\right] dv(y)\n$$\n\nThe left side of the equation integrates to $i_{D} L$, and the right side to $\\left(V_{GS} - V_{t}\\right) v_{DS} - \\frac{1}{2} v_{DS}^{2}$. This allows us to express $i_{D}$ in the form\n\n$$\ni_{D} = k\\left[\\left(V_{GS} - V_{t}\\right) v_{DS} - \\frac{1}{2} v_{DS}^{2}\\right]\n$$\n\nwhere the parameter\n\n$$\nk = k' \\frac{W}{L}\n$$\n\nis termed the device transconductance parameter. This is a scaling factor, measured in $\\mathrm{A} / \\mathrm{V}^{2}$, that indicates the current drawn by the device for given $V_{GS}$, $V_{t}$, and $v_{DS}$ values. IC designers can adjust the value of $k$ to meet specific requirements by appropriately setting the device dimensions $W$ and $L$, hence the term \"device.\" The quantity\n\n$$\nk' = \\mu_{n} C_{ox} = \\frac{\\mu_{n} \\varepsilon_{ox}}{t_{ox}}\n$$\n\nis called the process transconductance parameter, measured in $\\mathrm{A} / \\mathrm{V}^{2}$. Common to all devices, it is distinctive of the particular fabrication process, explaining the \"process\" qualifier. Figure 3.11 presents a plot of $i_{D}$ against $v_{DS}$ for a specified overdrive voltage $V_{OV}$.\n\nNear the origin, where $v_{DS}$ is sufficiently small to make the quadratic term in Eq. (3.12) negligible, the $i_{D} - v_{DS}$ characteristic approaches a straight line for a given $V_{GS}$, or\n\n$$\ni_{D} \\cong k\\left(V_{GS} - V_{t}\\right) v_{DS}\n$$\n\nFor this reason, the region of small $v_{DS}$ values is known as the linear region. Rewriting Eq. (3.15) in the form of Ohm's law as\n\n$$\ni_{D} = \\frac{1}{r_{DS}} v_{DS}\n$$\n\nconfirms that the channel behaves as a resistor, justifying the term \"ohmic region.\" The channel resistance $r_{DS}$ is governed by the overdrive $V_{OV}$ as\n\n$$\nr_{DS} = \\frac{1}{k\\left(V_{GS} - V_{t}\\right)} = \\frac{1}{k' \\frac{W}{L} V_{OV}}\n$$\n\nThis resistance also depends on the $W / L$ ratio, known as the aspect ratio, suggesting that by choosing this ratio appropriately, the IC designer can set the resistance to nearly any value for a given overdrive $V_{OV}$.\n\n(a) Given $\\mu_{n} = 600 \\mathrm{~cm}^{2} / \\mathrm{Vs}$, $C_{ox} = 83 \\mathrm{nF} / \\mathrm{cm}^{2}$, and $V_{t} = 1.0 \\mathrm{~V}$, determine the $W / L$ ratio such that $r_{DS} = 1 \\mathrm{k} \\Omega$ for $V_{GS} = 5 \\mathrm{~V}$.\n\n(b) Calculate $r_{DS}$ for $V_{GS} = 4 \\mathrm{~V}$, $3 \\mathrm{~V}$, $2 \\mathrm{~V}$, $1 \\mathrm{~V}$, $0 \\mathrm{~V}$.\n\n#### Solution\n\n(a) Using Eq. (3.14), we find $k' = 600 \\times 83 \\times 10^{-9} \\cong 50 \\mu \\mathrm{~A} / \\mathrm{V}^{2}$. Applying Eq. (3.17) to enforce\n\n$$\n10^{3} = \\frac{1}{50 \\times 10^{-6}(W / L)(5-1)}\n$$\n\nyields $W / L = 5$. Consequently, $k = (50 \\mu \\mathrm{~A} / \\mathrm{V}^{2}) 5 = 250 \\mu \\mathrm{~A} / \\mathrm{V}^{2}$.\n\n(b) From Eq. (3.17), for $V_{GS} = 4 \\mathrm{~V}$, we obtain\n\n$$\nr_{DS} = \\frac{1}{250 \\times 10^{-6}(4-1)} = 1.333 \\mathrm{k} \\Omega\n$$\n\nSimilarly, for $V_{GS} = 3 \\mathrm{~V}$, we find $r_{DS} = 2 \\mathrm{k} \\Omega$, and for $V_{GS} = 2 \\mathrm{~V}$, $r_{DS} = 4 \\mathrm{k} \\Omega$. For $V_{GS} \\leq 1 \\mathrm{~V}$, the MOSFET is in cutoff, and $r_{DS} = \\infty$.\n\nAs $v_{DS}$ continues to increase, the channel narrows further at the drain end, and the quadratic term in Eq. (3.12) becomes more significant. Consequently, the curve's slope decreases, indicating a rise in the channel's dynamic resistance. This operational region is termed the triode region, by analogy with vacuum tubes displaying similar traits. Additionally, as depicted in the sequence in Fig. 3.9, the depletion layer associated with the body-drain junction expands as $v_{DS}$ increases."
}
]