# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright 2021 NXP.
%YAML 1.2
---
$id: http://devicetree.org/schemas/fb/fsl-fbdcu.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP Display Control Unit

maintainers:
  - Ciprian Costea <ciprianmarian.costea@nxp.com>

description: |
  A more detailed multi-line description of the binding.

  Details about the hardware device and any links to datasheets can go here.

  Literal blocks are marked with the '|' at the beginning. The end is marked by
  indentation less than the first line of the literal block. Lines also cannot
  begin with a tab character.

properties:

  compatible:
    const: fsl,s32v234-dcu

  reg:
    description: Address and length of the register set for DCU.

  interrupts:
    description: Should contain DCU interrupts.

  clocks:
    description: From common clock binding - handle to DCU clock.

  clock-names:
    description: From common clock binding - Shall be "dcu".

  memory-region:
    description: The phandle to the reserved memory region.

additionalProperties: false

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - memory-region

examples:
  - |
    #include <dt-bindings/clock/s32v234-clock.h>

    dcu0: dcu@40028000 {
      compatible = "fsl,s32v234-dcu";
      reg = <0x40028000 0x5000>;
      interrupts = <0 95 4>;
      clocks = <&clks S32V234_CLK_DCU_AXI>,
                <&clks S32V234_CLK_DCU_PIX>;
      clock-names = "dcu", "ipg";
      memory-region = <&dcu_surface_memory>;
      status = "disabled";
    };
