#--------------------------------------------------------------------------
#
#  Unpublished work. Copyright 2022 Siemens
#
#  This material contains trade secrets or otherwise confidential 
#  information owned by Siemens Industry Software Inc. or its affiliates 
#  (collectively, SISW), or its licensors. Access to and use of this 
#  information is strictly limited as set forth in the Customer's 
#  applicable agreements with SISW.
#
#--------------------------------------------------------------------------
#  File created by: Tessent Shell
#          Version: 2022.4
#       Created on: Mon Oct 23 12:52:19 PDT 2023
#--------------------------------------------------------------------------

set synthesis_dictionary {
  designs_dictionary {
    firebird7_in_gate1_tessent_mbist_bap {
      output_files {
        firebird7_in_gate1_tessent_mbist_bap.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_bap firebird7_in_gate1_tessent_mbist_bap_tdr
            firebird7_in_gate1_tessent_mbist_bap_sib* firebird7_in_gate1_tessent_mbist_bap_ctl_sib*
          }
        }
      }
      size_only_prefix_list tessent_persistent_cell_
    }
    firebird7_in_gate1_tessent_mbist_c1_controller_assembly {
      dont_touch_list {}
      sdc {
        file_name firebird7_in_gate1_tessent_mbist_c1_controller_assembly.sdc
        proc_list {tessent_set_default_variables tessent_create_functional_clocks tessent_constrain_firebird7_in_gate1_tessent_mbist_c1_controller_assembly_non_modal}
      }
      size_only_prefix_list tessent_persistent_cell_
      output_files {
        firebird7_in_gate1_tessent_mbist_c1_interface_m1.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m1 firebird7_in_gate1_tessent_mbist_c1_interface_m1_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m1_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m1_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m2.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m2 firebird7_in_gate1_tessent_mbist_c1_interface_m2_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m2_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m2_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m3.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m3 firebird7_in_gate1_tessent_mbist_c1_interface_m3_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m3_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m3_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m4.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m4 firebird7_in_gate1_tessent_mbist_c1_interface_m4_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m4_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m4_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m5.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m5 firebird7_in_gate1_tessent_mbist_c1_interface_m5_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m5_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m5_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m6.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m6 firebird7_in_gate1_tessent_mbist_c1_interface_m6_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m6_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m6_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m7.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m7 firebird7_in_gate1_tessent_mbist_c1_interface_m7_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m7_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m7_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m8.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m8 firebird7_in_gate1_tessent_mbist_c1_interface_m8_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m8_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m8_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m9.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m9 firebird7_in_gate1_tessent_mbist_c1_interface_m9_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m9_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m9_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m10.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m10 firebird7_in_gate1_tessent_mbist_c1_interface_m10_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m10_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m10_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m11.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m11 firebird7_in_gate1_tessent_mbist_c1_interface_m11_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m11_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m11_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m12.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m12 firebird7_in_gate1_tessent_mbist_c1_interface_m12_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m12_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m12_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m13.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m13 firebird7_in_gate1_tessent_mbist_c1_interface_m13_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m13_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m13_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m14.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m14 firebird7_in_gate1_tessent_mbist_c1_interface_m14_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m14_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m14_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m15.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m15 firebird7_in_gate1_tessent_mbist_c1_interface_m15_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m15_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m15_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m16.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m16 firebird7_in_gate1_tessent_mbist_c1_interface_m16_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m16_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m16_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m17.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m17 firebird7_in_gate1_tessent_mbist_c1_interface_m17_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m17_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m17_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m18.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m18 firebird7_in_gate1_tessent_mbist_c1_interface_m18_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m18_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m18_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m19.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m19 firebird7_in_gate1_tessent_mbist_c1_interface_m19_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m19_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m19_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m20.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m20 firebird7_in_gate1_tessent_mbist_c1_interface_m20_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m20_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m20_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m21.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m21 firebird7_in_gate1_tessent_mbist_c1_interface_m21_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m21_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m21_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m22.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m22 firebird7_in_gate1_tessent_mbist_c1_interface_m22_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m22_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m22_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m23.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m23 firebird7_in_gate1_tessent_mbist_c1_interface_m23_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m23_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m23_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m24.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m24 firebird7_in_gate1_tessent_mbist_c1_interface_m24_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m24_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m24_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m25.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m25 firebird7_in_gate1_tessent_mbist_c1_interface_m25_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m25_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m25_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m26.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m26 firebird7_in_gate1_tessent_mbist_c1_interface_m26_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m26_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m26_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m27.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m27 firebird7_in_gate1_tessent_mbist_c1_interface_m27_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m27_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m27_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m28.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m28 firebird7_in_gate1_tessent_mbist_c1_interface_m28_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m28_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m28_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m29.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m29 firebird7_in_gate1_tessent_mbist_c1_interface_m29_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m29_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m29_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m30.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m30 firebird7_in_gate1_tessent_mbist_c1_interface_m30_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m30_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m30_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m31.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m31 firebird7_in_gate1_tessent_mbist_c1_interface_m31_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m31_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m31_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m32.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m32 firebird7_in_gate1_tessent_mbist_c1_interface_m32_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m32_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m32_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m33.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m33 firebird7_in_gate1_tessent_mbist_c1_interface_m33_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m33_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m33_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m34.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m34 firebird7_in_gate1_tessent_mbist_c1_interface_m34_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m34_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m34_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m35.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m35 firebird7_in_gate1_tessent_mbist_c1_interface_m35_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m35_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m35_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m36.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m36 firebird7_in_gate1_tessent_mbist_c1_interface_m36_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m36_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m36_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m37.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m37 firebird7_in_gate1_tessent_mbist_c1_interface_m37_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m37_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m37_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m38.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m38 firebird7_in_gate1_tessent_mbist_c1_interface_m38_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m38_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m38_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m39.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m39 firebird7_in_gate1_tessent_mbist_c1_interface_m39_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m39_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m39_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_interface_m40.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_interface_m40 firebird7_in_gate1_tessent_mbist_c1_interface_m40_STATUS
            firebird7_in_gate1_tessent_mbist_c1_interface_m40_ColumnRedundancyAnalysis firebird7_in_gate1_tessent_mbist_c1_interface_m40_RowRedundancyAnalysis
          }
        }
        firebird7_in_gate1_tessent_mbist_c1_controller.vg {
          module_name_list {
            firebird7_in_gate1_tessent_mbist_c1_controller firebird7_in_gate1_tessent_mbist_c1_controller_ctl_comp
            firebird7_in_gate1_tessent_mbist_c1_controller_pointer_cntrl firebird7_in_gate1_tessent_mbist_c1_controller_add_format
            firebird7_in_gate1_tessent_mbist_c1_controller_add_gen firebird7_in_gate1_tessent_mbist_c1_controller_fsm
            firebird7_in_gate1_tessent_mbist_c1_controller_signal_gen firebird7_in_gate1_tessent_mbist_c1_controller_repeat_loop_cntrl
            firebird7_in_gate1_tessent_mbist_c1_controller_delaycounter firebird7_in_gate1_tessent_mbist_c1_controller_data_gen
          }
        }
      }
    }
  }
  design_source_dictionary {
    read1 {
      format verilog_sv2005
      files {firebird7_in_gate1_tessent_mbist_bap.sv firebird7_in_gate1_tessent_mbist_c1_controller_assembly.sv firebird7_in_gate1_tessent_mbist_c1_controller.sv firebird7_in_gate1_tessent_mbist_c1_interface_m1.sv firebird7_in_gate1_tessent_mbist_c1_interface_m2.sv firebird7_in_gate1_tessent_mbist_c1_interface_m3.sv firebird7_in_gate1_tessent_mbist_c1_interface_m4.sv firebird7_in_gate1_tessent_mbist_c1_interface_m5.sv firebird7_in_gate1_tessent_mbist_c1_interface_m6.sv firebird7_in_gate1_tessent_mbist_c1_interface_m7.sv firebird7_in_gate1_tessent_mbist_c1_interface_m8.sv firebird7_in_gate1_tessent_mbist_c1_interface_m9.sv firebird7_in_gate1_tessent_mbist_c1_interface_m10.sv firebird7_in_gate1_tessent_mbist_c1_interface_m11.sv firebird7_in_gate1_tessent_mbist_c1_interface_m12.sv firebird7_in_gate1_tessent_mbist_c1_interface_m13.sv firebird7_in_gate1_tessent_mbist_c1_interface_m14.sv firebird7_in_gate1_tessent_mbist_c1_interface_m15.sv firebird7_in_gate1_tessent_mbist_c1_interface_m16.sv firebird7_in_gate1_tessent_mbist_c1_interface_m17.sv firebird7_in_gate1_tessent_mbist_c1_interface_m18.sv firebird7_in_gate1_tessent_mbist_c1_interface_m19.sv firebird7_in_gate1_tessent_mbist_c1_interface_m20.sv firebird7_in_gate1_tessent_mbist_c1_interface_m21.sv firebird7_in_gate1_tessent_mbist_c1_interface_m22.sv firebird7_in_gate1_tessent_mbist_c1_interface_m23.sv firebird7_in_gate1_tessent_mbist_c1_interface_m24.sv firebird7_in_gate1_tessent_mbist_c1_interface_m25.sv firebird7_in_gate1_tessent_mbist_c1_interface_m26.sv firebird7_in_gate1_tessent_mbist_c1_interface_m27.sv firebird7_in_gate1_tessent_mbist_c1_interface_m28.sv firebird7_in_gate1_tessent_mbist_c1_interface_m29.sv firebird7_in_gate1_tessent_mbist_c1_interface_m30.sv firebird7_in_gate1_tessent_mbist_c1_interface_m31.sv firebird7_in_gate1_tessent_mbist_c1_interface_m32.sv firebird7_in_gate1_tessent_mbist_c1_interface_m33.sv firebird7_in_gate1_tessent_mbist_c1_interface_m34.sv firebird7_in_gate1_tessent_mbist_c1_interface_m35.sv firebird7_in_gate1_tessent_mbist_c1_interface_m36.sv firebird7_in_gate1_tessent_mbist_c1_interface_m37.sv firebird7_in_gate1_tessent_mbist_c1_interface_m38.sv firebird7_in_gate1_tessent_mbist_c1_interface_m39.sv firebird7_in_gate1_tessent_mbist_c1_interface_m40.sv}
      work_library work
    }
  }
}
