module alu(
	   input logic[31:0] op_1,
	   input logic[31:0] op_2,
	   input logic[3:0] alu_ctrl,
	   output logic[31:0] alu_result,
	   output logic zero
