Classic Timing Analyzer report for KatPro
Mon May 06 16:56:22 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'ctrl[3]'
  8. Clock Setup: 'ctrl[0]'
  9. Clock Setup: 'addr[3]'
 10. Clock Setup: 'addr[5]'
 11. Clock Setup: 'addr[6]'
 12. Clock Setup: 'addr[8]'
 13. Clock Setup: 'addr[7]'
 14. Clock Setup: 'addr[4]'
 15. Clock Setup: 'addr[9]'
 16. Clock Setup: 'addr[2]'
 17. Clock Setup: 'addr[11]'
 18. Clock Setup: 'addr[12]'
 19. Clock Setup: 'addr[10]'
 20. Clock Setup: 'addr[13]'
 21. Clock Hold: 'clk'
 22. Clock Hold: 'ctrl[3]'
 23. Clock Hold: 'ctrl[0]'
 24. Clock Hold: 'addr[3]'
 25. Clock Hold: 'addr[5]'
 26. Clock Hold: 'addr[6]'
 27. Clock Hold: 'addr[8]'
 28. Clock Hold: 'addr[7]'
 29. Clock Hold: 'addr[4]'
 30. Clock Hold: 'addr[9]'
 31. Clock Hold: 'addr[2]'
 32. Clock Hold: 'addr[11]'
 33. Clock Hold: 'addr[12]'
 34. Clock Hold: 'addr[10]'
 35. tsu
 36. tco
 37. tpd
 38. th
 39. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.599 ns                         ; addr[3]                                                                                                      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; --         ; ctrl[3]  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 45.614 ns                        ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3]                                                                                                     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.665 ns                         ; ctrl[3]                                                                                                      ; _change_cnts                                                                                                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 37.294 ns                        ; addr[13]                                                                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 11.66 MHz ( period = 85.788 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; 0            ;
; Clock Setup: 'ctrl[3]'       ; N/A                                      ; None          ; 23.72 MHz ( period = 42.165 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; 0            ;
; Clock Setup: 'addr[2]'       ; N/A                                      ; None          ; 28.22 MHz ( period = 35.442 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; 0            ;
; Clock Setup: 'addr[3]'       ; N/A                                      ; None          ; 28.36 MHz ( period = 35.261 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; 0            ;
; Clock Setup: 'ctrl[0]'       ; N/A                                      ; None          ; 28.89 MHz ( period = 34.620 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; 0            ;
; Clock Setup: 'addr[12]'      ; N/A                                      ; None          ; 29.01 MHz ( period = 34.476 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; 0            ;
; Clock Setup: 'addr[9]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; 0            ;
; Clock Setup: 'addr[4]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; 0            ;
; Clock Setup: 'addr[7]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; 0            ;
; Clock Setup: 'addr[8]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; 0            ;
; Clock Setup: 'addr[6]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; 0            ;
; Clock Setup: 'addr[5]'       ; N/A                                      ; None          ; 29.02 MHz ( period = 34.454 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; 0            ;
; Clock Setup: 'addr[11]'      ; N/A                                      ; None          ; 29.03 MHz ( period = 34.445 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; 0            ;
; Clock Setup: 'addr[10]'      ; N/A                                      ; None          ; 29.23 MHz ( period = 34.217 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; 0            ;
; Clock Setup: 'addr[13]'      ; N/A                                      ; None          ; 331.35 MHz ( period = 3.018 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[13]   ; addr[13] ; 0            ;
; Clock Hold: 'ctrl[3]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; 146          ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; 209          ;
; Clock Hold: 'addr[3]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; 70           ;
; Clock Hold: 'addr[12]'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; 70           ;
; Clock Hold: 'addr[2]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; 70           ;
; Clock Hold: 'ctrl[0]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; 70           ;
; Clock Hold: 'addr[5]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; 70           ;
; Clock Hold: 'addr[6]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; 70           ;
; Clock Hold: 'addr[8]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; 70           ;
; Clock Hold: 'addr[7]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; 70           ;
; Clock Hold: 'addr[4]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; 70           ;
; Clock Hold: 'addr[9]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; 70           ;
; Clock Hold: 'addr[11]'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; 70           ;
; Clock Hold: 'addr[10]'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; 70           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                              ;                                                                                                              ;            ;          ; 1195         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ctrl[3]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ctrl[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[3]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[5]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[6]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[8]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[7]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[4]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[9]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[2]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[11]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[12]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[10]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; addr[13]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                         ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.66 MHz ( period = 85.788 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.68 MHz ( period = 85.640 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.74 MHz ( period = 85.176 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.75 MHz ( period = 85.090 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.394 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.358 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.89 MHz ( period = 84.116 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.796 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.09 MHz ( period = 82.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.12 MHz ( period = 82.540 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.13 MHz ( period = 82.416 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.15 MHz ( period = 82.310 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.194 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.17 MHz ( period = 82.186 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.21 MHz ( period = 81.920 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.23 MHz ( period = 81.758 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.64 MHz ( period = 79.098 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.73 MHz ( period = 78.576 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.78 MHz ( period = 78.250 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.81 MHz ( period = 78.054 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.86 MHz ( period = 77.782 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.87 MHz ( period = 77.708 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.90 MHz ( period = 77.548 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.91 MHz ( period = 77.456 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 12.92 MHz ( period = 77.412 ns )                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                              ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ctrl[3]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 23.72 MHz ( period = 42.165 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 24.64 MHz ( period = 40.580 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 25.91 MHz ( period = 38.596 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.656 ns                ;
; N/A   ; 25.99 MHz ( period = 38.479 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 26.12 MHz ( period = 38.279 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 26.26 MHz ( period = 38.077 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 26.36 MHz ( period = 37.931 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.572 ns                ;
; N/A   ; 26.39 MHz ( period = 37.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 26.47 MHz ( period = 37.783 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 26.88 MHz ( period = 37.198 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 27.84 MHz ( period = 35.919 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 27.87 MHz ( period = 35.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 27.99 MHz ( period = 35.732 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 28.07 MHz ( period = 35.626 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 28.09 MHz ( period = 35.594 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 28.25 MHz ( period = 35.399 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 28.32 MHz ( period = 35.315 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 28.70 MHz ( period = 34.847 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 28.83 MHz ( period = 34.685 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 28.84 MHz ( period = 34.680 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 28.91 MHz ( period = 34.592 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 29.33 MHz ( period = 34.090 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 29.39 MHz ( period = 34.022 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 29.42 MHz ( period = 33.988 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 30.27 MHz ( period = 33.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 31.29 MHz ( period = 31.960 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 31.43 MHz ( period = 31.816 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 31.54 MHz ( period = 31.710 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 31.85 MHz ( period = 31.399 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 31.91 MHz ( period = 31.335 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 32.32 MHz ( period = 30.940 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.325 ns                ;
; N/A   ; 32.41 MHz ( period = 30.858 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 32.64 MHz ( period = 30.640 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 33.80 MHz ( period = 29.587 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 34.33 MHz ( period = 29.125 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 34.44 MHz ( period = 29.036 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 34.63 MHz ( period = 28.875 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.457 ns                ;
; N/A   ; 34.67 MHz ( period = 28.841 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 35.44 MHz ( period = 28.220 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 35.50 MHz ( period = 28.171 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 35.62 MHz ( period = 28.076 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 35.75 MHz ( period = 27.970 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 36.15 MHz ( period = 27.659 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 36.40 MHz ( period = 27.476 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 38.61 MHz ( period = 25.901 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 38.65 MHz ( period = 25.872 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 38.77 MHz ( period = 25.791 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 38.91 MHz ( period = 25.701 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 38.95 MHz ( period = 25.677 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 39.02 MHz ( period = 25.629 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 39.16 MHz ( period = 25.536 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 39.22 MHz ( period = 25.499 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 39.39 MHz ( period = 25.385 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 39.95 MHz ( period = 25.034 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 40.11 MHz ( period = 24.932 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 40.35 MHz ( period = 24.781 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 40.65 MHz ( period = 24.600 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.835 ns                ;
; N/A   ; 42.84 MHz ( period = 23.341 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 45.26 MHz ( period = 22.094 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 45.60 MHz ( period = 21.929 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 45.90 MHz ( period = 21.785 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 46.13 MHz ( period = 21.679 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 46.73 MHz ( period = 21.399 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 46.80 MHz ( period = 21.368 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 49.83 MHz ( period = 20.069 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.581 ns                ;
; N/A   ; 50.52 MHz ( period = 19.795 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 51.02 MHz ( period = 19.600 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 51.37 MHz ( period = 19.468 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.980 ns                ;
; N/A   ; 52.37 MHz ( period = 19.094 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 61.04 MHz ( period = 16.384 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 61.04 MHz ( period = 16.383 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 61.64 MHz ( period = 16.222 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 61.79 MHz ( period = 16.183 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 62.00 MHz ( period = 16.129 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 62.57 MHz ( period = 15.981 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 63.75 MHz ( period = 15.687 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 63.99 MHz ( period = 15.627 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 64.41 MHz ( period = 15.525 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 68.30 MHz ( period = 14.642 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 72.34 MHz ( period = 13.823 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 83.57 MHz ( period = 11.966 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 84.99 MHz ( period = 11.766 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 86.48 MHz ( period = 11.564 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 88.73 MHz ( period = 11.270 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 96.81 MHz ( period = 10.329 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.440 ns                ;
; N/A   ; 98.20 MHz ( period = 10.183 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.236 ns                ;
; N/A   ; 101.17 MHz ( period = 9.884 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.195 ns                ;
; N/A   ; 104.18 MHz ( period = 9.599 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.859 ns                ;
; N/A   ; 106.32 MHz ( period = 9.406 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 120.37 MHz ( period = 8.308 ns )               ; cache_row:inst3|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; 124.53 MHz ( period = 8.030 ns )               ; cache_row:inst3|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; 127.42 MHz ( period = 7.848 ns )               ; cache_row:inst1|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; 128.70 MHz ( period = 7.770 ns )               ; cache_row:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 130.67 MHz ( period = 7.653 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 132.80 MHz ( period = 7.530 ns )               ; cache_row:inst4|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.382 ns                ;
; N/A   ; 134.08 MHz ( period = 7.458 ns )               ; cache_row:inst2|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 134.17 MHz ( period = 7.453 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 135.17 MHz ( period = 7.398 ns )               ; cache_row:inst2|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 137.91 MHz ( period = 7.251 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 140.86 MHz ( period = 7.099 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 142.45 MHz ( period = 7.020 ns )               ; cache_row:inst4|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 143.64 MHz ( period = 6.962 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 144.34 MHz ( period = 6.928 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 147.06 MHz ( period = 6.800 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 147.41 MHz ( period = 6.784 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 149.10 MHz ( period = 6.707 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 153.75 MHz ( period = 6.504 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 156.20 MHz ( period = 6.402 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 157.06 MHz ( period = 6.367 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 161.16 MHz ( period = 6.205 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 163.85 MHz ( period = 6.103 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 196.35 MHz ( period = 5.093 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; 225.94 MHz ( period = 4.426 ns )               ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.666 ns                ;
; N/A   ; 238.83 MHz ( period = 4.187 ns )               ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.468 ns                ;
; N/A   ; 244.32 MHz ( period = 4.093 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.570 ns                ;
; N/A   ; 426.08 MHz ( period = 2.347 ns )               ; cache_row:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst2|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst4|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst4|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst3|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst3|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst4|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst4|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst3|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst3|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.115 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.136 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst1|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; cache_row:inst2|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.930 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.041 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.812 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.394 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ctrl[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 28.89 MHz ( period = 34.620 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 28.91 MHz ( period = 34.590 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.08 MHz ( period = 34.385 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.27 MHz ( period = 34.163 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.71 MHz ( period = 33.659 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.85 MHz ( period = 33.499 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.11 MHz ( period = 32.146 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.28 MHz ( period = 31.967 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.35 MHz ( period = 31.902 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.63 MHz ( period = 31.616 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.70 MHz ( period = 31.550 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 31.99 MHz ( period = 31.257 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.23 MHz ( period = 31.030 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.30 MHz ( period = 30.958 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 32.82 MHz ( period = 30.468 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.98 MHz ( period = 30.325 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 32.99 MHz ( period = 30.316 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.01 MHz ( period = 30.296 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 34.07 MHz ( period = 29.349 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.42 MHz ( period = 28.230 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.65 MHz ( period = 28.051 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.10 MHz ( period = 27.700 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 36.23 MHz ( period = 27.605 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.58 MHz ( period = 27.341 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 37.12 MHz ( period = 26.941 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 39.32 MHz ( period = 25.433 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.46 MHz ( period = 25.344 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.83 MHz ( period = 24.490 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 40.86 MHz ( period = 24.472 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.13 MHz ( period = 24.311 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 41.74 MHz ( period = 23.960 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 42.06 MHz ( period = 23.777 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 42.37 MHz ( period = 23.601 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.09 MHz ( period = 22.180 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.37 MHz ( period = 22.042 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.43 MHz ( period = 22.012 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.66 MHz ( period = 21.902 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 45.86 MHz ( period = 21.807 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.10 MHz ( period = 21.693 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 46.70 MHz ( period = 21.412 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 46.93 MHz ( period = 21.308 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.02 MHz ( period = 21.269 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 47.04 MHz ( period = 21.260 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.08 MHz ( period = 21.240 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.44 MHz ( period = 21.081 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 52.71 MHz ( period = 18.972 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.45 MHz ( period = 18.364 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 54.95 MHz ( period = 18.199 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 55.49 MHz ( period = 18.020 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 56.50 MHz ( period = 17.700 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 56.60 MHz ( period = 17.669 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 57.77 MHz ( period = 17.310 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.10 MHz ( period = 16.103 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 64.93 MHz ( period = 15.402 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 65.66 MHz ( period = 15.231 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 79.85 MHz ( period = 12.524 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 80.03 MHz ( period = 12.495 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.04 MHz ( period = 12.494 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.37 MHz ( period = 12.289 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.30 MHz ( period = 12.005 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 84.30 MHz ( period = 11.862 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 84.37 MHz ( period = 11.853 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 84.51 MHz ( period = 11.833 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 86.48 MHz ( period = 11.563 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 105.78 MHz ( period = 9.454 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 123.35 MHz ( period = 8.107 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 123.81 MHz ( period = 8.077 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 127.03 MHz ( period = 7.872 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 139.94 MHz ( period = 7.146 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 198.53 MHz ( period = 5.037 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 244.32 MHz ( period = 4.093 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 246.12 MHz ( period = 4.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 259.20 MHz ( period = 3.858 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 336.47 MHz ( period = 2.972 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 402.58 MHz ( period = 2.484 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 480.08 MHz ( period = 2.083 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[3]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 28.36 MHz ( period = 35.261 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 28.43 MHz ( period = 35.172 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 28.53 MHz ( period = 35.052 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 28.71 MHz ( period = 34.834 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.71 MHz ( period = 33.659 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.85 MHz ( period = 33.499 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 30.47 MHz ( period = 32.817 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 30.70 MHz ( period = 32.569 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 30.75 MHz ( period = 32.519 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.04 MHz ( period = 32.217 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 31.32 MHz ( period = 31.924 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 31.55 MHz ( period = 31.697 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 31.62 MHz ( period = 31.629 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 31.63 MHz ( period = 31.616 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 32.28 MHz ( period = 30.983 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 32.30 MHz ( period = 30.963 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 32.39 MHz ( period = 30.877 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 32.82 MHz ( period = 30.468 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 33.32 MHz ( period = 30.016 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 34.60 MHz ( period = 28.901 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 34.96 MHz ( period = 28.603 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 35.37 MHz ( period = 28.276 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 35.70 MHz ( period = 28.008 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 36.10 MHz ( period = 27.700 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 37.12 MHz ( period = 26.941 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 38.31 MHz ( period = 26.100 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 38.45 MHz ( period = 26.011 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 39.74 MHz ( period = 25.161 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 39.78 MHz ( period = 25.139 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 39.82 MHz ( period = 25.112 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 40.22 MHz ( period = 24.863 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 41.21 MHz ( period = 24.268 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 41.74 MHz ( period = 23.960 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 42.06 MHz ( period = 23.777 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 43.77 MHz ( period = 22.847 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 44.09 MHz ( period = 22.683 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 44.26 MHz ( period = 22.594 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 44.30 MHz ( period = 22.573 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 44.50 MHz ( period = 22.474 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 44.72 MHz ( period = 22.360 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 45.51 MHz ( period = 21.975 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 45.61 MHz ( period = 21.927 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 45.65 MHz ( period = 21.907 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 45.83 MHz ( period = 21.821 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 46.70 MHz ( period = 21.412 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 47.44 MHz ( period = 21.081 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 50.92 MHz ( period = 19.639 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 52.53 MHz ( period = 19.035 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 52.99 MHz ( period = 18.870 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 53.84 MHz ( period = 18.572 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 55.63 MHz ( period = 17.977 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 56.50 MHz ( period = 17.700 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 56.60 MHz ( period = 17.669 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 59.63 MHz ( period = 16.770 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 62.23 MHz ( period = 16.069 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 62.90 MHz ( period = 15.898 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 75.95 MHz ( period = 13.166 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 75.96 MHz ( period = 13.165 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 76.48 MHz ( period = 13.076 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 77.18 MHz ( period = 12.956 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 79.87 MHz ( period = 12.520 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 80.00 MHz ( period = 12.500 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 80.55 MHz ( period = 12.414 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 83.30 MHz ( period = 12.005 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 86.48 MHz ( period = 11.563 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 98.80 MHz ( period = 10.121 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 114.31 MHz ( period = 8.748 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 115.49 MHz ( period = 8.659 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 117.11 MHz ( period = 8.539 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 139.94 MHz ( period = 7.146 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 175.32 MHz ( period = 5.704 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 220.99 MHz ( period = 4.525 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.34 MHz ( period = 4.043 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 303.86 MHz ( period = 3.291 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 306.28 MHz ( period = 3.265 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 381.83 MHz ( period = 2.619 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 454.96 MHz ( period = 2.198 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 475.29 MHz ( period = 2.104 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[5]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[6]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[8]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[7]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[4]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[9]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.02 MHz ( period = 34.454 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.20 MHz ( period = 34.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.29 MHz ( period = 34.140 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.39 MHz ( period = 34.027 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.43 MHz ( period = 33.980 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.16 MHz ( period = 32.097 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.24 MHz ( period = 32.010 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.48 MHz ( period = 31.763 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.84 MHz ( period = 31.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.14 MHz ( period = 31.118 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.31 MHz ( period = 30.949 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.37 MHz ( period = 30.891 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.44 MHz ( period = 30.822 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.14 MHz ( period = 30.177 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.16 MHz ( period = 30.157 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 34.23 MHz ( period = 29.210 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.48 MHz ( period = 28.181 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 35.59 MHz ( period = 28.094 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.40 MHz ( period = 27.469 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.47 MHz ( period = 27.422 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 36.76 MHz ( period = 27.202 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 39.54 MHz ( period = 25.294 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.67 MHz ( period = 25.205 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.91 MHz ( period = 24.441 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.06 MHz ( period = 24.354 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.10 MHz ( period = 24.333 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.14 MHz ( period = 24.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.22 MHz ( period = 24.258 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.62 MHz ( period = 23.462 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 45.37 MHz ( period = 22.041 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 45.68 MHz ( period = 21.893 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 45.71 MHz ( period = 21.876 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.84 MHz ( period = 21.816 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 45.94 MHz ( period = 21.766 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.15 MHz ( period = 21.668 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.38 MHz ( period = 21.562 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.40 MHz ( period = 21.554 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.24 MHz ( period = 21.169 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.101 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 53.10 MHz ( period = 18.833 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 54.86 MHz ( period = 18.228 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 55.00 MHz ( period = 18.181 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 55.10 MHz ( period = 18.150 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 55.36 MHz ( period = 18.063 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 58.24 MHz ( period = 17.171 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 62.64 MHz ( period = 15.964 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.52 MHz ( period = 15.263 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 66.26 MHz ( period = 15.092 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 80.09 MHz ( period = 12.486 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 80.91 MHz ( period = 12.359 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 80.92 MHz ( period = 12.358 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.31 MHz ( period = 12.298 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 82.30 MHz ( period = 12.150 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 83.03 MHz ( period = 12.044 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.37 MHz ( period = 11.714 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.51 MHz ( period = 11.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 107.35 MHz ( period = 9.315 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 125.93 MHz ( period = 7.941 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 126.89 MHz ( period = 7.881 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 129.32 MHz ( period = 7.733 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 131.11 MHz ( period = 7.627 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 204.16 MHz ( period = 4.898 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 473.93 MHz ( period = 2.110 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                        ; None                      ; 2.525 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[2]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 28.22 MHz ( period = 35.442 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 28.72 MHz ( period = 34.821 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 28.89 MHz ( period = 34.615 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.07 MHz ( period = 34.394 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.71 MHz ( period = 33.659 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.85 MHz ( period = 33.499 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 30.50 MHz ( period = 32.789 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 30.89 MHz ( period = 32.377 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.12 MHz ( period = 32.132 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 31.47 MHz ( period = 31.780 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 31.63 MHz ( period = 31.616 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 31.76 MHz ( period = 31.487 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 31.99 MHz ( period = 31.260 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.06 MHz ( period = 31.189 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 32.11 MHz ( period = 31.147 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 32.74 MHz ( period = 30.546 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 32.76 MHz ( period = 30.526 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 32.82 MHz ( period = 30.468 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 33.81 MHz ( period = 29.579 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 34.63 MHz ( period = 28.873 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 35.14 MHz ( period = 28.461 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.92 MHz ( period = 27.836 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.10 MHz ( period = 27.700 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 36.27 MHz ( period = 27.571 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 37.12 MHz ( period = 26.941 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 38.97 MHz ( period = 25.663 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 39.10 MHz ( period = 25.574 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 39.79 MHz ( period = 25.133 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 40.45 MHz ( period = 24.721 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 40.48 MHz ( period = 24.702 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 40.53 MHz ( period = 24.672 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 41.74 MHz ( period = 23.960 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 41.96 MHz ( period = 23.831 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 42.06 MHz ( period = 23.777 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 43.74 MHz ( period = 22.864 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 44.62 MHz ( period = 22.410 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 44.96 MHz ( period = 22.243 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 45.18 MHz ( period = 22.133 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 45.27 MHz ( period = 22.091 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 45.38 MHz ( period = 22.037 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 45.61 MHz ( period = 21.923 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 46.43 MHz ( period = 21.538 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 46.53 MHz ( period = 21.490 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 46.58 MHz ( period = 21.470 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 46.70 MHz ( period = 21.412 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 47.44 MHz ( period = 21.081 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 52.08 MHz ( period = 19.202 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 53.07 MHz ( period = 18.842 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 53.78 MHz ( period = 18.595 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 54.26 MHz ( period = 18.430 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.50 MHz ( period = 17.700 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 56.60 MHz ( period = 17.669 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 57.01 MHz ( period = 17.540 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 61.23 MHz ( period = 16.333 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 63.97 MHz ( period = 15.632 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 64.68 MHz ( period = 15.461 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 74.93 MHz ( period = 13.346 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 78.58 MHz ( period = 12.726 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 78.59 MHz ( period = 12.725 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 78.84 MHz ( period = 12.684 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 79.88 MHz ( period = 12.519 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 82.76 MHz ( period = 12.083 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 82.90 MHz ( period = 12.063 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 83.30 MHz ( period = 12.005 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 86.48 MHz ( period = 11.563 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 103.26 MHz ( period = 9.684 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 111.99 MHz ( period = 8.929 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 120.37 MHz ( period = 8.308 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 123.43 MHz ( period = 8.102 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 139.94 MHz ( period = 7.146 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 189.86 MHz ( period = 5.267 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 232.88 MHz ( period = 4.294 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 244.62 MHz ( period = 4.088 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 280.82 MHz ( period = 3.561 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 391.39 MHz ( period = 2.555 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 419.99 MHz ( period = 2.381 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                        ; None                      ; 3.225 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[11]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.03 MHz ( period = 34.445 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.14 MHz ( period = 34.314 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.57 MHz ( period = 33.819 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.68 MHz ( period = 33.690 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.69 MHz ( period = 33.678 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 30.18 MHz ( period = 33.133 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.57 MHz ( period = 31.673 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.72 MHz ( period = 31.526 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 32.00 MHz ( period = 31.250 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 32.02 MHz ( period = 31.233 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.06 MHz ( period = 31.195 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 32.25 MHz ( period = 31.006 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.59 MHz ( period = 30.682 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 32.65 MHz ( period = 30.628 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 33.01 MHz ( period = 30.292 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 33.80 MHz ( period = 29.589 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 34.91 MHz ( period = 28.642 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.03 MHz ( period = 27.757 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 36.58 MHz ( period = 27.334 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 36.61 MHz ( period = 27.317 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 36.86 MHz ( period = 27.132 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 37.63 MHz ( period = 26.575 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 40.44 MHz ( period = 24.726 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 40.59 MHz ( period = 24.637 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.90 MHz ( period = 24.448 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 41.64 MHz ( period = 24.017 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.72 MHz ( period = 23.968 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 42.38 MHz ( period = 23.594 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 42.41 MHz ( period = 23.577 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 42.71 MHz ( period = 23.411 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 45.73 MHz ( period = 21.867 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 46.01 MHz ( period = 21.736 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 46.24 MHz ( period = 21.626 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.36 MHz ( period = 21.572 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 46.57 MHz ( period = 21.473 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 46.98 MHz ( period = 21.284 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.08 MHz ( period = 21.241 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 47.09 MHz ( period = 21.236 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.39 MHz ( period = 21.100 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 47.65 MHz ( period = 20.986 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 48.70 MHz ( period = 20.533 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 52.78 MHz ( period = 18.948 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 55.89 MHz ( period = 17.891 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 56.41 MHz ( period = 17.726 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 57.69 MHz ( period = 17.334 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 57.79 MHz ( period = 17.303 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 57.85 MHz ( period = 17.286 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 64.95 MHz ( period = 15.396 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.76 MHz ( period = 15.207 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 68.05 MHz ( period = 14.695 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 80.98 MHz ( period = 12.349 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 81.84 MHz ( period = 12.219 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 81.85 MHz ( period = 12.218 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 82.20 MHz ( period = 12.165 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 84.54 MHz ( period = 11.829 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 85.30 MHz ( period = 11.723 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 86.34 MHz ( period = 11.582 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 89.88 MHz ( period = 11.126 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 106.04 MHz ( period = 9.430 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 126.07 MHz ( period = 7.932 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 128.19 MHz ( period = 7.801 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 136.87 MHz ( period = 7.306 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 139.57 MHz ( period = 7.165 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 199.48 MHz ( period = 5.013 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 266.10 MHz ( period = 3.758 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 275.71 MHz ( period = 3.627 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 323.00 MHz ( period = 3.096 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 334.34 MHz ( period = 2.991 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 392.77 MHz ( period = 2.546 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 424.99 MHz ( period = 2.353 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 434.40 MHz ( period = 2.302 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 437.64 MHz ( period = 2.285 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 499.25 MHz ( period = 2.003 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                        ; None                      ; 3.225 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[12]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.01 MHz ( period = 34.476 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 29.32 MHz ( period = 34.107 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.40 MHz ( period = 34.014 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.41 MHz ( period = 33.998 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.51 MHz ( period = 33.887 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 30.48 MHz ( period = 32.811 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 30.81 MHz ( period = 32.459 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.71 MHz ( period = 31.539 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 31.84 MHz ( period = 31.404 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 32.00 MHz ( period = 31.246 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.24 MHz ( period = 31.019 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.33 MHz ( period = 30.928 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 32.44 MHz ( period = 30.823 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.81 MHz ( period = 30.475 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.00 MHz ( period = 30.305 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 33.56 MHz ( period = 29.798 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 34.66 MHz ( period = 28.851 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.03 MHz ( period = 28.543 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 35.82 MHz ( period = 27.918 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.59 MHz ( period = 27.330 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 37.02 MHz ( period = 27.012 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 38.09 MHz ( period = 26.253 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 40.10 MHz ( period = 24.935 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 40.25 MHz ( period = 24.846 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 40.32 MHz ( period = 24.803 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 40.40 MHz ( period = 24.754 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 40.88 MHz ( period = 24.461 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 42.39 MHz ( period = 23.590 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 42.97 MHz ( period = 23.272 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 43.31 MHz ( period = 23.089 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 45.94 MHz ( period = 21.767 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 46.12 MHz ( period = 21.682 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 46.45 MHz ( period = 21.529 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 46.65 MHz ( period = 21.436 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 46.69 MHz ( period = 21.420 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 46.69 MHz ( period = 21.419 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.93 MHz ( period = 21.309 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 46.95 MHz ( period = 21.297 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.06 MHz ( period = 21.249 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 47.18 MHz ( period = 21.195 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 48.21 MHz ( period = 20.742 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 52.74 MHz ( period = 18.961 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 53.54 MHz ( period = 18.677 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 54.02 MHz ( period = 18.512 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 57.81 MHz ( period = 17.299 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 58.78 MHz ( period = 17.012 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 58.89 MHz ( period = 16.981 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 64.08 MHz ( period = 15.605 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 65.70 MHz ( period = 15.220 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 67.10 MHz ( period = 14.904 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 80.91 MHz ( period = 12.360 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 83.25 MHz ( period = 12.012 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 83.26 MHz ( period = 12.011 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 83.91 MHz ( period = 11.918 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 84.02 MHz ( period = 11.902 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 84.45 MHz ( period = 11.842 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 84.81 MHz ( period = 11.791 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 88.22 MHz ( period = 11.335 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 105.90 MHz ( period = 9.443 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 131.68 MHz ( period = 7.594 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 133.32 MHz ( period = 7.501 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 133.60 MHz ( period = 7.485 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 135.61 MHz ( period = 7.374 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 284.82 MHz ( period = 3.511 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 310.08 MHz ( period = 3.225 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 346.14 MHz ( period = 2.889 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 367.78 MHz ( period = 2.719 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 394.63 MHz ( period = 2.534 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 463.39 MHz ( period = 2.158 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                        ; None                      ; 3.225 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[10]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 29.23 MHz ( period = 34.217 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 29.35 MHz ( period = 34.071 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 29.53 MHz ( period = 33.861 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 29.64 MHz ( period = 33.743 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.74 MHz ( period = 33.627 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 30.36 MHz ( period = 32.939 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; 31.50 MHz ( period = 31.741 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 31.64 MHz ( period = 31.610 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 31.99 MHz ( period = 31.262 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 31.99 MHz ( period = 31.260 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 32.20 MHz ( period = 31.056 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 32.29 MHz ( period = 30.969 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 32.53 MHz ( period = 30.742 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 32.61 MHz ( period = 30.670 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; 32.85 MHz ( period = 30.439 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 33.22 MHz ( period = 30.099 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 33.30 MHz ( period = 30.028 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; 33.72 MHz ( period = 29.654 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; 34.83 MHz ( period = 28.707 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 35.94 MHz ( period = 27.825 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 36.11 MHz ( period = 27.694 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 36.85 MHz ( period = 27.140 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 36.94 MHz ( period = 27.069 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; 36.96 MHz ( period = 27.053 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 37.91 MHz ( period = 26.381 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 40.34 MHz ( period = 24.791 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 40.48 MHz ( period = 24.702 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 41.35 MHz ( period = 24.184 ns )               ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; 41.52 MHz ( period = 24.085 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 41.75 MHz ( period = 23.954 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; 41.83 MHz ( period = 23.905 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 42.74 MHz ( period = 23.400 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 42.89 MHz ( period = 23.313 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 43.07 MHz ( period = 23.217 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 46.21 MHz ( period = 21.639 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; 46.27 MHz ( period = 21.614 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; 46.43 MHz ( period = 21.538 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; 46.53 MHz ( period = 21.493 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; 46.77 MHz ( period = 21.383 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 46.99 MHz ( period = 21.283 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; 47.25 MHz ( period = 21.165 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 47.50 MHz ( period = 21.051 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; 47.57 MHz ( period = 21.020 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 47.68 MHz ( period = 20.972 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 48.55 MHz ( period = 20.598 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 53.52 MHz ( period = 18.684 ns )               ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 56.09 MHz ( period = 17.828 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 56.20 MHz ( period = 17.794 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 56.62 MHz ( period = 17.663 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; 58.34 MHz ( period = 17.140 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 58.45 MHz ( period = 17.109 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 58.75 MHz ( period = 17.022 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 64.68 MHz ( period = 15.461 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 66.92 MHz ( period = 14.943 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 67.75 MHz ( period = 14.760 ns )               ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 81.92 MHz ( period = 12.207 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 82.50 MHz ( period = 12.121 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 83.50 MHz ( period = 11.976 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 83.51 MHz ( period = 11.975 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 85.00 MHz ( period = 11.765 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 85.86 MHz ( period = 11.647 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 85.94 MHz ( period = 11.636 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; 86.47 MHz ( period = 11.565 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 89.36 MHz ( period = 11.191 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 109.10 MHz ( period = 9.166 ns )               ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 129.80 MHz ( period = 7.704 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 132.31 MHz ( period = 7.558 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 136.09 MHz ( period = 7.348 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 138.31 MHz ( period = 7.230 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 210.57 MHz ( period = 4.749 ns )               ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 350.51 MHz ( period = 2.853 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 375.66 MHz ( period = 2.662 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 432.71 MHz ( period = 2.311 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 446.43 MHz ( period = 2.240 ns )               ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 474.38 MHz ( period = 2.108 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 483.56 MHz ( period = 2.068 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 494.80 MHz ( period = 2.021 ns )               ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                        ; None                      ; 3.225 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'addr[13]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 331.35 MHz ( period = 3.018 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[13]   ; addr[13] ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[13]   ; addr[13] ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[13]   ; addr[13] ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[13]   ; addr[13] ; None                        ; None                      ; 1.600 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.637 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                          ;                                                                                                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ctrl[3]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.948 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ctrl[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[3]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]    ; addr[3]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[5]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]    ; addr[5]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[6]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]    ; addr[6]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[8]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]    ; addr[8]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[7]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]    ; addr[7]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[4]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]    ; addr[4]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[9]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]    ; addr[9]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[2]'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]    ; addr[2]  ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[11]'                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11]   ; addr[11] ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[12]'                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12]   ; addr[12] ; None                       ; None                       ; 3.052 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'addr[10]'                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10]   ; addr[10] ; None                       ; None                       ; 3.363 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+--------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                                                                                           ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 6.599 ns   ; addr[3]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 6.346 ns   ; addr[2]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 5.567 ns   ; addr[2]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 4.690 ns   ; addr[2]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 4.611 ns   ; ctrl[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 4.342 ns   ; addr[2]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 4.338 ns   ; addr[3]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 4.088 ns   ; addr[9]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.981 ns   ; addr[8]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.847 ns   ; addr[3]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.846 ns   ; addr[5]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.734 ns   ; ctrl[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 3.573 ns   ; addr[4]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.359 ns   ; addr[6]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.326 ns   ; addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.264 ns   ; addr[7]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.219 ns   ; addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.211 ns   ; addr[9]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 3.104 ns   ; addr[8]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 3.098 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 3.084 ns   ; addr[5]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 3.047 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 3.015 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.970 ns   ; addr[3]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 2.969 ns   ; addr[5]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 2.863 ns   ; addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.836 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.811 ns   ; addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.800 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.797 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.775 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.756 ns   ; addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.696 ns   ; addr[4]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 2.692 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                    ; clk      ;
; N/A                                     ; None                                                ; 2.687 ns   ; ctrl[0]  ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                    ; clk      ;
; N/A                                     ; None                                                ; 2.653 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.635 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 2.633 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.621 ns   ; addr[5]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.605 ns   ; addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.601 ns   ; addr[12] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.597 ns   ; addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.594 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 2.547 ns   ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.502 ns   ; addr[7]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.498 ns   ; addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.485 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.482 ns   ; addr[6]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 2.471 ns   ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 2.454 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 2.412 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk      ;
; N/A                                     ; None                                                ; 2.407 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 2.387 ns   ; addr[7]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk      ;
; N/A                                     ; None                                                ; 2.380 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk      ;
; N/A                                     ; None                                                ; 2.378 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.363 ns   ; addr[5]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.348 ns   ; addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.320 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 2.320 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 2.312 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]  ;
; N/A                                     ; None                                                ; 2.312 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 2.270 ns   ; addr[10] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]  ;
; N/A                                     ; None                                                ; 2.252 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 2.236 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.225 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 2.208 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 2.205 ns   ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.202 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk      ;
; N/A                                     ; None                                                ; 2.149 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk      ;
; N/A                                     ; None                                                ; 2.134 ns   ; addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.129 ns   ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.126 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11] ;
; N/A                                     ; None                                                ; 2.126 ns   ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.124 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]  ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 2.122 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 2.109 ns   ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 2.098 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 2.090 ns   ; addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.077 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 2.072 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11] ;
; N/A                                     ; None                                                ; 2.059 ns   ; addr[10] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.051 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 2.050 ns   ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.050 ns   ; addr[10] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 2.045 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 2.039 ns   ; addr[7]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 2.030 ns   ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 2.029 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]  ;
; N/A                                     ; None                                                ; 2.023 ns   ; addr[10] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 2.011 ns   ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 2.010 ns   ; addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 2.002 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10] ;
; N/A                                     ; None                                                ; 1.997 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]  ;
; N/A                                     ; None                                                ; 1.956 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 1.934 ns   ; addr[11] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk      ;
; N/A                                     ; None                                                ; 1.920 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk      ;
; N/A                                     ; None                                                ; 1.904 ns   ; addr[13] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]  ;
; N/A                                     ; None                                                ; 1.902 ns   ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]  ;
; N/A                                     ; None                                                ; 1.897 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 1.876 ns   ; addr[10] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 1.876 ns   ; addr[11] ; cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 1.876 ns   ; addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                     ; ctrl[3]  ;
; N/A                                     ; None                                                ; 1.874 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk      ;
; N/A                                     ; None                                                ; 1.853 ns   ; addr[10] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk      ;
; N/A                                     ; None                                                ; 1.829 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 1.825 ns   ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]  ;
; N/A                                     ; None                                                ; 1.823 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12] ;
; N/A                                     ; None                                                ; 1.815 ns   ; addr[10] ; cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]  ;
; N/A                                     ; None                                                ; 1.812 ns   ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 1.801 ns   ; addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk      ;
; N/A                                     ; None                                                ; 1.801 ns   ; addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk      ;
; N/A                                     ; None                                                ; 1.801 ns   ; addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk      ;
; N/A                                     ; None                                                ; 1.801 ns   ; addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                                                                                              ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+--------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                         ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 45.614 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; clk        ;
; N/A                                     ; None                                                ; 45.580 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; clk        ;
; N/A                                     ; None                                                ; 44.737 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 44.703 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 43.523 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; clk        ;
; N/A                                     ; None                                                ; 42.646 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 42.529 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; clk        ;
; N/A                                     ; None                                                ; 42.172 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[9]    ;
; N/A                                     ; None                                                ; 42.138 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[9]    ;
; N/A                                     ; None                                                ; 42.065 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[8]    ;
; N/A                                     ; None                                                ; 42.031 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[8]    ;
; N/A                                     ; None                                                ; 41.930 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[5]    ;
; N/A                                     ; None                                                ; 41.896 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[5]    ;
; N/A                                     ; None                                                ; 41.657 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[4]    ;
; N/A                                     ; None                                                ; 41.652 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 41.623 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[4]    ;
; N/A                                     ; None                                                ; 41.523 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[12]   ;
; N/A                                     ; None                                                ; 41.489 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[12]   ;
; N/A                                     ; None                                                ; 41.443 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[6]    ;
; N/A                                     ; None                                                ; 41.409 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[6]    ;
; N/A                                     ; None                                                ; 41.400 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[2]    ;
; N/A                                     ; None                                                ; 41.377 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[3]    ;
; N/A                                     ; None                                                ; 41.366 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[2]    ;
; N/A                                     ; None                                                ; 41.348 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[7]    ;
; N/A                                     ; None                                                ; 41.343 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[3]    ;
; N/A                                     ; None                                                ; 41.314 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[7]    ;
; N/A                                     ; None                                                ; 41.191 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[10]   ;
; N/A                                     ; None                                                ; 41.157 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[10]   ;
; N/A                                     ; None                                                ; 41.079 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[11]   ;
; N/A                                     ; None                                                ; 41.045 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[11]   ;
; N/A                                     ; None                                                ; 40.789 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 40.755 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 40.081 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[9]    ;
; N/A                                     ; None                                                ; 39.974 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[8]    ;
; N/A                                     ; None                                                ; 39.839 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[5]    ;
; N/A                                     ; None                                                ; 39.607 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; clk        ;
; N/A                                     ; None                                                ; 39.566 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[4]    ;
; N/A                                     ; None                                                ; 39.432 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[12]   ;
; N/A                                     ; None                                                ; 39.352 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[6]    ;
; N/A                                     ; None                                                ; 39.309 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[2]    ;
; N/A                                     ; None                                                ; 39.286 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[3]    ;
; N/A                                     ; None                                                ; 39.257 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[7]    ;
; N/A                                     ; None                                                ; 39.100 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[10]   ;
; N/A                                     ; None                                                ; 39.087 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[9]    ;
; N/A                                     ; None                                                ; 39.056 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; clk        ;
; N/A                                     ; None                                                ; 38.988 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[11]   ;
; N/A                                     ; None                                                ; 38.980 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[8]    ;
; N/A                                     ; None                                                ; 38.845 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[5]    ;
; N/A                                     ; None                                                ; 38.730 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 38.698 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 38.572 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[4]    ;
; N/A                                     ; None                                                ; 38.438 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[12]   ;
; N/A                                     ; None                                                ; 38.358 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[6]    ;
; N/A                                     ; None                                                ; 38.315 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[2]    ;
; N/A                                     ; None                                                ; 38.292 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[3]    ;
; N/A                                     ; None                                                ; 38.263 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[7]    ;
; N/A                                     ; None                                                ; 38.179 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 38.106 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[10]   ;
; N/A                                     ; None                                                ; 37.994 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[11]   ;
; N/A                                     ; None                                                ; 37.704 ns  ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 36.165 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[9]    ;
; N/A                                     ; None                                                ; 36.058 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[8]    ;
; N/A                                     ; None                                                ; 35.923 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[5]    ;
; N/A                                     ; None                                                ; 35.892 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; clk        ;
; N/A                                     ; None                                                ; 35.867 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; clk        ;
; N/A                                     ; None                                                ; 35.650 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[4]    ;
; N/A                                     ; None                                                ; 35.614 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[9]    ;
; N/A                                     ; None                                                ; 35.516 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[12]   ;
; N/A                                     ; None                                                ; 35.507 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[8]    ;
; N/A                                     ; None                                                ; 35.436 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[6]    ;
; N/A                                     ; None                                                ; 35.393 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[2]    ;
; N/A                                     ; None                                                ; 35.372 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[5]    ;
; N/A                                     ; None                                                ; 35.370 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[3]    ;
; N/A                                     ; None                                                ; 35.341 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[7]    ;
; N/A                                     ; None                                                ; 35.184 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[10]   ;
; N/A                                     ; None                                                ; 35.099 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[4]    ;
; N/A                                     ; None                                                ; 35.072 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[11]   ;
; N/A                                     ; None                                                ; 35.015 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 34.990 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 34.965 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[12]   ;
; N/A                                     ; None                                                ; 34.885 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[6]    ;
; N/A                                     ; None                                                ; 34.842 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[2]    ;
; N/A                                     ; None                                                ; 34.819 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[3]    ;
; N/A                                     ; None                                                ; 34.790 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[7]    ;
; N/A                                     ; None                                                ; 34.782 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 34.633 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[10]   ;
; N/A                                     ; None                                                ; 34.521 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[11]   ;
; N/A                                     ; None                                                ; 34.231 ns  ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 33.473 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; clk        ;
; N/A                                     ; None                                                ; 33.002 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; clk        ;
; N/A                                     ; None                                                ; 32.596 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 32.450 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[9]    ;
; N/A                                     ; None                                                ; 32.425 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[9]    ;
; N/A                                     ; None                                                ; 32.343 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[8]    ;
; N/A                                     ; None                                                ; 32.318 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[8]    ;
; N/A                                     ; None                                                ; 32.208 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[5]    ;
; N/A                                     ; None                                                ; 32.183 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[5]    ;
; N/A                                     ; None                                                ; 32.125 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 31.935 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[4]    ;
; N/A                                     ; None                                                ; 31.910 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[4]    ;
; N/A                                     ; None                                                ; 31.801 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[12]   ;
; N/A                                     ; None                                                ; 31.776 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[12]   ;
; N/A                                     ; None                                                ; 31.721 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[6]    ;
; N/A                                     ; None                                                ; 31.696 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[6]    ;
; N/A                                     ; None                                                ; 31.678 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[2]    ;
; N/A                                     ; None                                                ; 31.655 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[3]    ;
; N/A                                     ; None                                                ; 31.653 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[2]    ;
; N/A                                     ; None                                                ; 31.630 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[3]    ;
; N/A                                     ; None                                                ; 31.626 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[7]    ;
; N/A                                     ; None                                                ; 31.601 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[7]    ;
; N/A                                     ; None                                                ; 31.469 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[10]   ;
; N/A                                     ; None                                                ; 31.444 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[10]   ;
; N/A                                     ; None                                                ; 31.357 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[11]   ;
; N/A                                     ; None                                                ; 31.332 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[11]   ;
; N/A                                     ; None                                                ; 31.067 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 31.042 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 30.031 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[9]    ;
; N/A                                     ; None                                                ; 29.924 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[8]    ;
; N/A                                     ; None                                                ; 29.815 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; clk        ;
; N/A                                     ; None                                                ; 29.789 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[5]    ;
; N/A                                     ; None                                                ; 29.576 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; clk        ;
; N/A                                     ; None                                                ; 29.560 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[9]    ;
; N/A                                     ; None                                                ; 29.516 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[4]    ;
; N/A                                     ; None                                                ; 29.453 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[8]    ;
; N/A                                     ; None                                                ; 29.382 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[12]   ;
; N/A                                     ; None                                                ; 29.318 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[5]    ;
; N/A                                     ; None                                                ; 29.302 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[6]    ;
; N/A                                     ; None                                                ; 29.259 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[2]    ;
; N/A                                     ; None                                                ; 29.236 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[3]    ;
; N/A                                     ; None                                                ; 29.207 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[7]    ;
; N/A                                     ; None                                                ; 29.050 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[10]   ;
; N/A                                     ; None                                                ; 29.045 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[4]    ;
; N/A                                     ; None                                                ; 28.938 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[11]   ;
; N/A                                     ; None                                                ; 28.938 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 28.911 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[12]   ;
; N/A                                     ; None                                                ; 28.831 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[6]    ;
; N/A                                     ; None                                                ; 28.788 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[2]    ;
; N/A                                     ; None                                                ; 28.765 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[3]    ;
; N/A                                     ; None                                                ; 28.736 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[7]    ;
; N/A                                     ; None                                                ; 28.699 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 28.648 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 28.579 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[10]   ;
; N/A                                     ; None                                                ; 28.467 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[11]   ;
; N/A                                     ; None                                                ; 28.177 ns  ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 26.373 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[9]    ;
; N/A                                     ; None                                                ; 26.266 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[8]    ;
; N/A                                     ; None                                                ; 26.134 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[9]    ;
; N/A                                     ; None                                                ; 26.131 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[5]    ;
; N/A                                     ; None                                                ; 26.027 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[8]    ;
; N/A                                     ; None                                                ; 25.892 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[5]    ;
; N/A                                     ; None                                                ; 25.858 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[4]    ;
; N/A                                     ; None                                                ; 25.724 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[12]   ;
; N/A                                     ; None                                                ; 25.644 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[6]    ;
; N/A                                     ; None                                                ; 25.619 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[4]    ;
; N/A                                     ; None                                                ; 25.601 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[2]    ;
; N/A                                     ; None                                                ; 25.578 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[3]    ;
; N/A                                     ; None                                                ; 25.549 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[7]    ;
; N/A                                     ; None                                                ; 25.485 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[12]   ;
; N/A                                     ; None                                                ; 25.405 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[6]    ;
; N/A                                     ; None                                                ; 25.392 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[10]   ;
; N/A                                     ; None                                                ; 25.362 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[2]    ;
; N/A                                     ; None                                                ; 25.339 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[3]    ;
; N/A                                     ; None                                                ; 25.310 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[7]    ;
; N/A                                     ; None                                                ; 25.280 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; addr[11]   ;
; N/A                                     ; None                                                ; 25.153 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[10]   ;
; N/A                                     ; None                                                ; 25.041 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; addr[11]   ;
; N/A                                     ; None                                                ; 24.990 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; __tag[3] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 24.751 ns  ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; __tag[1] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 24.066 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; clk        ;
; N/A                                     ; None                                                ; 23.484 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; clk        ;
; N/A                                     ; None                                                ; 23.189 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 22.607 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 20.624 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[9]    ;
; N/A                                     ; None                                                ; 20.517 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[8]    ;
; N/A                                     ; None                                                ; 20.382 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[5]    ;
; N/A                                     ; None                                                ; 20.109 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[4]    ;
; N/A                                     ; None                                                ; 20.042 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[9]    ;
; N/A                                     ; None                                                ; 19.975 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[12]   ;
; N/A                                     ; None                                                ; 19.935 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[8]    ;
; N/A                                     ; None                                                ; 19.895 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[6]    ;
; N/A                                     ; None                                                ; 19.852 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[2]    ;
; N/A                                     ; None                                                ; 19.829 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[3]    ;
; N/A                                     ; None                                                ; 19.800 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[7]    ;
; N/A                                     ; None                                                ; 19.800 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[5]    ;
; N/A                                     ; None                                                ; 19.643 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[10]   ;
; N/A                                     ; None                                                ; 19.531 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; addr[11]   ;
; N/A                                     ; None                                                ; 19.527 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[4]    ;
; N/A                                     ; None                                                ; 19.393 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[12]   ;
; N/A                                     ; None                                                ; 19.313 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[6]    ;
; N/A                                     ; None                                                ; 19.270 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[2]    ;
; N/A                                     ; None                                                ; 19.247 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[3]    ;
; N/A                                     ; None                                                ; 19.241 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; __tag[0] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 19.218 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[7]    ;
; N/A                                     ; None                                                ; 19.067 ns  ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; clk        ;
; N/A                                     ; None                                                ; 19.061 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[10]   ;
; N/A                                     ; None                                                ; 18.949 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[11]   ;
; N/A                                     ; None                                                ; 18.659 ns  ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[0]    ;
; N/A                                     ; None                                                ; 18.190 ns  ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; ctrl[3]    ;
; N/A                                     ; None                                                ; 15.625 ns  ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[9]    ;
; N/A                                     ; None                                                ; 15.518 ns  ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; __tag[2] ; addr[8]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                              ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+----------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+----------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To           ;
+-------+-------------------+-----------------+----------+--------------+
; N/A   ; None              ; 9.665 ns        ; ctrl[3]  ; _change_cnts ;
; N/A   ; None              ; 9.567 ns        ; addr[11] ; __tag[1]     ;
; N/A   ; None              ; 9.438 ns        ; addr[10] ; __tag[0]     ;
; N/A   ; None              ; 7.809 ns        ; clk      ; _change_cnts ;
; N/A   ; None              ; 7.466 ns        ; addr[1]  ; __offfset[1] ;
; N/A   ; None              ; 7.425 ns        ; addr[0]  ; __offfset[0] ;
; N/A   ; None              ; 6.711 ns        ; ctrl[0]  ; control[0]   ;
; N/A   ; None              ; 6.567 ns        ; clk      ; _write_h/m   ;
; N/A   ; None              ; 6.422 ns        ; addr[9]  ; out_word[2]  ;
; N/A   ; None              ; 6.315 ns        ; addr[8]  ; out_word[2]  ;
; N/A   ; None              ; 6.276 ns        ; addr[9]  ; out_word[4]  ;
; N/A   ; None              ; 6.266 ns        ; addr[9]  ; out_word[0]  ;
; N/A   ; None              ; 6.266 ns        ; addr[9]  ; out_word[5]  ;
; N/A   ; None              ; 6.219 ns        ; addr[9]  ; out_word[7]  ;
; N/A   ; None              ; 6.180 ns        ; addr[5]  ; out_word[2]  ;
; N/A   ; None              ; 6.169 ns        ; addr[8]  ; out_word[4]  ;
; N/A   ; None              ; 6.159 ns        ; addr[8]  ; out_word[0]  ;
; N/A   ; None              ; 6.159 ns        ; addr[8]  ; out_word[5]  ;
; N/A   ; None              ; 6.112 ns        ; addr[8]  ; out_word[7]  ;
; N/A   ; None              ; 6.061 ns        ; addr[13] ; __tag[3]     ;
; N/A   ; None              ; 6.036 ns        ; addr[9]  ; out_word[6]  ;
; N/A   ; None              ; 6.034 ns        ; addr[5]  ; out_word[4]  ;
; N/A   ; None              ; 6.024 ns        ; addr[5]  ; out_word[0]  ;
; N/A   ; None              ; 6.024 ns        ; addr[5]  ; out_word[5]  ;
; N/A   ; None              ; 5.977 ns        ; addr[5]  ; out_word[7]  ;
; N/A   ; None              ; 5.929 ns        ; addr[8]  ; out_word[6]  ;
; N/A   ; None              ; 5.907 ns        ; addr[4]  ; out_word[2]  ;
; N/A   ; None              ; 5.871 ns        ; addr[9]  ; out_word[1]  ;
; N/A   ; None              ; 5.794 ns        ; addr[5]  ; out_word[6]  ;
; N/A   ; None              ; 5.782 ns        ; addr[12] ; __tag[2]     ;
; N/A   ; None              ; 5.764 ns        ; addr[8]  ; out_word[1]  ;
; N/A   ; None              ; 5.761 ns        ; addr[4]  ; out_word[4]  ;
; N/A   ; None              ; 5.751 ns        ; addr[4]  ; out_word[0]  ;
; N/A   ; None              ; 5.751 ns        ; addr[4]  ; out_word[5]  ;
; N/A   ; None              ; 5.704 ns        ; addr[4]  ; out_word[7]  ;
; N/A   ; None              ; 5.693 ns        ; addr[6]  ; out_word[2]  ;
; N/A   ; None              ; 5.690 ns        ; ctrl[3]  ; _write_h/m   ;
; N/A   ; None              ; 5.629 ns        ; addr[5]  ; out_word[1]  ;
; N/A   ; None              ; 5.598 ns        ; addr[7]  ; out_word[2]  ;
; N/A   ; None              ; 5.547 ns        ; addr[6]  ; out_word[4]  ;
; N/A   ; None              ; 5.537 ns        ; addr[6]  ; out_word[0]  ;
; N/A   ; None              ; 5.537 ns        ; addr[6]  ; out_word[5]  ;
; N/A   ; None              ; 5.521 ns        ; addr[4]  ; out_word[6]  ;
; N/A   ; None              ; 5.511 ns        ; addr[9]  ; out_word[3]  ;
; N/A   ; None              ; 5.490 ns        ; addr[6]  ; out_word[7]  ;
; N/A   ; None              ; 5.452 ns        ; addr[7]  ; out_word[4]  ;
; N/A   ; None              ; 5.442 ns        ; addr[7]  ; out_word[0]  ;
; N/A   ; None              ; 5.442 ns        ; addr[7]  ; out_word[5]  ;
; N/A   ; None              ; 5.404 ns        ; addr[8]  ; out_word[3]  ;
; N/A   ; None              ; 5.395 ns        ; addr[7]  ; out_word[7]  ;
; N/A   ; None              ; 5.356 ns        ; addr[4]  ; out_word[1]  ;
; N/A   ; None              ; 5.307 ns        ; addr[6]  ; out_word[6]  ;
; N/A   ; None              ; 5.269 ns        ; addr[5]  ; out_word[3]  ;
; N/A   ; None              ; 5.212 ns        ; addr[7]  ; out_word[6]  ;
; N/A   ; None              ; 5.142 ns        ; addr[6]  ; out_word[1]  ;
; N/A   ; None              ; 5.047 ns        ; addr[7]  ; out_word[1]  ;
; N/A   ; None              ; 4.996 ns        ; addr[4]  ; out_word[3]  ;
; N/A   ; None              ; 4.782 ns        ; addr[6]  ; out_word[3]  ;
; N/A   ; None              ; 4.687 ns        ; addr[7]  ; out_word[3]  ;
+-------+-------------------+-----------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                                                                                           ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 37.294 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk      ;
; N/A                                     ; None                                                ; 37.019 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk      ;
; N/A                                     ; None                                                ; 36.417 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 36.142 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 33.852 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]  ;
; N/A                                     ; None                                                ; 33.745 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]  ;
; N/A                                     ; None                                                ; 33.610 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]  ;
; N/A                                     ; None                                                ; 33.577 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]  ;
; N/A                                     ; None                                                ; 33.470 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]  ;
; N/A                                     ; None                                                ; 33.337 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]  ;
; N/A                                     ; None                                                ; 33.335 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]  ;
; N/A                                     ; None                                                ; 33.203 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12] ;
; N/A                                     ; None                                                ; 33.123 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]  ;
; N/A                                     ; None                                                ; 33.080 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]  ;
; N/A                                     ; None                                                ; 33.062 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]  ;
; N/A                                     ; None                                                ; 33.057 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]  ;
; N/A                                     ; None                                                ; 33.028 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]  ;
; N/A                                     ; None                                                ; 32.928 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12] ;
; N/A                                     ; None                                                ; 32.871 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10] ;
; N/A                                     ; None                                                ; 32.848 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]  ;
; N/A                                     ; None                                                ; 32.805 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]  ;
; N/A                                     ; None                                                ; 32.782 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]  ;
; N/A                                     ; None                                                ; 32.759 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11] ;
; N/A                                     ; None                                                ; 32.753 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]  ;
; N/A                                     ; None                                                ; 32.596 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10] ;
; N/A                                     ; None                                                ; 32.484 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11] ;
; N/A                                     ; None                                                ; 32.469 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 32.194 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 31.546 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk      ;
; N/A                                     ; None                                                ; 31.513 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk      ;
; N/A                                     ; None                                                ; 31.470 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk      ;
; N/A                                     ; None                                                ; 30.669 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 30.636 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 30.593 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 28.104 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]  ;
; N/A                                     ; None                                                ; 28.071 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]  ;
; N/A                                     ; None                                                ; 28.028 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]  ;
; N/A                                     ; None                                                ; 27.997 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]  ;
; N/A                                     ; None                                                ; 27.964 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]  ;
; N/A                                     ; None                                                ; 27.933 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk      ;
; N/A                                     ; None                                                ; 27.921 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]  ;
; N/A                                     ; None                                                ; 27.862 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]  ;
; N/A                                     ; None                                                ; 27.829 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]  ;
; N/A                                     ; None                                                ; 27.786 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]  ;
; N/A                                     ; None                                                ; 27.589 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]  ;
; N/A                                     ; None                                                ; 27.556 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]  ;
; N/A                                     ; None                                                ; 27.513 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 27.457 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk      ;
; N/A                                     ; None                                                ; 27.455 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12] ;
; N/A                                     ; None                                                ; 27.422 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12] ;
; N/A                                     ; None                                                ; 27.379 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 27.375 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]  ;
; N/A                                     ; None                                                ; 27.342 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]  ;
; N/A                                     ; None                                                ; 27.332 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]  ;
; N/A                                     ; None                                                ; 27.309 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 27.299 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]  ;
; N/A                                     ; None                                                ; 27.299 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 27.280 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]  ;
; N/A                                     ; None                                                ; 27.276 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]  ;
; N/A                                     ; None                                                ; 27.256 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 27.247 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]  ;
; N/A                                     ; None                                                ; 27.233 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 27.204 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 27.123 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10] ;
; N/A                                     ; None                                                ; 27.090 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10] ;
; N/A                                     ; None                                                ; 27.056 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 27.047 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 27.011 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11] ;
; N/A                                     ; None                                                ; 26.978 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11] ;
; N/A                                     ; None                                                ; 26.935 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 26.721 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 26.688 ns ; addr[13] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 26.645 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 26.580 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 25.219 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk      ;
; N/A                                     ; None                                                ; 24.491 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]  ;
; N/A                                     ; None                                                ; 24.413 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk      ;
; N/A                                     ; None                                                ; 24.384 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]  ;
; N/A                                     ; None                                                ; 24.342 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 24.249 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]  ;
; N/A                                     ; None                                                ; 24.015 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]  ;
; N/A                                     ; None                                                ; 23.976 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 23.908 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]  ;
; N/A                                     ; None                                                ; 23.842 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 23.773 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]  ;
; N/A                                     ; None                                                ; 23.762 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 23.719 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 23.696 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 23.667 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 23.536 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 23.510 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 23.500 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]  ;
; N/A                                     ; None                                                ; 23.398 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 23.366 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12] ;
; N/A                                     ; None                                                ; 23.286 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]  ;
; N/A                                     ; None                                                ; 23.243 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]  ;
; N/A                                     ; None                                                ; 23.220 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]  ;
; N/A                                     ; None                                                ; 23.191 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]  ;
; N/A                                     ; None                                                ; 23.108 ns ; addr[11] ; cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 23.034 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10] ;
; N/A                                     ; None                                                ; 22.922 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11] ;
; N/A                                     ; None                                                ; 22.632 ns ; addr[13] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 22.601 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk      ;
; N/A                                     ; None                                                ; 21.777 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]  ;
; N/A                                     ; None                                                ; 21.724 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 21.670 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]  ;
; N/A                                     ; None                                                ; 21.535 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]  ;
; N/A                                     ; None                                                ; 21.262 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]  ;
; N/A                                     ; None                                                ; 21.234 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk      ;
; N/A                                     ; None                                                ; 21.128 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12] ;
; N/A                                     ; None                                                ; 21.048 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]  ;
; N/A                                     ; None                                                ; 21.005 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]  ;
; N/A                                     ; None                                                ; 20.982 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]  ;
; N/A                                     ; None                                                ; 20.971 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]  ;
; N/A                                     ; None                                                ; 20.953 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]  ;
; N/A                                     ; None                                                ; 20.864 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]  ;
; N/A                                     ; None                                                ; 20.796 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10] ;
; N/A                                     ; None                                                ; 20.729 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]  ;
; N/A                                     ; None                                                ; 20.684 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11] ;
; N/A                                     ; None                                                ; 20.456 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 20.394 ns ; addr[12] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 20.357 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 20.322 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 20.242 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 20.199 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 20.176 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 20.147 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 19.990 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 19.878 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 19.588 ns ; addr[11] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 19.159 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]  ;
; N/A                                     ; None                                                ; 19.052 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]  ;
; N/A                                     ; None                                                ; 18.917 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]  ;
; N/A                                     ; None                                                ; 18.644 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]  ;
; N/A                                     ; None                                                ; 18.510 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12] ;
; N/A                                     ; None                                                ; 18.430 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]  ;
; N/A                                     ; None                                                ; 18.387 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]  ;
; N/A                                     ; None                                                ; 18.364 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 18.335 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]  ;
; N/A                                     ; None                                                ; 18.178 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10] ;
; N/A                                     ; None                                                ; 18.066 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11] ;
; N/A                                     ; None                                                ; 17.792 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[9]  ;
; N/A                                     ; None                                                ; 17.776 ns ; addr[10] ; cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 17.685 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[8]  ;
; N/A                                     ; None                                                ; 17.550 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[5]  ;
; N/A                                     ; None                                                ; 17.520 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk      ;
; N/A                                     ; None                                                ; 17.277 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[4]  ;
; N/A                                     ; None                                                ; 17.143 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[12] ;
; N/A                                     ; None                                                ; 17.063 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[6]  ;
; N/A                                     ; None                                                ; 17.020 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[2]  ;
; N/A                                     ; None                                                ; 16.997 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[3]  ;
; N/A                                     ; None                                                ; 16.968 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[7]  ;
; N/A                                     ; None                                                ; 16.811 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[10] ;
; N/A                                     ; None                                                ; 16.699 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; addr[11] ;
; N/A                                     ; None                                                ; 16.643 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 16.409 ns ; addr[13] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 15.272 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk      ;
; N/A                                     ; None                                                ; 14.395 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 14.078 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[9]  ;
; N/A                                     ; None                                                ; 13.971 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[8]  ;
; N/A                                     ; None                                                ; 13.836 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[5]  ;
; N/A                                     ; None                                                ; 13.563 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[4]  ;
; N/A                                     ; None                                                ; 13.429 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[12] ;
; N/A                                     ; None                                                ; 13.349 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[6]  ;
; N/A                                     ; None                                                ; 13.306 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[2]  ;
; N/A                                     ; None                                                ; 13.283 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[3]  ;
; N/A                                     ; None                                                ; 13.254 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[7]  ;
; N/A                                     ; None                                                ; 13.097 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[10] ;
; N/A                                     ; None                                                ; 12.985 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; addr[11] ;
; N/A                                     ; None                                                ; 12.695 ns ; addr[11] ; cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 12.197 ns ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk      ;
; N/A                                     ; None                                                ; 11.830 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]  ;
; N/A                                     ; None                                                ; 11.723 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]  ;
; N/A                                     ; None                                                ; 11.588 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[5]  ;
; N/A                                     ; None                                                ; 11.320 ns ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 11.315 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[4]  ;
; N/A                                     ; None                                                ; 11.181 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[12] ;
; N/A                                     ; None                                                ; 11.101 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[6]  ;
; N/A                                     ; None                                                ; 11.058 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[2]  ;
; N/A                                     ; None                                                ; 11.035 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[3]  ;
; N/A                                     ; None                                                ; 11.006 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[7]  ;
; N/A                                     ; None                                                ; 10.849 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[10] ;
; N/A                                     ; None                                                ; 10.737 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[11] ;
; N/A                                     ; None                                                ; 10.447 ns ; addr[12] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 10.288 ns ; addr[12] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk      ;
; N/A                                     ; None                                                ; 9.411 ns  ; addr[12] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]  ;
; N/A                                     ; None                                                ; 8.755 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[9]  ;
; N/A                                     ; None                                                ; 8.648 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[8]  ;
; N/A                                     ; None                                                ; 8.513 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[5]  ;
; N/A                                     ; None                                                ; 8.240 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[4]  ;
; N/A                                     ; None                                                ; 8.106 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[12] ;
; N/A                                     ; None                                                ; 8.026 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[6]  ;
; N/A                                     ; None                                                ; 7.983 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[2]  ;
; N/A                                     ; None                                                ; 7.960 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[3]  ;
; N/A                                     ; None                                                ; 7.931 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[7]  ;
; N/A                                     ; None                                                ; 7.774 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[10] ;
; N/A                                     ; None                                                ; 7.662 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; addr[11] ;
; N/A                                     ; None                                                ; 7.372 ns  ; addr[10] ; cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]  ;
; N/A                                     ; None                                                ; 6.846 ns  ; addr[12] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[9]  ;
; N/A                                     ; None                                                ; 6.739 ns  ; addr[12] ; cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; addr[8]  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                                                                                              ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 06 16:56:19 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "ctrl[3]" is an undefined clock
    Info: Assuming node "ctrl[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[5]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[6]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[8]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[7]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[4]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[9]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[11]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[12]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[10]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "addr[13]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 128 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst213~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|compare_8_eq:inst172|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst213~1" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst206" as buffer
    Info: Detected gated clock "cache_row:inst2|inst19~0" as buffer
    Info: Detected gated clock "cache_row:inst4|inst19~0" as buffer
    Info: Detected gated clock "cache_row:inst1|inst141" as buffer
    Info: Detected gated clock "cache_row:inst1|inst140~0" as buffer
    Info: Detected gated clock "cache_row:inst3|inst141" as buffer
    Info: Detected gated clock "cache_row:inst2|inst138" as buffer
    Info: Detected gated clock "cache_row:inst2|inst141" as buffer
    Info: Detected gated clock "cache_row:inst4|inst141" as buffer
    Info: Detected gated clock "cache_row:inst4|inst138" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst1|inst91" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "cache_row:inst3|inst" as buffer
    Info: Detected gated clock "cache_row:inst3|inst138" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst1|inst" as buffer
    Info: Detected gated clock "cache_row:inst1|inst138" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst3|inst91" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "cache_row:inst2|inst" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "cache_row:inst2|inst91" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "cache_row:inst4|inst91" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst224~0" as buffer
    Info: Detected gated clock "inst265~2" as buffer
    Info: Detected gated clock "inst265~1" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "inst265~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|compare_8_eq:inst172|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst1|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected ripple clock "cache_row:inst3|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected gated clock "cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected gated clock "cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst3|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_count:inst|gdfx_temp0[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected ripple clock "cache_row:inst2|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected ripple clock "cache_row:inst2|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected ripple clock "cache_row:inst4|counter_2:inst64|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst4|inst" as buffer
    Info: Detected gated clock "cache_row:inst1|inst139~0" as buffer
    Info: Detected gated clock "cache_row:inst3|inst136~0" as buffer
    Info: Detected gated clock "cache_row:inst1|inst136~0" as buffer
    Info: Detected gated clock "cache_row:inst3|inst139~0" as buffer
    Info: Detected gated clock "cache_row:inst1|inst55~0" as buffer
    Info: Detected gated clock "cache_row:inst3|inst55~0" as buffer
    Info: Detected gated clock "cache_row:inst2|inst136~0" as buffer
    Info: Detected gated clock "cache_row:inst2|inst139~0" as buffer
    Info: Detected gated clock "cache_row:inst4|inst139~0" as buffer
    Info: Detected gated clock "cache_row:inst4|inst136~0" as buffer
    Info: Detected ripple clock "cache_row:inst4|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "inst259" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1]" as buffer
Info: Clock "clk" has Internal fmax of 11.66 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]" (period= 85.788 ns)
    Info: + Longest register to register delay is 4.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.850 ns) + CELL(0.154 ns) = 2.513 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 4: + IC(0.624 ns) + CELL(0.378 ns) = 3.515 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
        Info: 5: + IC(0.325 ns) + CELL(0.053 ns) = 3.893 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 8; COMB Node = 'cache_row:inst2|inst132~0'
        Info: 6: + IC(0.594 ns) + CELL(0.397 ns) = 4.884 ns; Loc. = LCFF_X19_Y19_N25; Fanout = 3; REG Node = 'cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]'
        Info: Total cell delay = 1.254 ns ( 25.68 % )
        Info: Total interconnect delay = 3.630 ns ( 74.32 % )
    Info: - Smallest clock skew is -37.826 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.458 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y19_N25; Fanout = 3; REG Node = 'cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]'
            Info: Total cell delay = 1.472 ns ( 59.89 % )
            Info: Total interconnect delay = 0.986 ns ( 40.11 % )
        Info: - Longest clock path from clock "clk" to source register is 40.284 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(1.811 ns) + CELL(0.225 ns) = 2.890 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
            Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 5.384 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 5.824 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
            Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 6.700 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
            Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 9.219 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.947 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.877 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 11.842 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 12.464 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 13.785 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 14.830 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 15.865 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 16.740 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 17.773 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 18.760 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 19.791 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 20.785 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 21.669 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 22.699 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 24.037 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 24.634 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 25.668 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 26.123 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 27.128 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 29.225 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.887 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 31.426 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 32.219 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 32.827 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 33.450 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 34.438 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 34.816 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 35.081 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 35.677 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 36.633 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 38.717 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 40.284 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.759 ns ( 31.67 % )
            Info: Total interconnect delay = 27.525 ns ( 68.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ctrl[3]" has Internal fmax of 23.72 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" (period= 42.165 ns)
    Info: + Longest register to register delay is 5.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.851 ns) + CELL(0.154 ns) = 2.514 ns; Loc. = LCCOMB_X18_Y19_N18; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 4: + IC(0.779 ns) + CELL(0.272 ns) = 3.565 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
        Info: 5: + IC(0.588 ns) + CELL(0.225 ns) = 4.378 ns; Loc. = LCCOMB_X17_Y20_N24; Fanout = 1; COMB Node = 'inst24~0'
        Info: 6: + IC(0.204 ns) + CELL(0.225 ns) = 4.807 ns; Loc. = LCCOMB_X17_Y20_N16; Fanout = 1; COMB Node = 'inst22~2'
        Info: 7: + IC(0.199 ns) + CELL(0.053 ns) = 5.059 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.201 ns ( 23.74 % )
        Info: Total interconnect delay = 3.858 ns ( 76.26 % )
    Info: - Smallest clock skew is -36.027 ns
        Info: + Shortest clock path from clock "ctrl[3]" to destination register is 3.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.153 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
            Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 3.380 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.088 ns ( 32.19 % )
            Info: Total interconnect delay = 2.292 ns ( 67.81 % )
        Info: - Longest clock path from clock "ctrl[3]" to source register is 39.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.153 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
            Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 3.380 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 4.507 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 4.947 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
            Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 5.823 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
            Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.044 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 8.342 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.070 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.000 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 10.965 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 11.587 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 12.908 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 13.953 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 14.988 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 15.863 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 16.896 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 17.883 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 18.914 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 19.908 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 20.792 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 21.822 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 23.160 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 23.757 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 24.791 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 25.246 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 26.251 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 28.348 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.010 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 30.549 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 31.342 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 31.950 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 32.573 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 33.561 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 33.939 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 34.204 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 34.800 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 35.756 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 37.840 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 39.407 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.540 ns ( 31.82 % )
            Info: Total interconnect delay = 26.867 ns ( 68.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.985 ns
Info: Clock "ctrl[0]" has Internal fmax of 28.89 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.62 ns)
    Info: + Longest register to register delay is 2.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.641 ns) + CELL(0.546 ns) = 2.972 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.31 % )
        Info: Total interconnect delay = 2.101 ns ( 70.69 % )
    Info: - Smallest clock skew is -31.464 ns
        Info: + Shortest clock path from clock "ctrl[0]" to destination register is 3.995 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 16; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.196 ns) + CELL(0.225 ns) = 2.251 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 2.768 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 4: + IC(0.560 ns) + CELL(0.667 ns) = 3.995 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.994 ns ( 49.91 % )
            Info: Total interconnect delay = 2.001 ns ( 50.09 % )
        Info: - Longest clock path from clock "ctrl[0]" to source register is 35.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 16; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.348 ns) + CELL(0.225 ns) = 2.403 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 3: + IC(0.658 ns) + CELL(0.272 ns) = 3.333 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 4: + IC(0.341 ns) + CELL(0.761 ns) = 4.435 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 5: + IC(0.415 ns) + CELL(0.272 ns) = 5.122 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.658 ns) + CELL(0.272 ns) = 6.052 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 7: + IC(0.608 ns) + CELL(0.357 ns) = 7.017 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 8: + IC(0.265 ns) + CELL(0.357 ns) = 7.639 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 9: + IC(0.560 ns) + CELL(0.761 ns) = 8.960 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 10: + IC(0.891 ns) + CELL(0.154 ns) = 10.005 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.657 ns) + CELL(0.378 ns) = 11.040 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 12: + IC(0.603 ns) + CELL(0.272 ns) = 11.915 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 13: + IC(0.655 ns) + CELL(0.378 ns) = 12.948 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 14: + IC(0.226 ns) + CELL(0.761 ns) = 13.935 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 15: + IC(0.653 ns) + CELL(0.378 ns) = 14.966 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 16: + IC(0.840 ns) + CELL(0.154 ns) = 15.960 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 17: + IC(0.612 ns) + CELL(0.272 ns) = 16.844 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 18: + IC(0.652 ns) + CELL(0.378 ns) = 17.874 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 19: + IC(0.577 ns) + CELL(0.761 ns) = 19.212 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 20: + IC(0.544 ns) + CELL(0.053 ns) = 19.809 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 21: + IC(0.656 ns) + CELL(0.378 ns) = 20.843 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 22: + IC(0.301 ns) + CELL(0.154 ns) = 21.298 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 23: + IC(0.627 ns) + CELL(0.378 ns) = 22.303 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 24: + IC(2.097 ns) + CELL(0.000 ns) = 24.400 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 25: + IC(0.901 ns) + CELL(0.761 ns) = 26.062 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 26: + IC(0.486 ns) + CELL(0.053 ns) = 26.601 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 27: + IC(0.639 ns) + CELL(0.154 ns) = 27.394 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.555 ns) + CELL(0.053 ns) = 28.002 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 29: + IC(0.266 ns) + CELL(0.357 ns) = 28.625 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 30: + IC(0.227 ns) + CELL(0.761 ns) = 29.613 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 31: + IC(0.325 ns) + CELL(0.053 ns) = 29.991 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 32: + IC(0.212 ns) + CELL(0.053 ns) = 30.256 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 33: + IC(0.543 ns) + CELL(0.053 ns) = 30.852 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 34: + IC(0.802 ns) + CELL(0.154 ns) = 31.808 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 35: + IC(2.084 ns) + CELL(0.000 ns) = 33.892 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 36: + IC(0.900 ns) + CELL(0.667 ns) = 35.459 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.075 ns ( 34.05 % )
            Info: Total interconnect delay = 23.384 ns ( 65.95 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[3]" has Internal fmax of 28.36 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 35.261 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -32.114 ns
        Info: + Shortest clock path from clock "addr[3]" to destination register is 3.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'addr[3]'
            Info: 2: + IC(1.108 ns) + CELL(0.225 ns) = 2.132 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 3: + IC(0.636 ns) + CELL(0.272 ns) = 3.040 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 4: + IC(0.226 ns) + CELL(0.667 ns) = 3.933 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.963 ns ( 49.91 % )
            Info: Total interconnect delay = 1.970 ns ( 50.09 % )
        Info: - Longest clock path from clock "addr[3]" to source register is 36.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'addr[3]'
            Info: 2: + IC(1.281 ns) + CELL(0.053 ns) = 2.133 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'cache_count:inst|gdfx_temp0[0]~1'
            Info: 3: + IC(0.805 ns) + CELL(0.053 ns) = 2.991 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 4: + IC(0.658 ns) + CELL(0.272 ns) = 3.921 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 5: + IC(0.341 ns) + CELL(0.761 ns) = 5.023 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.415 ns) + CELL(0.272 ns) = 5.710 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.640 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.605 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.227 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.548 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.593 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.628 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.503 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.536 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.523 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.554 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.548 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.432 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.462 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.800 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.397 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.431 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.886 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.891 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.988 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.650 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.189 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.982 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.590 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.213 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.201 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.579 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.844 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.440 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.396 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.480 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.047 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.925 ns ( 33.08 % )
            Info: Total interconnect delay = 24.122 ns ( 66.92 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[5]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[5]" to destination register is 5.293 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; CLK Node = 'addr[5]'
            Info: 2: + IC(1.716 ns) + CELL(0.053 ns) = 2.578 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.492 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 4.400 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 5.293 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.029 ns ( 38.33 % )
            Info: Total interconnect delay = 3.264 ns ( 61.67 % )
        Info: - Longest clock path from clock "addr[5]" to source register is 36.600 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; CLK Node = 'addr[5]'
            Info: 2: + IC(1.716 ns) + CELL(0.053 ns) = 2.578 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.618 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.237 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.535 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.263 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.193 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.158 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.780 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.101 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.146 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.181 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.056 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.089 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.076 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.107 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.101 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.985 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.015 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.353 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.950 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.984 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.439 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.444 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.541 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.203 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.742 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.535 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.143 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.766 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.754 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.132 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.397 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.993 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.949 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.033 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.600 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.077 ns ( 33.00 % )
            Info: Total interconnect delay = 24.523 ns ( 67.00 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[6]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[6]" to destination register is 4.806 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; CLK Node = 'addr[6]'
            Info: 2: + IC(1.128 ns) + CELL(0.154 ns) = 2.091 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.005 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 3.913 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 4.806 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.130 ns ( 44.32 % )
            Info: Total interconnect delay = 2.676 ns ( 55.68 % )
        Info: - Longest clock path from clock "addr[6]" to source register is 36.113 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; CLK Node = 'addr[6]'
            Info: 2: + IC(1.128 ns) + CELL(0.154 ns) = 2.091 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.131 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.750 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.048 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.776 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.706 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.671 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.293 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.614 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.659 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.694 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.569 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.602 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.589 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.620 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.614 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.498 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.528 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.866 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.463 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.497 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.952 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.957 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.054 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.716 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.255 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.048 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.656 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.279 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.267 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.645 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.910 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.506 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.462 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.546 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.113 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.178 ns ( 33.72 % )
            Info: Total interconnect delay = 23.935 ns ( 66.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[8]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[8]" to destination register is 5.428 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'addr[8]'
            Info: 2: + IC(1.632 ns) + CELL(0.272 ns) = 2.713 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.627 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 4.535 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 5.428 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.248 ns ( 41.41 % )
            Info: Total interconnect delay = 3.180 ns ( 58.59 % )
        Info: - Longest clock path from clock "addr[8]" to source register is 36.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'addr[8]'
            Info: 2: + IC(1.632 ns) + CELL(0.272 ns) = 2.713 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.753 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.372 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.670 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.398 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.328 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.293 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.915 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.236 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.281 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.316 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.191 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.224 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.211 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.242 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.236 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 18.120 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.150 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.488 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 21.085 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 22.119 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.574 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.579 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.676 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.338 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.877 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.670 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.278 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.901 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.889 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.267 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.532 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 32.128 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 33.084 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.168 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.735 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.296 ns ( 33.47 % )
            Info: Total interconnect delay = 24.439 ns ( 66.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[7]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[7]" to destination register is 4.711 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'addr[7]'
            Info: 2: + IC(0.905 ns) + CELL(0.272 ns) = 1.996 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 2.910 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 3.818 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 4.711 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.258 ns ( 47.93 % )
            Info: Total interconnect delay = 2.453 ns ( 52.07 % )
        Info: - Longest clock path from clock "addr[7]" to source register is 36.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'addr[7]'
            Info: 2: + IC(0.905 ns) + CELL(0.272 ns) = 1.996 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.036 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.655 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.953 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.681 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.611 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.576 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.198 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.519 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.564 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.599 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.474 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.507 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.494 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.525 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.519 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.403 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.433 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.771 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.368 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.402 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.857 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.862 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.959 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.621 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.160 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.953 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.561 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.184 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.172 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.550 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.815 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.411 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.367 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.451 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.018 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.306 ns ( 34.17 % )
            Info: Total interconnect delay = 23.712 ns ( 65.83 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[4]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[4]" to destination register is 5.020 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 1; CLK Node = 'addr[4]'
            Info: 2: + IC(1.118 ns) + CELL(0.357 ns) = 2.305 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.219 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 4.127 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 5.020 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.354 ns ( 46.89 % )
            Info: Total interconnect delay = 2.666 ns ( 53.11 % )
        Info: - Longest clock path from clock "addr[4]" to source register is 36.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 1; CLK Node = 'addr[4]'
            Info: 2: + IC(1.118 ns) + CELL(0.357 ns) = 2.305 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.345 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.964 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.262 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.990 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.920 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.885 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.507 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.828 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.873 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.908 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.783 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.816 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.803 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.834 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.828 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.712 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.742 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.080 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.677 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.711 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.166 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.171 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.268 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.930 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.469 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.262 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.870 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.493 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.481 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.859 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.124 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.720 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.676 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.760 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.327 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.402 ns ( 34.14 % )
            Info: Total interconnect delay = 23.925 ns ( 65.86 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[9]" has Internal fmax of 29.02 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.454 ns)
    Info: + Longest register to register delay is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.632 ns) + CELL(0.546 ns) = 2.963 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.40 % )
        Info: Total interconnect delay = 2.092 ns ( 70.60 % )
    Info: - Smallest clock skew is -31.307 ns
        Info: + Shortest clock path from clock "addr[9]" to destination register is 5.535 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; CLK Node = 'addr[9]'
            Info: 2: + IC(1.633 ns) + CELL(0.378 ns) = 2.820 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.734 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.636 ns) + CELL(0.272 ns) = 4.642 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 5: + IC(0.226 ns) + CELL(0.667 ns) = 5.535 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.354 ns ( 42.53 % )
            Info: Total interconnect delay = 3.181 ns ( 57.47 % )
        Info: - Longest clock path from clock "addr[9]" to source register is 36.842 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; CLK Node = 'addr[9]'
            Info: 2: + IC(1.633 ns) + CELL(0.378 ns) = 2.820 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.860 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.479 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.777 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.505 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.435 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.400 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 9.022 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.343 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.388 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.423 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.298 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.331 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.318 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.349 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.343 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 18.227 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.257 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.595 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 21.192 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 22.226 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.681 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.686 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.783 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.445 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.984 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.777 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.385 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 30.008 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.996 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.374 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.639 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 32.235 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 33.191 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.275 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.842 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.402 ns ( 33.66 % )
            Info: Total interconnect delay = 24.440 ns ( 66.34 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[2]" has Internal fmax of 28.22 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 35.442 ns)
    Info: + Longest register to register delay is 2.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.641 ns) + CELL(0.546 ns) = 2.972 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.31 % )
        Info: Total interconnect delay = 2.101 ns ( 70.69 % )
    Info: - Smallest clock skew is -32.286 ns
        Info: + Shortest clock path from clock "addr[2]" to destination register is 3.784 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 8; CLK Node = 'addr[2]'
            Info: 2: + IC(1.157 ns) + CELL(0.053 ns) = 2.040 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 2.557 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 4: + IC(0.560 ns) + CELL(0.667 ns) = 3.784 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.822 ns ( 48.15 % )
            Info: Total interconnect delay = 1.962 ns ( 51.85 % )
        Info: - Longest clock path from clock "addr[2]" to source register is 36.070 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 8; CLK Node = 'addr[2]'
            Info: 2: + IC(1.101 ns) + CELL(0.225 ns) = 2.156 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'cache_count:inst|gdfx_temp0[0]~1'
            Info: 3: + IC(0.805 ns) + CELL(0.053 ns) = 3.014 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 4: + IC(0.658 ns) + CELL(0.272 ns) = 3.944 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 5: + IC(0.341 ns) + CELL(0.761 ns) = 5.046 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.415 ns) + CELL(0.272 ns) = 5.733 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.663 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.628 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.250 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.571 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.616 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.651 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.526 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.559 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.546 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.577 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.571 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.455 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.485 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.823 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.420 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.454 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.909 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.914 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.011 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.673 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.212 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.005 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.613 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.236 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.224 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.602 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.867 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.463 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.419 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.503 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.070 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.128 ns ( 33.62 % )
            Info: Total interconnect delay = 23.942 ns ( 66.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[11]" has Internal fmax of 29.03 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.445 ns)
    Info: + Longest register to register delay is 2.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.641 ns) + CELL(0.546 ns) = 2.972 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.31 % )
        Info: Total interconnect delay = 2.101 ns ( 70.69 % )
    Info: - Smallest clock skew is -31.289 ns
        Info: + Shortest clock path from clock "addr[11]" to destination register is 4.460 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 9; CLK Node = 'addr[11]'
            Info: 2: + IC(1.169 ns) + CELL(0.272 ns) = 2.248 ns; Loc. = LCCOMB_X18_Y21_N12; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.611 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 3.233 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 5: + IC(0.560 ns) + CELL(0.667 ns) = 4.460 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.257 ns ( 50.61 % )
            Info: Total interconnect delay = 2.203 ns ( 49.39 % )
        Info: - Longest clock path from clock "addr[11]" to source register is 35.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 9; CLK Node = 'addr[11]'
            Info: 2: + IC(1.213 ns) + CELL(0.272 ns) = 2.292 ns; Loc. = LCCOMB_X18_Y19_N30; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.563 ns) + CELL(0.154 ns) = 3.009 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.386 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.684 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.412 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.342 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.307 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 7.929 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.250 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.295 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.330 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.205 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.238 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.225 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.256 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.250 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.134 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.164 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.502 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.099 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.133 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.588 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.593 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.690 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.352 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 26.891 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.684 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.292 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 28.915 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 29.903 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.281 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.546 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.142 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.098 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.182 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 35.749 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.017 ns ( 33.61 % )
            Info: Total interconnect delay = 23.732 ns ( 66.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[12]" has Internal fmax of 29.01 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" (period= 34.476 ns)
    Info: + Longest register to register delay is 2.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.724 ns) + CELL(0.272 ns) = 0.996 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.261 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.348 ns) + CELL(0.546 ns) = 2.155 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.871 ns ( 40.42 % )
        Info: Total interconnect delay = 1.284 ns ( 59.58 % )
    Info: - Smallest clock skew is -32.137 ns
        Info: + Shortest clock path from clock "addr[12]" to destination register is 4.056 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J5; Fanout = 8; CLK Node = 'addr[12]'
            Info: 2: + IC(1.175 ns) + CELL(0.053 ns) = 2.028 ns; Loc. = LCCOMB_X19_Y20_N8; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.539 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 3.162 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.056 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.149 ns ( 52.98 % )
            Info: Total interconnect delay = 1.907 ns ( 47.02 % )
        Info: - Longest clock path from clock "addr[12]" to source register is 36.193 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J5; Fanout = 8; CLK Node = 'addr[12]'
            Info: 2: + IC(1.379 ns) + CELL(0.272 ns) = 2.451 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 3.453 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.830 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.128 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.856 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.786 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.751 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.373 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.694 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.739 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.774 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.649 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.682 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.669 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.700 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.694 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.578 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.608 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.946 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.543 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.577 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.032 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.037 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.134 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.796 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.335 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.128 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.736 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.359 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.347 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.725 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.990 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.586 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.542 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.626 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.193 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.234 ns ( 33.80 % )
            Info: Total interconnect delay = 23.959 ns ( 66.20 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[10]" has Internal fmax of 29.23 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 34.217 ns)
    Info: + Longest register to register delay is 2.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.641 ns) + CELL(0.546 ns) = 2.972 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 29.31 % )
        Info: Total interconnect delay = 2.101 ns ( 70.69 % )
    Info: - Smallest clock skew is -31.061 ns
        Info: + Shortest clock path from clock "addr[10]" to destination register is 4.800 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 9; CLK Node = 'addr[10]'
            Info: 2: + IC(0.915 ns) + CELL(0.272 ns) = 1.986 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.608 ns) + CELL(0.357 ns) = 2.951 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 3.573 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 5: + IC(0.560 ns) + CELL(0.667 ns) = 4.800 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.452 ns ( 51.08 % )
            Info: Total interconnect delay = 2.348 ns ( 48.92 % )
        Info: - Longest clock path from clock "addr[10]" to source register is 35.861 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 9; CLK Node = 'addr[10]'
            Info: 2: + IC(1.187 ns) + CELL(0.272 ns) = 2.258 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.591 ns) + CELL(0.272 ns) = 3.121 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.498 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.796 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.524 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.454 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.419 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.362 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.407 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.442 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.317 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.350 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.337 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.368 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.362 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.246 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.276 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.614 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.211 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.245 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.700 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.705 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.802 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.464 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.003 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.796 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.404 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.027 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.015 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.393 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.658 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.254 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.210 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.294 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 35.861 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.127 ns ( 33.82 % )
            Info: Total interconnect delay = 23.734 ns ( 66.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "addr[13]" has Internal fmax of 331.35 MHz between source register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 3.018 ns)
    Info: + Longest register to register delay is 2.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.237 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.785 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.503 ns) + CELL(0.546 ns) = 2.834 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.871 ns ( 30.73 % )
        Info: Total interconnect delay = 1.963 ns ( 69.27 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "addr[13]" to destination register is 7.289 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'addr[13]'
            Info: 2: + IC(1.042 ns) + CELL(0.225 ns) = 2.086 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 3: + IC(0.543 ns) + CELL(0.053 ns) = 2.682 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 4: + IC(0.802 ns) + CELL(0.154 ns) = 3.638 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 5: + IC(2.084 ns) + CELL(0.000 ns) = 5.722 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 6: + IC(0.900 ns) + CELL(0.667 ns) = 7.289 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.918 ns ( 26.31 % )
            Info: Total interconnect delay = 5.371 ns ( 73.69 % )
        Info: - Longest clock path from clock "addr[13]" to source register is 7.289 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'addr[13]'
            Info: 2: + IC(1.042 ns) + CELL(0.225 ns) = 2.086 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 3: + IC(0.543 ns) + CELL(0.053 ns) = 2.682 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 4: + IC(0.802 ns) + CELL(0.154 ns) = 3.638 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 5: + IC(2.084 ns) + CELL(0.000 ns) = 5.722 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 6: + IC(0.900 ns) + CELL(0.667 ns) = 7.289 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.918 ns ( 26.31 % )
            Info: Total interconnect delay = 5.371 ns ( 73.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "clk" (Hold time is 34.771 ns)
    Info: + Largest clock skew is 37.160 ns
        Info: + Longest clock path from clock "clk" to destination register is 40.284 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(1.811 ns) + CELL(0.225 ns) = 2.890 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
            Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 5.384 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 5.824 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
            Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 6.700 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
            Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 9.219 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.947 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.877 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 11.842 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 12.464 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 13.785 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 14.830 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 15.865 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 16.740 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 17.773 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 18.760 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 19.791 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 20.785 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 21.669 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 22.699 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 24.037 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 24.634 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 25.668 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 26.123 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 27.128 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 29.225 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.887 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 31.426 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 32.219 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 32.827 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 33.450 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 34.438 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 34.816 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 35.081 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 35.677 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 36.633 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 38.717 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 40.284 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.759 ns ( 31.67 % )
            Info: Total interconnect delay = 27.525 ns ( 68.33 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.124 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(1.652 ns) + CELL(0.618 ns) = 3.124 ns; Loc. = LCFF_X19_Y23_N5; Fanout = 13; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 47.12 % )
            Info: Total interconnect delay = 1.652 ns ( 52.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.444 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N5; Fanout = 13; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]'
        Info: 2: + IC(0.266 ns) + CELL(0.053 ns) = 0.319 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 30; COMB Node = 'load_flush_enable_signals:inst227|inst224~0'
        Info: 3: + IC(0.848 ns) + CELL(0.228 ns) = 1.395 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(0.503 ns) + CELL(0.546 ns) = 2.444 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.827 ns ( 33.84 % )
        Info: Total interconnect delay = 1.617 ns ( 66.16 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 146 non-operational path(s) clocked by clock "ctrl[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "ctrl[3]" (Hold time is 35.447 ns)
    Info: + Largest clock skew is 37.392 ns
        Info: + Longest clock path from clock "ctrl[3]" to destination register is 39.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.153 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
            Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 3.380 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 4.507 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 4.947 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
            Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 5.823 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
            Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.044 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 8.342 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.070 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.000 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 10.965 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 11.587 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 12.908 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 13.953 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 14.988 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 15.863 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 16.896 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 17.883 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 18.914 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 19.908 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 20.792 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 21.822 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 23.160 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 23.757 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 24.791 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 25.246 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 26.251 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 28.348 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.010 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 30.549 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 31.342 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 31.950 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 32.573 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 33.561 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 33.939 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 34.204 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 34.800 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 35.756 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 37.840 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 39.407 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.540 ns ( 31.82 % )
            Info: Total interconnect delay = 26.867 ns ( 68.18 % )
        Info: - Shortest clock path from clock "ctrl[3]" to source register is 2.015 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.155 ns) + CELL(0.053 ns) = 2.015 ns; Loc. = LCCOMB_X17_Y19_N6; Fanout = 28; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 0.860 ns ( 42.68 % )
            Info: Total interconnect delay = 1.155 ns ( 57.32 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y19_N6; Fanout = 28; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]'
        Info: 2: + IC(0.679 ns) + CELL(0.366 ns) = 1.045 ns; Loc. = LCCOMB_X17_Y20_N28; Fanout = 10; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 3: + IC(0.503 ns) + CELL(0.546 ns) = 2.094 ns; Loc. = LCFF_X14_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.912 ns ( 43.55 % )
        Info: Total interconnect delay = 1.182 ns ( 56.45 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "ctrl[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "ctrl[0]" (Hold time is 30.183 ns)
    Info: + Largest clock skew is 31.824 ns
        Info: + Longest clock path from clock "ctrl[0]" to destination register is 35.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 16; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.348 ns) + CELL(0.225 ns) = 2.403 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 3: + IC(0.658 ns) + CELL(0.272 ns) = 3.333 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 4: + IC(0.341 ns) + CELL(0.761 ns) = 4.435 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 5: + IC(0.415 ns) + CELL(0.272 ns) = 5.122 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.658 ns) + CELL(0.272 ns) = 6.052 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 7: + IC(0.608 ns) + CELL(0.357 ns) = 7.017 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 8: + IC(0.265 ns) + CELL(0.357 ns) = 7.639 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 9: + IC(0.560 ns) + CELL(0.761 ns) = 8.960 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 10: + IC(0.891 ns) + CELL(0.154 ns) = 10.005 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.657 ns) + CELL(0.378 ns) = 11.040 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 12: + IC(0.603 ns) + CELL(0.272 ns) = 11.915 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 13: + IC(0.655 ns) + CELL(0.378 ns) = 12.948 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 14: + IC(0.226 ns) + CELL(0.761 ns) = 13.935 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 15: + IC(0.653 ns) + CELL(0.378 ns) = 14.966 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 16: + IC(0.840 ns) + CELL(0.154 ns) = 15.960 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 17: + IC(0.612 ns) + CELL(0.272 ns) = 16.844 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 18: + IC(0.652 ns) + CELL(0.378 ns) = 17.874 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 19: + IC(0.577 ns) + CELL(0.761 ns) = 19.212 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 20: + IC(0.544 ns) + CELL(0.053 ns) = 19.809 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 21: + IC(0.656 ns) + CELL(0.378 ns) = 20.843 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 22: + IC(0.301 ns) + CELL(0.154 ns) = 21.298 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 23: + IC(0.627 ns) + CELL(0.378 ns) = 22.303 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 24: + IC(2.097 ns) + CELL(0.000 ns) = 24.400 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 25: + IC(0.901 ns) + CELL(0.761 ns) = 26.062 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 26: + IC(0.486 ns) + CELL(0.053 ns) = 26.601 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 27: + IC(0.639 ns) + CELL(0.154 ns) = 27.394 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.555 ns) + CELL(0.053 ns) = 28.002 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 29: + IC(0.266 ns) + CELL(0.357 ns) = 28.625 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 30: + IC(0.227 ns) + CELL(0.761 ns) = 29.613 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 31: + IC(0.325 ns) + CELL(0.053 ns) = 29.991 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 32: + IC(0.212 ns) + CELL(0.053 ns) = 30.256 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 33: + IC(0.543 ns) + CELL(0.053 ns) = 30.852 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 34: + IC(0.802 ns) + CELL(0.154 ns) = 31.808 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 35: + IC(2.084 ns) + CELL(0.000 ns) = 33.892 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 36: + IC(0.900 ns) + CELL(0.667 ns) = 35.459 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.075 ns ( 34.05 % )
            Info: Total interconnect delay = 23.384 ns ( 65.95 % )
        Info: - Shortest clock path from clock "ctrl[0]" to source register is 3.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 16; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.332 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 2.741 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 4: + IC(0.227 ns) + CELL(0.667 ns) = 3.635 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.822 ns ( 50.12 % )
            Info: Total interconnect delay = 1.813 ns ( 49.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[3]" (Hold time is 30.854 ns)
    Info: + Largest clock skew is 32.495 ns
        Info: + Longest clock path from clock "addr[3]" to destination register is 36.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'addr[3]'
            Info: 2: + IC(1.281 ns) + CELL(0.053 ns) = 2.133 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'cache_count:inst|gdfx_temp0[0]~1'
            Info: 3: + IC(0.805 ns) + CELL(0.053 ns) = 2.991 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 4: + IC(0.658 ns) + CELL(0.272 ns) = 3.921 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 5: + IC(0.341 ns) + CELL(0.761 ns) = 5.023 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.415 ns) + CELL(0.272 ns) = 5.710 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.640 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.605 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.227 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.548 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.593 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.628 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.503 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.536 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.523 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.554 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.548 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.432 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.462 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.800 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.397 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.431 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.886 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.891 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.988 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.650 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.189 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.982 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.590 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.213 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.201 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.579 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.844 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.440 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.396 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.480 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.047 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 11.925 ns ( 33.08 % )
            Info: Total interconnect delay = 24.122 ns ( 66.92 % )
        Info: - Shortest clock path from clock "addr[3]" to source register is 3.552 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'addr[3]'
            Info: 2: + IC(1.108 ns) + CELL(0.225 ns) = 2.132 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 2.658 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 4: + IC(0.227 ns) + CELL(0.667 ns) = 3.552 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.963 ns ( 55.26 % )
            Info: Total interconnect delay = 1.589 ns ( 44.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[5]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[5]" to destination register is 36.600 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; CLK Node = 'addr[5]'
            Info: 2: + IC(1.716 ns) + CELL(0.053 ns) = 2.578 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.618 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.237 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.535 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.263 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.193 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.158 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.780 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.101 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.146 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.181 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.056 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.089 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.076 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.107 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.101 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.985 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.015 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.353 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.950 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.984 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.439 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.444 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.541 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.203 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.742 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.535 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.143 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.766 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.754 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.132 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.397 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.993 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.949 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.033 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.600 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.077 ns ( 33.00 % )
            Info: Total interconnect delay = 24.523 ns ( 67.00 % )
        Info: - Shortest clock path from clock "addr[5]" to source register is 4.912 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; CLK Node = 'addr[5]'
            Info: 2: + IC(1.716 ns) + CELL(0.053 ns) = 2.578 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.492 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 4.018 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.912 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.029 ns ( 41.31 % )
            Info: Total interconnect delay = 2.883 ns ( 58.69 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[6]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[6]" to destination register is 36.113 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; CLK Node = 'addr[6]'
            Info: 2: + IC(1.128 ns) + CELL(0.154 ns) = 2.091 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.131 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.750 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.048 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.776 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.706 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.671 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.293 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.614 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.659 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.694 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.569 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.602 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.589 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.620 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.614 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.498 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.528 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.866 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.463 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.497 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.952 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.957 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.054 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.716 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.255 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.048 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.656 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.279 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.267 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.645 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.910 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.506 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.462 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.546 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.113 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.178 ns ( 33.72 % )
            Info: Total interconnect delay = 23.935 ns ( 66.28 % )
        Info: - Shortest clock path from clock "addr[6]" to source register is 4.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; CLK Node = 'addr[6]'
            Info: 2: + IC(1.128 ns) + CELL(0.154 ns) = 2.091 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.005 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 3.531 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.425 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.130 ns ( 48.14 % )
            Info: Total interconnect delay = 2.295 ns ( 51.86 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[8]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[8]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[8]" to destination register is 36.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'addr[8]'
            Info: 2: + IC(1.632 ns) + CELL(0.272 ns) = 2.713 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.753 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.372 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.670 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.398 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.328 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.293 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.915 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.236 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.281 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.316 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.191 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.224 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.211 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.242 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.236 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 18.120 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.150 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.488 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 21.085 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 22.119 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.574 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.579 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.676 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.338 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.877 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.670 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.278 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.901 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.889 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.267 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.532 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 32.128 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 33.084 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.168 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.735 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.296 ns ( 33.47 % )
            Info: Total interconnect delay = 24.439 ns ( 66.53 % )
        Info: - Shortest clock path from clock "addr[8]" to source register is 5.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'addr[8]'
            Info: 2: + IC(1.632 ns) + CELL(0.272 ns) = 2.713 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.627 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 4.153 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 5.047 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.248 ns ( 44.54 % )
            Info: Total interconnect delay = 2.799 ns ( 55.46 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[7]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[7]" to destination register is 36.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'addr[7]'
            Info: 2: + IC(0.905 ns) + CELL(0.272 ns) = 1.996 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.036 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.655 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.953 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.681 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.611 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.576 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.198 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.519 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.564 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.599 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.474 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.507 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.494 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.525 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.519 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.403 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.433 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.771 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.368 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.402 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.857 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.862 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.959 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.621 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.160 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.953 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.561 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.184 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.172 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.550 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.815 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.411 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.367 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.451 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.018 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.306 ns ( 34.17 % )
            Info: Total interconnect delay = 23.712 ns ( 65.83 % )
        Info: - Shortest clock path from clock "addr[7]" to source register is 4.330 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'addr[7]'
            Info: 2: + IC(0.905 ns) + CELL(0.272 ns) = 1.996 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 2.910 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 3.436 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.330 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.258 ns ( 52.15 % )
            Info: Total interconnect delay = 2.072 ns ( 47.85 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[4]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[4]" to destination register is 36.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 1; CLK Node = 'addr[4]'
            Info: 2: + IC(1.118 ns) + CELL(0.357 ns) = 2.305 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.345 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 3.964 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.262 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.990 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.920 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.885 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.507 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.828 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.873 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.908 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.783 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.816 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.803 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.834 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.828 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.712 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.742 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.080 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.677 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.711 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.166 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.171 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.268 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.930 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.469 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.262 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.870 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.493 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.481 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.859 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.124 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.720 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.676 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.760 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.327 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.402 ns ( 34.14 % )
            Info: Total interconnect delay = 23.925 ns ( 65.86 % )
        Info: - Shortest clock path from clock "addr[4]" to source register is 4.639 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 1; CLK Node = 'addr[4]'
            Info: 2: + IC(1.118 ns) + CELL(0.357 ns) = 2.305 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.219 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 3.745 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.639 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.354 ns ( 50.74 % )
            Info: Total interconnect delay = 2.285 ns ( 49.26 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[9]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[9]" (Hold time is 30.047 ns)
    Info: + Largest clock skew is 31.688 ns
        Info: + Longest clock path from clock "addr[9]" to destination register is 36.842 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; CLK Node = 'addr[9]'
            Info: 2: + IC(1.633 ns) + CELL(0.378 ns) = 2.820 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.812 ns) + CELL(0.228 ns) = 3.860 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'cache_row:inst2|inst19~0'
            Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 4.479 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.777 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.505 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 7.435 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 8.400 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 9.022 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 10.343 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 11.388 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 12.423 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 13.298 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 14.331 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 15.318 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 16.349 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 17.343 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 18.227 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 19.257 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 20.595 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 21.192 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 22.226 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.681 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.686 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.783 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 27.445 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.984 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.777 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 29.385 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 30.008 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.996 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 31.374 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 31.639 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 32.235 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 33.191 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 35.275 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.842 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.402 ns ( 33.66 % )
            Info: Total interconnect delay = 24.440 ns ( 66.34 % )
        Info: - Shortest clock path from clock "addr[9]" to source register is 5.154 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; CLK Node = 'addr[9]'
            Info: 2: + IC(1.633 ns) + CELL(0.378 ns) = 2.820 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 16; COMB Node = 'cache_row:inst4|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 3.734 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 4: + IC(0.254 ns) + CELL(0.272 ns) = 4.260 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 5.154 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.354 ns ( 45.67 % )
            Info: Total interconnect delay = 2.800 ns ( 54.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[2]" (Hold time is 30.414 ns)
    Info: + Largest clock skew is 32.055 ns
        Info: + Longest clock path from clock "addr[2]" to destination register is 36.070 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 8; CLK Node = 'addr[2]'
            Info: 2: + IC(1.101 ns) + CELL(0.225 ns) = 2.156 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'cache_count:inst|gdfx_temp0[0]~1'
            Info: 3: + IC(0.805 ns) + CELL(0.053 ns) = 3.014 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 3; COMB Node = 'cache_row:inst1|inst55~0'
            Info: 4: + IC(0.658 ns) + CELL(0.272 ns) = 3.944 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst141'
            Info: 5: + IC(0.341 ns) + CELL(0.761 ns) = 5.046 ns; Loc. = LCFF_X18_Y19_N13; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.415 ns) + CELL(0.272 ns) = 5.733 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.663 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.628 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.250 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.571 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.616 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.651 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.526 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.559 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.546 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.577 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.571 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.455 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.485 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.823 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.420 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.454 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.909 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.914 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.011 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.673 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.212 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.005 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.613 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.236 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.224 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.602 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.867 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.463 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.419 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.503 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.070 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.128 ns ( 33.62 % )
            Info: Total interconnect delay = 23.942 ns ( 66.38 % )
        Info: - Shortest clock path from clock "addr[2]" to source register is 4.015 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 8; CLK Node = 'addr[2]'
            Info: 2: + IC(1.419 ns) + CELL(0.346 ns) = 2.595 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 3; COMB Node = 'cache_row:inst3|inst55~0'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.121 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 4: + IC(0.227 ns) + CELL(0.667 ns) = 4.015 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.115 ns ( 52.68 % )
            Info: Total interconnect delay = 1.900 ns ( 47.32 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[11]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[11]" (Hold time is 29.71 ns)
    Info: + Largest clock skew is 31.351 ns
        Info: + Longest clock path from clock "addr[11]" to destination register is 35.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 9; CLK Node = 'addr[11]'
            Info: 2: + IC(1.213 ns) + CELL(0.272 ns) = 2.292 ns; Loc. = LCCOMB_X18_Y19_N30; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.563 ns) + CELL(0.154 ns) = 3.009 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.386 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.684 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.412 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.342 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.307 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 7.929 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.250 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.295 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.330 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.205 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.238 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.225 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.256 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.250 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.134 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.164 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.502 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.099 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.133 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.588 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.593 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.690 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.352 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 26.891 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.684 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.292 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 28.915 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 29.903 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.281 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.546 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.142 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.098 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.182 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 35.749 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.017 ns ( 33.61 % )
            Info: Total interconnect delay = 23.732 ns ( 66.39 % )
        Info: - Shortest clock path from clock "addr[11]" to source register is 4.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 9; CLK Node = 'addr[11]'
            Info: 2: + IC(1.194 ns) + CELL(0.272 ns) = 2.273 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.555 ns) + CELL(0.053 ns) = 2.881 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 3.504 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.398 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.156 ns ( 49.02 % )
            Info: Total interconnect delay = 2.242 ns ( 50.98 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[12]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[12]" (Hold time is 30.496 ns)
    Info: + Largest clock skew is 32.137 ns
        Info: + Longest clock path from clock "addr[12]" to destination register is 36.193 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J5; Fanout = 8; CLK Node = 'addr[12]'
            Info: 2: + IC(1.379 ns) + CELL(0.272 ns) = 2.451 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 3.453 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.830 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 5.128 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.856 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.786 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.751 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.373 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.694 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.739 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.774 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.649 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.682 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.669 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.700 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.694 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.578 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.608 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.946 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.543 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.577 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 22.032 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 23.037 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 25.134 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.796 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.335 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 28.128 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.736 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.359 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.347 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.725 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.990 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.586 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.542 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.626 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 36.193 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.234 ns ( 33.80 % )
            Info: Total interconnect delay = 23.959 ns ( 66.20 % )
        Info: - Shortest clock path from clock "addr[12]" to source register is 4.056 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J5; Fanout = 8; CLK Node = 'addr[12]'
            Info: 2: + IC(1.175 ns) + CELL(0.053 ns) = 2.028 ns; Loc. = LCCOMB_X19_Y20_N8; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.539 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 3.162 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.056 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.149 ns ( 52.98 % )
            Info: Total interconnect delay = 1.907 ns ( 47.02 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 70 non-operational path(s) clocked by clock "addr[10]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" and destination pin or register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" for clock "addr[10]" (Hold time is 29.647 ns)
    Info: + Largest clock skew is 31.288 ns
        Info: + Longest clock path from clock "addr[10]" to destination register is 35.861 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 9; CLK Node = 'addr[10]'
            Info: 2: + IC(1.187 ns) + CELL(0.272 ns) = 2.258 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.591 ns) + CELL(0.272 ns) = 3.121 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 3; COMB Node = 'cache_row:inst2|inst136~0'
            Info: 4: + IC(0.223 ns) + CELL(0.154 ns) = 3.498 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
            Info: 5: + IC(0.537 ns) + CELL(0.761 ns) = 4.796 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 5.524 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 7: + IC(0.658 ns) + CELL(0.272 ns) = 6.454 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 8: + IC(0.608 ns) + CELL(0.357 ns) = 7.419 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
            Info: 9: + IC(0.265 ns) + CELL(0.357 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
            Info: 10: + IC(0.560 ns) + CELL(0.761 ns) = 9.362 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(0.891 ns) + CELL(0.154 ns) = 10.407 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.657 ns) + CELL(0.378 ns) = 11.442 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 13: + IC(0.603 ns) + CELL(0.272 ns) = 12.317 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
            Info: 14: + IC(0.655 ns) + CELL(0.378 ns) = 13.350 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
            Info: 15: + IC(0.226 ns) + CELL(0.761 ns) = 14.337 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 16: + IC(0.653 ns) + CELL(0.378 ns) = 15.368 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 17: + IC(0.840 ns) + CELL(0.154 ns) = 16.362 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
            Info: 18: + IC(0.612 ns) + CELL(0.272 ns) = 17.246 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
            Info: 19: + IC(0.652 ns) + CELL(0.378 ns) = 18.276 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
            Info: 20: + IC(0.577 ns) + CELL(0.761 ns) = 19.614 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 21: + IC(0.544 ns) + CELL(0.053 ns) = 20.211 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 22: + IC(0.656 ns) + CELL(0.378 ns) = 21.245 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 23: + IC(0.301 ns) + CELL(0.154 ns) = 21.700 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
            Info: 24: + IC(0.627 ns) + CELL(0.378 ns) = 22.705 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
            Info: 25: + IC(2.097 ns) + CELL(0.000 ns) = 24.802 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
            Info: 26: + IC(0.901 ns) + CELL(0.761 ns) = 26.464 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 27: + IC(0.486 ns) + CELL(0.053 ns) = 27.003 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
            Info: 28: + IC(0.639 ns) + CELL(0.154 ns) = 27.796 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.555 ns) + CELL(0.053 ns) = 28.404 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 30: + IC(0.266 ns) + CELL(0.357 ns) = 29.027 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 31: + IC(0.227 ns) + CELL(0.761 ns) = 30.015 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 32: + IC(0.325 ns) + CELL(0.053 ns) = 30.393 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 33: + IC(0.212 ns) + CELL(0.053 ns) = 30.658 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
            Info: 34: + IC(0.543 ns) + CELL(0.053 ns) = 31.254 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
            Info: 35: + IC(0.802 ns) + CELL(0.154 ns) = 32.210 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
            Info: 36: + IC(2.084 ns) + CELL(0.000 ns) = 34.294 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
            Info: 37: + IC(0.900 ns) + CELL(0.667 ns) = 35.861 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 12.127 ns ( 33.82 % )
            Info: Total interconnect delay = 23.734 ns ( 66.18 % )
        Info: - Shortest clock path from clock "addr[10]" to source register is 4.573 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 9; CLK Node = 'addr[10]'
            Info: 2: + IC(1.065 ns) + CELL(0.272 ns) = 2.136 ns; Loc. = LCCOMB_X18_Y22_N10; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.766 ns) + CELL(0.154 ns) = 3.056 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 3.679 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
            Info: 5: + IC(0.227 ns) + CELL(0.667 ns) = 4.573 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.249 ns ( 49.18 % )
            Info: Total interconnect delay = 2.324 ns ( 50.82 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.643 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(0.507 ns) + CELL(0.546 ns) = 1.696 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.652 ns ( 38.44 % )
        Info: Total interconnect delay = 1.044 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" (data pin = "addr[3]", clock pin = "ctrl[3]") is 6.599 ns
    Info: + Longest pin to register delay is 8.056 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'addr[3]'
        Info: 2: + IC(4.339 ns) + CELL(0.154 ns) = 5.292 ns; Loc. = LCCOMB_X17_Y19_N16; Fanout = 1; COMB Node = 'cache_count:inst|gdfx_temp0[0]~5'
        Info: 3: + IC(0.243 ns) + CELL(0.272 ns) = 5.807 ns; Loc. = LCCOMB_X17_Y19_N12; Fanout = 1; COMB Node = 'cache_count:inst|gdfx_temp0[0]~6'
        Info: 4: + IC(0.962 ns) + CELL(0.272 ns) = 7.041 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 1; COMB Node = 'cache_count:inst|gdfx_temp0[0]~8'
        Info: 5: + IC(0.790 ns) + CELL(0.225 ns) = 8.056 ns; Loc. = LCCOMB_X19_Y22_N6; Fanout = 34; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.722 ns ( 21.38 % )
        Info: Total interconnect delay = 6.334 ns ( 78.62 % )
    Info: + Micro setup delay of destination is 0.698 ns
    Info: - Shortest clock path from clock "ctrl[3]" to destination register is 2.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
        Info: 2: + IC(1.295 ns) + CELL(0.053 ns) = 2.155 ns; Loc. = LCCOMB_X19_Y22_N6; Fanout = 34; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.860 ns ( 39.91 % )
        Info: Total interconnect delay = 1.295 ns ( 60.09 % )
Info: tco from clock "clk" to destination pin "__tag[3]" through register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" is 45.614 ns
    Info: + Longest clock path from clock "clk" to source register is 40.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
        Info: 2: + IC(1.811 ns) + CELL(0.225 ns) = 2.890 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
        Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
        Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 5.384 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
        Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 5.824 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
        Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 6.700 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
        Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
        Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 9.219 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.947 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.877 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 11.842 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
        Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 12.464 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
        Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 13.785 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 14.830 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 15.865 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 16.740 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
        Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 17.773 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
        Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 18.760 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 19.791 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 20.785 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 21.669 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
        Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 22.699 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
        Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 24.037 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 24.634 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 25.668 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 26.123 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
        Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 27.128 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
        Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 29.225 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
        Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.887 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 31.426 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
        Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 32.219 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 32.827 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
        Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 33.450 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
        Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 34.438 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 34.816 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 35.081 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 35.677 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
        Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 36.633 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
        Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 38.717 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
        Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 40.284 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 12.759 ns ( 31.67 % )
        Info: Total interconnect delay = 27.525 ns ( 68.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 2: + IC(0.724 ns) + CELL(0.272 ns) = 0.996 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.261 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 4: + IC(1.861 ns) + CELL(2.114 ns) = 5.236 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = '__tag[3]'
        Info: Total cell delay = 2.439 ns ( 46.58 % )
        Info: Total interconnect delay = 2.797 ns ( 53.42 % )
Info: Longest tpd from source pin "ctrl[3]" to destination pin "_change_cnts" is 9.665 ns
    Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 9; CLK Node = 'ctrl[3]'
    Info: 2: + IC(4.240 ns) + CELL(0.366 ns) = 5.413 ns; Loc. = LCCOMB_X17_Y19_N30; Fanout = 3; COMB Node = 'inst260'
    Info: 3: + IC(2.310 ns) + CELL(1.942 ns) = 9.665 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = '_change_cnts'
    Info: Total cell delay = 3.115 ns ( 32.23 % )
    Info: Total interconnect delay = 6.550 ns ( 67.77 % )
Info: th for register "cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" (data pin = "addr[13]", clock pin = "clk") is 37.294 ns
    Info: + Longest clock path from clock "clk" to destination register is 40.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 16; CLK Node = 'clk'
        Info: 2: + IC(1.811 ns) + CELL(0.225 ns) = 2.890 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 2; COMB Node = 'inst259'
        Info: 3: + IC(1.139 ns) + CELL(0.228 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y20_N26; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
        Info: 4: + IC(0.855 ns) + CELL(0.272 ns) = 5.384 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
        Info: 5: + IC(0.215 ns) + CELL(0.225 ns) = 5.824 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 3; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst119|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]'
        Info: 6: + IC(0.823 ns) + CELL(0.053 ns) = 6.700 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 8; COMB Node = 'cache_row:inst1|inst140~0'
        Info: 7: + IC(0.949 ns) + CELL(0.272 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 3; COMB Node = 'cache_row:inst2|inst138'
        Info: 8: + IC(0.537 ns) + CELL(0.761 ns) = 9.219 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 9: + IC(0.574 ns) + CELL(0.154 ns) = 9.947 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 10: + IC(0.658 ns) + CELL(0.272 ns) = 10.877 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 1; COMB Node = 'cache_row:inst2|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 11: + IC(0.608 ns) + CELL(0.357 ns) = 11.842 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 3; COMB Node = 'cache_row:inst2|inst139~0'
        Info: 12: + IC(0.265 ns) + CELL(0.357 ns) = 12.464 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 2; COMB Node = 'cache_row:inst2|inst141'
        Info: 13: + IC(0.560 ns) + CELL(0.761 ns) = 13.785 ns; Loc. = LCFF_X17_Y24_N31; Fanout = 2; REG Node = 'cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 14: + IC(0.891 ns) + CELL(0.154 ns) = 14.830 ns; Loc. = LCCOMB_X18_Y19_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 15: + IC(0.657 ns) + CELL(0.378 ns) = 15.865 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 16: + IC(0.603 ns) + CELL(0.272 ns) = 16.740 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 3; COMB Node = 'cache_row:inst3|inst139~0'
        Info: 17: + IC(0.655 ns) + CELL(0.378 ns) = 17.773 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 3; COMB Node = 'cache_row:inst3|inst141'
        Info: 18: + IC(0.226 ns) + CELL(0.761 ns) = 18.760 ns; Loc. = LCFF_X18_Y23_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 19: + IC(0.653 ns) + CELL(0.378 ns) = 19.791 ns; Loc. = LCCOMB_X17_Y20_N4; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 20: + IC(0.840 ns) + CELL(0.154 ns) = 20.785 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'cache_row:inst1|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~2'
        Info: 21: + IC(0.612 ns) + CELL(0.272 ns) = 21.669 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 3; COMB Node = 'cache_row:inst1|inst136~0'
        Info: 22: + IC(0.652 ns) + CELL(0.378 ns) = 22.699 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 3; COMB Node = 'cache_row:inst1|inst138'
        Info: 23: + IC(0.577 ns) + CELL(0.761 ns) = 24.037 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 2; REG Node = 'cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 24: + IC(0.544 ns) + CELL(0.053 ns) = 24.634 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 25: + IC(0.656 ns) + CELL(0.378 ns) = 25.668 ns; Loc. = LCCOMB_X18_Y22_N30; Fanout = 1; COMB Node = 'cache_row:inst4|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 26: + IC(0.301 ns) + CELL(0.154 ns) = 26.123 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 3; COMB Node = 'cache_row:inst4|inst139~0'
        Info: 27: + IC(0.627 ns) + CELL(0.378 ns) = 27.128 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'cache_row:inst4|inst141'
        Info: 28: + IC(2.097 ns) + CELL(0.000 ns) = 29.225 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'cache_row:inst4|inst141~clkctrl'
        Info: 29: + IC(0.901 ns) + CELL(0.761 ns) = 30.887 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 30: + IC(0.486 ns) + CELL(0.053 ns) = 31.426 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1'
        Info: 31: + IC(0.639 ns) + CELL(0.154 ns) = 32.219 ns; Loc. = LCCOMB_X18_Y22_N28; Fanout = 1; COMB Node = 'cache_row:inst3|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 32: + IC(0.555 ns) + CELL(0.053 ns) = 32.827 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 3; COMB Node = 'cache_row:inst3|inst136~0'
        Info: 33: + IC(0.266 ns) + CELL(0.357 ns) = 33.450 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst3|inst138'
        Info: 34: + IC(0.227 ns) + CELL(0.761 ns) = 34.438 ns; Loc. = LCFF_X19_Y20_N31; Fanout = 2; REG Node = 'cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 35: + IC(0.325 ns) + CELL(0.053 ns) = 34.816 ns; Loc. = LCCOMB_X18_Y20_N0; Fanout = 1; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
        Info: 36: + IC(0.212 ns) + CELL(0.053 ns) = 35.081 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 37: + IC(0.543 ns) + CELL(0.053 ns) = 35.677 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst136~0'
        Info: 38: + IC(0.802 ns) + CELL(0.154 ns) = 36.633 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'cache_row:inst4|inst138'
        Info: 39: + IC(2.084 ns) + CELL(0.000 ns) = 38.717 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'cache_row:inst4|inst138~clkctrl'
        Info: 40: + IC(0.900 ns) + CELL(0.667 ns) = 40.284 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 12.759 ns ( 31.67 % )
        Info: Total interconnect delay = 27.525 ns ( 68.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'addr[13]'
        Info: 2: + IC(1.042 ns) + CELL(0.225 ns) = 2.086 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 17; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 3: + IC(0.507 ns) + CELL(0.546 ns) = 3.139 ns; Loc. = LCFF_X14_Y20_N19; Fanout = 2; REG Node = 'cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.590 ns ( 50.65 % )
        Info: Total interconnect delay = 1.549 ns ( 49.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon May 06 16:56:22 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


