

================================================================
== Vitis HLS Report for 'load_mlp_weight_vector_600_300_s'
================================================================
* Date:           Mon Apr 12 19:26:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      605|      605|  6.050 us|  6.050 us|  605|  605|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1  |      600|      600|         2|          1|          1|   600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 8 [1/1] (1.34ns)   --->   "%d_out_read = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %d_out"   --->   Operation 8 'read' 'd_out_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.34ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %d_out_out, i9 %d_out_read" [GIN_compute.cpp:113]   --->   Operation 9 'write' 'write_ln113' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i9 %d_out_read" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 10 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 600" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 11 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 12 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 600" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 12 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 13 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 600" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 13 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_vector, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_vector, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 600" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 18 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 19 'br' 'br_ln74' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln74, void %.split.i, i10 0, void %entry" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.72ns)   --->   "%add_ln74 = add i10 %i, i10 1" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 21 'add' 'add_ln74' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.60ns)   --->   "%icmp_ln74 = icmp_eq  i10 %i, i10 600" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 22 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split.i, void %.exit" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 24 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %i" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 25 'zext' 'zext_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln77 = add i18 %mul_ln74, i18 %zext_ln77" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 26 'add' 'add_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i18 %add_ln77" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 27 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%mlp_2_weights_V_addr = getelementptr i32 %mlp_2_weights_V, i64 0, i64 %zext_ln77_1" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 28 'getelementptr' 'mlp_2_weights_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (1.24ns)   --->   "%mlp_2_weights_V_load = load i18 %mlp_2_weights_V_addr" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'load' 'mlp_2_weights_V_load' <Predicate = (!icmp_ln74)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>

State 6 <SV = 5> <Delay = 2.64>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 30 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 31 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (1.24ns)   --->   "%mlp_2_weights_V_load = load i18 %mlp_2_weights_V_addr" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'load' 'mlp_2_weights_V_load' <Predicate = (!icmp_ln74)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_6 : Operation 33 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_weight_vector, i32 %mlp_2_weights_V_load" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'write' 'write_ln174' <Predicate = (!icmp_ln74)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [GIN_compute.cpp:113]   --->   Operation 35 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.69ns
The critical path consists of the following:
	fifo read on port 'd_out' [8]  (1.35 ns)
	fifo write on port 'd_out_out' (GIN_compute.cpp:113) [10]  (1.35 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[13] ('mul_ln74', GIN_compute.cpp:74->GIN_compute.cpp:113) [13]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[13] ('mul_ln74', GIN_compute.cpp:74->GIN_compute.cpp:113) [13]  (0.535 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', GIN_compute.cpp:74->GIN_compute.cpp:113) with incoming values : ('add_ln74', GIN_compute.cpp:74->GIN_compute.cpp:113) [16]  (0.387 ns)

 <State 5>: 2.04ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:74->GIN_compute.cpp:113) with incoming values : ('add_ln74', GIN_compute.cpp:74->GIN_compute.cpp:113) [16]  (0 ns)
	'add' operation ('add_ln77', GIN_compute.cpp:77->GIN_compute.cpp:113) [23]  (0.797 ns)
	'getelementptr' operation ('mlp_2_weights_V_addr', GIN_compute.cpp:77->GIN_compute.cpp:113) [25]  (0 ns)
	'load' operation ('mlp_2_weights_V_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'mlp_2_weights_V' [28]  (1.25 ns)

 <State 6>: 2.65ns
The critical path consists of the following:
	'load' operation ('mlp_2_weights_V_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'mlp_2_weights_V' [28]  (1.25 ns)
	fifo write on port 'mlp_weight_vector' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [29]  (1.4 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
