# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 3 3 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
CPU 4 5 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
# CONTEXT CPU 3 5
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 7 3
BLOCK 7 7
CPU 7 4 0
CPU 7 8 1
# CONTEXT CPU 2 7
# CONTEXT CPU 3 7
BLOCK 8 8
UNBLOCK 8 7
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 9 2
CPU 8 10 3
UNBLOCK 9 8
CPU 9 11 0
CPU 9 12 1
CPU 9 9 2
CPU 9 10 3
BLOCK 10 12
CPU 10 11 0
# CONTEXT CPU 1 10
CPU 10 9 2
CPU 10 10 3
BLOCK 11 10
UNBLOCK 11 12
CPU 11 11 0
CPU 11 13 1
CPU 11 9 2
# CONTEXT CPU 3 11
BLOCK 12 13
UNBLOCK 12 10
CPU 12 11 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 14 3
BLOCK 13 11
BLOCK 13 14
UNBLOCK 13 13
# CONTEXT CPU 0 13
CPU 13 1 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
UNBLOCK 14 11
UNBLOCK 14 14
# CONTEXT CPU 0 14
CPU 14 1 1
# CONTEXT CPU 2 14
CPU 14 3 3
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 0 2
CPU 15 3 3
CPU 16 2 0
CPU 16 5 1
CPU 16 0 2
# CONTEXT CPU 3 16
CPU 17 2 0
CPU 17 5 1
CPU 17 0 2
# CONTEXT CPU 3 17
BLOCK 18 5
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 0 2
# CONTEXT CPU 3 18
UNBLOCK 19 5
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
CPU 19 6 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 6 3
CPU 21 7 0
CPU 21 4 1
# CONTEXT CPU 2 21
CPU 21 6 3
CPU 22 7 0
# CONTEXT CPU 1 22
CPU 22 8 2
CPU 22 6 3
CPU 23 7 0
CPU 23 12 1
CPU 23 8 2
# CONTEXT CPU 3 23
BLOCK 24 12
CPU 24 7 0
# CONTEXT CPU 1 24
CPU 24 8 2
CPU 24 10 3
UNBLOCK 25 12
CPU 25 7 0
# CONTEXT CPU 1 25
CPU 25 8 2
CPU 25 10 3
BLOCK 26 10
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
UNBLOCK 27 10
# CONTEXT CPU 0 27
CPU 27 9 1
# CONTEXT CPU 2 27
CPU 27 14 3
BLOCK 28 14
# CONTEXT CPU 0 28
CPU 28 9 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
BLOCK 29 9
UNBLOCK 29 14
CPU 29 13 0
# CONTEXT CPU 1 29
CPU 29 11 2
# CONTEXT CPU 3 29
BLOCK 30 13
UNBLOCK 30 9
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30 11 2
# CONTEXT CPU 3 30
UNBLOCK 31 13
CPU 31 2 0
# CONTEXT CPU 1 31
CPU 31 11 2
CPU 31 1 3
CPU 32 2 0
CPU 32 3 1
CPU 32 11 2
CPU 32 1 3
BLOCK 33 3
BLOCK 33 11
CPU 33 2 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 1 3
UNBLOCK 34 3
UNBLOCK 34 11
CPU 34 2 0
CPU 34 5 1
CPU 34 0 2
# CONTEXT CPU 3 34
EXIT 35 2 0
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
# CONTEXT CPU 0 36
CPU 36 12 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
BLOCK 37 12
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37 4 3
UNBLOCK 38 12
CPU 38 6 0
# CONTEXT CPU 1 38
CPU 38 7 2
CPU 38 4 3
BLOCK 39 6
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39 7 2
CPU 39 4 3
BLOCK 40 4
UNBLOCK 40 6
# CONTEXT CPU 0 40
CPU 40 8 1
CPU 40 7 2
# CONTEXT CPU 3 40
EXIT 41 7 2
UNBLOCK 41 4
# CONTEXT CPU 0 41
CPU 41 8 1
# CONTEXT CPU 2 41
CPU 41 14 3
BLOCK 42 8
BLOCK 42 14
CPU 42 10 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
UNBLOCK 43 8
UNBLOCK 43 14
CPU 43 10 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
CPU 44 10 0
# CONTEXT CPU 1 44
CPU 44 9 2
# CONTEXT CPU 3 44
CPU 45 10 0
CPU 45 13 1
CPU 45 9 2
CPU 45 3 3
EXIT 46 10 0
BLOCK 46 9
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 3 3
EXIT 47 3 3
UNBLOCK 47 9
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
CPU 49 11 0
CPU 49 1 1
CPU 49 5 2
# CONTEXT CPU 3 49
EXIT 50 11 0
BLOCK 50 1
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 5 2
CPU 50 0 3
UNBLOCK 51 1
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 5 2
CPU 51 0 3
EXIT 52 0 3
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
CPU 53 12 0
CPU 53 6 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
CPU 54 12 0
CPU 54 6 1
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
BLOCK 55 12
EXIT 55 6 1
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 4 2
CPU 55 8 3
EXIT 56 4 2
UNBLOCK 56 12
# CONTEXT CPU 0 56
CPU 56 13 1
# CONTEXT CPU 2 56
CPU 56 8 3
EXIT 57 8 3
# CONTEXT CPU 0 57
CPU 57 13 1
CPU 57 9 2
# CONTEXT CPU 3 57
EXIT 58 9 2
CPU 58 14 0
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
# CONTEXT CPU 3 58
BLOCK 59 14
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
UNBLOCK 60 14
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 1 3
EXIT 61 1 3
# CONTEXT CPU 0 61
CPU 61 5 1
CPU 61 12 2
# CONTEXT CPU 3 61
EXIT 62 5 1
CPU 62 13 0
CPU 62 -1 1
CPU 62 12 2
# CONTEXT CPU 3 62
BLOCK 63 13
CPU 63 -1 0
CPU 63 -1 1
CPU 63 12 2
# CONTEXT CPU 3 63
UNBLOCK 64 13
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 12 2
CPU 64 14 3
EXIT 65 12 2
BLOCK 65 14
CPU 65 13 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
CPU 66 13 0
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 13
CPU 67 -1 0
# CONTEXT CPU 1 67
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 13
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
CPU 68 -1 2
CPU 68 -1 3
CPU 69 13 0
CPU 69 14 1
CPU 69 -1 2
CPU 69 -1 3
EXIT 70 13 0
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
BLOCK 75 14
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
UNBLOCK 76 14
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
CPU 77 14 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
BLOCK 78 14
CPU 78 -1 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
UNBLOCK 79 14
# CONTEXT CPU 0 79
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
CPU 80 14 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
EXIT 81 14 0
CPU 81 -1 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
