Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Nov 24 00:46:47 2019
| Host         : rew-desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 185 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.224        0.000                      0                 1599        0.060        0.000                      0                 1599        2.633        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
CLK100MHZ                  {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_1      {0.000 50.000}       100.000         10.000          
  clk_31_5MHz_clk_wiz_1    {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_1       {0.000 25.000}       50.000          20.000          
clk_virt                   {0.000 10.000}       20.000          50.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_1_1    {0.000 50.000}       100.000         10.000          
  clk_31_5MHz_clk_wiz_1_1  {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_1_1     {0.000 25.000}       50.000          20.000          
tck                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10MHz_clk_wiz_1           90.583        0.000                      0                  785        0.205        0.000                      0                  785       49.500        0.000                       0                    84  
  clk_31_5MHz_clk_wiz_1         24.224        0.000                      0                  814        0.176        0.000                      0                  814       15.373        0.000                       0                   105  
  clkfbout_clk_wiz_1                                                                                                                                                         2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_10MHz_clk_wiz_1_1         90.590        0.000                      0                  785        0.205        0.000                      0                  785       49.500        0.000                       0                    84  
  clk_31_5MHz_clk_wiz_1_1       24.226        0.000                      0                  814        0.176        0.000                      0                  814       15.373        0.000                       0                   105  
  clkfbout_clk_wiz_1_1                                                                                                                                                       2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10MHz_clk_wiz_1_1    clk_10MHz_clk_wiz_1           90.583        0.000                      0                  785        0.065        0.000                      0                  785  
clk_31_5MHz_clk_wiz_1_1  clk_31_5MHz_clk_wiz_1         24.224        0.000                      0                  814        0.060        0.000                      0                  814  
clk_10MHz_clk_wiz_1      clk_10MHz_clk_wiz_1_1         90.583        0.000                      0                  785        0.065        0.000                      0                  785  
clk_31_5MHz_clk_wiz_1    clk_31_5MHz_clk_wiz_1_1       24.224        0.000                      0                  814        0.060        0.000                      0                  814  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_1
  To Clock:  clk_10MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       90.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.583ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.642ns (7.242%)  route 8.223ns (92.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.086     5.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.284 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           1.136     6.420    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.004    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 90.583    

Slack (MET) :             91.231ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 0.642ns (7.809%)  route 7.579ns (92.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.586     4.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     4.784 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.993     5.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_55
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.638    98.099    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    97.591    
                         clock uncertainty           -0.140    97.451    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.008    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.008    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 91.231    

Slack (MET) :             91.288ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 0.642ns (7.861%)  route 7.525ns (92.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 98.102 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.084     5.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.282 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_70
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.641    98.102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.594    
                         clock uncertainty           -0.140    97.454    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.011    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 91.288    

Slack (MET) :             91.552ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.642ns (8.067%)  route 7.316ns (91.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 98.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.761     4.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y132        LUT4 (Prop_lut4_I2_O)        0.124     4.959 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.514    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.617    98.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.649    
                         clock uncertainty           -0.140    97.509    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.066    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 91.552    

Slack (MET) :             91.575ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.642ns (8.096%)  route 7.288ns (91.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.733     4.807    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y127        LUT4 (Prop_lut4_I2_O)        0.124     4.931 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.486    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.612    98.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.644    
                         clock uncertainty           -0.140    97.504    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.061    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 91.575    

Slack (MET) :             91.755ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.642ns (8.289%)  route 7.103ns (91.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.548     4.622    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y122        LUT4 (Prop_lut4_I2_O)        0.124     4.746 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.301    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_53
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.606    98.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.638    
                         clock uncertainty           -0.140    97.498    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.055    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.055    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 91.755    

Slack (MET) :             91.872ns  (required time - arrival time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.518ns (6.945%)  route 6.941ns (93.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.597    -2.450    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          6.941     5.009    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 91.872    

Slack (MET) :             92.009ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.642ns (8.551%)  route 6.866ns (91.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 98.084 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.424     4.498    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.622 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.623    98.084    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.655    
                         clock uncertainty           -0.140    97.515    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.072    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                 92.009    

Slack (MET) :             92.122ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.642ns (8.684%)  route 6.751ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 98.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.196     4.270    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y107        LUT4 (Prop_lut4_I2_O)        0.124     4.394 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_92_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     4.949    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_66
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.621    98.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.653    
                         clock uncertainty           -0.140    97.513    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.070    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 92.122    

Slack (MET) :             92.211ns  (required time - arrival time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 0.518ns (7.278%)  route 6.599ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.600    -2.447    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.929 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          6.599     4.670    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 92.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 test/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.027%)  route 0.304ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[7]/Q
                         net (fo=41, routed)          0.304    -0.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 test/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.931%)  route 0.305ns (65.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[5]/Q
                         net (fo=41, routed)          0.305    -0.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 test/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.550    -0.562    test/CLK
    SLICE_X66Y126        FDRE                                         r  test/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  test/addr_reg[9]/Q
                         net (fo=41, routed)          0.306    -0.092    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.650%)  route 0.309ns (65.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.552    -0.560    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          0.309    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.254    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  test/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    test/p_0_in__0[8]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/C
                         clock pessimism             -0.216    -0.545    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.453    test/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.166    -0.251    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  test/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    test/p_0_in__0[5]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/C
                         clock pessimism             -0.216    -0.545    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.453    test/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 test/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.553    -0.559    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  test/col_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.289    test/col_reg__0[4]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.099    -0.190 r  test/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    test/p_0_in[5]
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/C
                         clock pessimism             -0.230    -0.559    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.438    test/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.661%)  route 0.354ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          0.354    -0.045    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 test/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.571%)  route 0.355ns (68.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[1]/Q
                         net (fo=41, routed)          0.355    -0.044    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 test/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.517%)  route 0.356ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[0]/Q
                         net (fo=41, routed)          0.356    -0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y30    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y26    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y17    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y124   test/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y124   test/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1
  To Clock:  clk_31_5MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       24.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.224ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.456ns (6.643%)  route 6.409ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.409     4.421    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 24.224    

Slack (MET) :             24.272ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.456ns (6.686%)  route 6.365ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.365     4.374    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 24.272    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.456ns (6.696%)  route 6.354ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.354     4.368    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.303ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.456ns (6.721%)  route 6.329ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[14]/Q
                         net (fo=39, routed)          6.329     4.343    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 24.303    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.456ns (6.752%)  route 6.298ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          6.298     4.310    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.360ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.456ns (6.778%)  route 6.272ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          6.272     4.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 24.360    

Slack (MET) :             24.511ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.456ns (6.932%)  route 6.122ns (93.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          6.122     4.134    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 24.511    

Slack (MET) :             24.568ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.456ns (6.987%)  route 6.071ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.071     4.083    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 24.568    

Slack (MET) :             24.616ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.456ns (7.034%)  route 6.027ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.027     4.036    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 24.616    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.456ns (7.045%)  route 6.016ns (92.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.016     4.030    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 24.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.554    -0.558    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.296    -0.121    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.549    -0.563    dtg/clk_31_5MHz
    SLICE_X63Y125        FDRE                                         r  dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  dtg/pixel_row_reg[6]/Q
                         net (fo=5, routed)           0.143    -0.279    dtg/pixel_row_reg_n_0_[6]
    SLICE_X62Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.234    dtg/vert_sync_i_1_n_0
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.817    -0.334    dtg/clk_31_5MHz
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X62Y126        FDRE (Hold_fdre_C_D)         0.120    -0.429    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[10]/Q
                         net (fo=40, routed)          0.318    -0.100    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586    -0.526    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.857    -0.295    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.231    -0.526    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.070    -0.456    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.179%)  route 0.326ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.326    -0.093    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.846%)  route 0.331ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.331    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.274%)  route 0.341ns (70.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.341    -0.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.376%)  route 0.138ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y129        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=37, routed)          0.138    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.821    -0.331    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.216    -0.547    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.070    -0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.910%)  route 0.347ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.347    -0.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.599%)  route 0.352ns (71.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.352    -0.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_1
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y30    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y26    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y17    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       31.746      128.254    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X71Y122   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_122_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y127   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y127   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y135   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X70Y129   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y129   dtg/pix_num_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y129   dtg/pix_num_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_1_1
  To Clock:  clk_10MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       90.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.590ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.642ns (7.242%)  route 8.223ns (92.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.086     5.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.284 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           1.136     6.420    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.133    97.454    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.011    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 90.590    

Slack (MET) :             91.238ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 0.642ns (7.809%)  route 7.579ns (92.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.586     4.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     4.784 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.993     5.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_55
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.638    98.099    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    97.591    
                         clock uncertainty           -0.133    97.458    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.015    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.015    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 91.238    

Slack (MET) :             91.295ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 0.642ns (7.861%)  route 7.525ns (92.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 98.102 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.084     5.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.282 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_70
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.641    98.102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.594    
                         clock uncertainty           -0.133    97.461    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.018    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.018    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 91.295    

Slack (MET) :             91.559ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.642ns (8.067%)  route 7.316ns (91.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 98.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.761     4.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y132        LUT4 (Prop_lut4_I2_O)        0.124     4.959 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.514    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.617    98.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.649    
                         clock uncertainty           -0.133    97.517    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.074    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.074    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 91.559    

Slack (MET) :             91.583ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.642ns (8.096%)  route 7.288ns (91.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.733     4.807    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y127        LUT4 (Prop_lut4_I2_O)        0.124     4.931 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.486    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.612    98.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.644    
                         clock uncertainty           -0.133    97.512    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.069    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.069    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 91.583    

Slack (MET) :             91.762ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.642ns (8.289%)  route 7.103ns (91.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.548     4.622    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y122        LUT4 (Prop_lut4_I2_O)        0.124     4.746 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.301    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_53
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.606    98.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.638    
                         clock uncertainty           -0.133    97.506    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.063    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.063    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 91.762    

Slack (MET) :             91.879ns  (required time - arrival time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.518ns (6.945%)  route 6.941ns (93.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.597    -2.450    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          6.941     5.009    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.133    97.454    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    96.888    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.888    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 91.879    

Slack (MET) :             92.016ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.642ns (8.551%)  route 6.866ns (91.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 98.084 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.424     4.498    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.622 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.623    98.084    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.655    
                         clock uncertainty           -0.133    97.523    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.080    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.080    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                 92.016    

Slack (MET) :             92.129ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.642ns (8.684%)  route 6.751ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 98.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.196     4.270    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y107        LUT4 (Prop_lut4_I2_O)        0.124     4.394 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_92_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     4.949    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_66
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.621    98.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.653    
                         clock uncertainty           -0.133    97.521    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.078    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 92.129    

Slack (MET) :             92.218ns  (required time - arrival time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 0.518ns (7.278%)  route 6.599ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.600    -2.447    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.929 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          6.599     4.670    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.133    97.454    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    96.888    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.888    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 92.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 test/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.027%)  route 0.304ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[7]/Q
                         net (fo=41, routed)          0.304    -0.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 test/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.931%)  route 0.305ns (65.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[5]/Q
                         net (fo=41, routed)          0.305    -0.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 test/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.550    -0.562    test/CLK
    SLICE_X66Y126        FDRE                                         r  test/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  test/addr_reg[9]/Q
                         net (fo=41, routed)          0.306    -0.092    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.650%)  route 0.309ns (65.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.552    -0.560    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          0.309    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.254    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  test/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    test/p_0_in__0[8]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/C
                         clock pessimism             -0.216    -0.545    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.453    test/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.166    -0.251    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  test/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    test/p_0_in__0[5]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/C
                         clock pessimism             -0.216    -0.545    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.453    test/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 test/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.553    -0.559    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  test/col_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.289    test/col_reg__0[4]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.099    -0.190 r  test/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    test/p_0_in[5]
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/C
                         clock pessimism             -0.230    -0.559    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.438    test/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.661%)  route 0.354ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          0.354    -0.045    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 test/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.571%)  route 0.355ns (68.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[1]/Q
                         net (fo=41, routed)          0.355    -0.044    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 test/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.517%)  route 0.356ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[0]/Q
                         net (fo=41, routed)          0.356    -0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.300    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y30    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y26    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y17    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y124   test/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y124   test/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y126   test/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y127   test/addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1_1
  To Clock:  clk_31_5MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       24.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.226ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.456ns (6.643%)  route 6.409ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.409     4.421    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 24.226    

Slack (MET) :             24.274ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.456ns (6.686%)  route 6.365ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.365     4.374    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 24.274    

Slack (MET) :             24.279ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.456ns (6.696%)  route 6.354ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.354     4.368    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 24.279    

Slack (MET) :             24.304ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.456ns (6.721%)  route 6.329ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[14]/Q
                         net (fo=39, routed)          6.329     4.343    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 24.304    

Slack (MET) :             24.337ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.456ns (6.752%)  route 6.298ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          6.298     4.310    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 24.337    

Slack (MET) :             24.361ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.456ns (6.778%)  route 6.272ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          6.272     4.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 24.361    

Slack (MET) :             24.513ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.456ns (6.932%)  route 6.122ns (93.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          6.122     4.134    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.114    29.213    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.647    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 24.513    

Slack (MET) :             24.570ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.456ns (6.987%)  route 6.071ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.071     4.083    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.114    29.219    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.653    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.653    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 24.570    

Slack (MET) :             24.618ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.456ns (7.034%)  route 6.027ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.027     4.036    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.114    29.219    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.653    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.653    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 24.618    

Slack (MET) :             24.623ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.456ns (7.045%)  route 6.016ns (92.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.016     4.030    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.114    29.219    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.653    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.653    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 24.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.554    -0.558    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.296    -0.121    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.549    -0.563    dtg/clk_31_5MHz
    SLICE_X63Y125        FDRE                                         r  dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  dtg/pixel_row_reg[6]/Q
                         net (fo=5, routed)           0.143    -0.279    dtg/pixel_row_reg_n_0_[6]
    SLICE_X62Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.234    dtg/vert_sync_i_1_n_0
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.817    -0.334    dtg/clk_31_5MHz
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X62Y126        FDRE (Hold_fdre_C_D)         0.120    -0.429    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[10]/Q
                         net (fo=40, routed)          0.318    -0.100    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586    -0.526    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.857    -0.295    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.231    -0.526    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.070    -0.456    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.179%)  route 0.326ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.326    -0.093    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.846%)  route 0.331ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.331    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.274%)  route 0.341ns (70.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.341    -0.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.376%)  route 0.138ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y129        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=37, routed)          0.138    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.821    -0.331    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.216    -0.547    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.070    -0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.910%)  route 0.347ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.347    -0.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.599%)  route 0.352ns (71.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.352    -0.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_1_1
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y30    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y26    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y24    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y19    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y21    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y17    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       31.746      128.254    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X71Y122   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_122_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y127   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y127   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y135   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X73Y137   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y136   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X70Y129   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y129   dtg/pix_num_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y129   dtg/pix_num_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y130   dtg/pix_num_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X64Y128   dtg/pix_num_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_1_1
  To Clock:  clk_10MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       90.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.583ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.642ns (7.242%)  route 8.223ns (92.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.086     5.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.284 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           1.136     6.420    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.004    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 90.583    

Slack (MET) :             91.231ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 0.642ns (7.809%)  route 7.579ns (92.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.586     4.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     4.784 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.993     5.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_55
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.638    98.099    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    97.591    
                         clock uncertainty           -0.140    97.451    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.008    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.008    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 91.231    

Slack (MET) :             91.288ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 0.642ns (7.861%)  route 7.525ns (92.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 98.102 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.084     5.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.282 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_70
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.641    98.102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.594    
                         clock uncertainty           -0.140    97.454    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.011    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 91.288    

Slack (MET) :             91.552ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.642ns (8.067%)  route 7.316ns (91.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 98.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.761     4.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y132        LUT4 (Prop_lut4_I2_O)        0.124     4.959 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.514    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.617    98.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.649    
                         clock uncertainty           -0.140    97.509    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.066    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 91.552    

Slack (MET) :             91.575ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.642ns (8.096%)  route 7.288ns (91.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.733     4.807    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y127        LUT4 (Prop_lut4_I2_O)        0.124     4.931 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.486    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.612    98.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.644    
                         clock uncertainty           -0.140    97.504    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.061    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 91.575    

Slack (MET) :             91.755ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.642ns (8.289%)  route 7.103ns (91.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.548     4.622    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y122        LUT4 (Prop_lut4_I2_O)        0.124     4.746 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.301    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_53
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.606    98.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.638    
                         clock uncertainty           -0.140    97.498    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.055    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.055    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 91.755    

Slack (MET) :             91.872ns  (required time - arrival time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.518ns (6.945%)  route 6.941ns (93.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.597    -2.450    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          6.941     5.009    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 91.872    

Slack (MET) :             92.009ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.642ns (8.551%)  route 6.866ns (91.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 98.084 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.424     4.498    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.622 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.623    98.084    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.655    
                         clock uncertainty           -0.140    97.515    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.072    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                 92.009    

Slack (MET) :             92.122ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.642ns (8.684%)  route 6.751ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 98.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.196     4.270    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y107        LUT4 (Prop_lut4_I2_O)        0.124     4.394 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_92_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     4.949    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_66
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.621    98.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.653    
                         clock uncertainty           -0.140    97.513    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.070    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 92.122    

Slack (MET) :             92.211ns  (required time - arrival time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1 rise@100.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 0.518ns (7.278%)  route 6.599ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.600    -2.447    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.929 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          6.599     4.670    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 92.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.027%)  route 0.304ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[7]/Q
                         net (fo=41, routed)          0.304    -0.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.931%)  route 0.305ns (65.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[5]/Q
                         net (fo=41, routed)          0.305    -0.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.550    -0.562    test/CLK
    SLICE_X66Y126        FDRE                                         r  test/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  test/addr_reg[9]/Q
                         net (fo=41, routed)          0.306    -0.092    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.650%)  route 0.309ns (65.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.552    -0.560    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          0.309    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.254    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  test/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    test/p_0_in__0[8]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/C
                         clock pessimism             -0.216    -0.545    
                         clock uncertainty            0.140    -0.405    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.313    test/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.166    -0.251    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  test/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    test/p_0_in__0[5]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/C
                         clock pessimism             -0.216    -0.545    
                         clock uncertainty            0.140    -0.405    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.313    test/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.553    -0.559    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  test/col_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.289    test/col_reg__0[4]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.099    -0.190 r  test/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    test/p_0_in[5]
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/C
                         clock pessimism             -0.230    -0.559    
                         clock uncertainty            0.140    -0.419    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.298    test/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.661%)  route 0.354ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          0.354    -0.045    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 test/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.571%)  route 0.355ns (68.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[1]/Q
                         net (fo=41, routed)          0.355    -0.044    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 test/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1 rise@0.000ns - clk_10MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.517%)  route 0.356ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[0]/Q
                         net (fo=41, routed)          0.356    -0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1_1
  To Clock:  clk_31_5MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       24.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.224ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.456ns (6.643%)  route 6.409ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.409     4.421    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 24.224    

Slack (MET) :             24.272ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.456ns (6.686%)  route 6.365ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.365     4.374    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 24.272    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.456ns (6.696%)  route 6.354ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.354     4.368    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.303ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.456ns (6.721%)  route 6.329ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[14]/Q
                         net (fo=39, routed)          6.329     4.343    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 24.303    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.456ns (6.752%)  route 6.298ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          6.298     4.310    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.360ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.456ns (6.778%)  route 6.272ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          6.272     4.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 24.360    

Slack (MET) :             24.511ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.456ns (6.932%)  route 6.122ns (93.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          6.122     4.134    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 24.511    

Slack (MET) :             24.568ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.456ns (6.987%)  route 6.071ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.071     4.083    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 24.568    

Slack (MET) :             24.616ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.456ns (7.034%)  route 6.027ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.027     4.036    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 24.616    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.456ns (7.045%)  route 6.016ns (92.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.016     4.030    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 24.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.554    -0.558    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.296    -0.121    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.549    -0.563    dtg/clk_31_5MHz
    SLICE_X63Y125        FDRE                                         r  dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  dtg/pixel_row_reg[6]/Q
                         net (fo=5, routed)           0.143    -0.279    dtg/pixel_row_reg_n_0_[6]
    SLICE_X62Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.234    dtg/vert_sync_i_1_n_0
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.817    -0.334    dtg/clk_31_5MHz
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism             -0.215    -0.549    
                         clock uncertainty            0.116    -0.433    
    SLICE_X62Y126        FDRE (Hold_fdre_C_D)         0.120    -0.313    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[10]/Q
                         net (fo=40, routed)          0.318    -0.100    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586    -0.526    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.857    -0.295    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.231    -0.526    
                         clock uncertainty            0.116    -0.410    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.070    -0.340    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.179%)  route 0.326ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.326    -0.093    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.846%)  route 0.331ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.331    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.274%)  route 0.341ns (70.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.341    -0.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.376%)  route 0.138ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y129        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=37, routed)          0.138    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.821    -0.331    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.216    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.070    -0.361    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.910%)  route 0.347ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.347    -0.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.599%)  route 0.352ns (71.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.352    -0.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_1
  To Clock:  clk_10MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       90.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.583ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.642ns (7.242%)  route 8.223ns (92.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.086     5.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.284 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           1.136     6.420    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.004    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 90.583    

Slack (MET) :             91.231ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 0.642ns (7.809%)  route 7.579ns (92.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.586     4.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     4.784 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.993     5.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_55
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.638    98.099    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.509    97.591    
                         clock uncertainty           -0.140    97.451    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.008    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.008    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 91.231    

Slack (MET) :             91.288ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 0.642ns (7.861%)  route 7.525ns (92.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 98.102 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          7.084     5.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.282 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_70
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.641    98.102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.594    
                         clock uncertainty           -0.140    97.454    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.011    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 91.288    

Slack (MET) :             91.552ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.642ns (8.067%)  route 7.316ns (91.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 98.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.761     4.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y132        LUT4 (Prop_lut4_I2_O)        0.124     4.959 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.514    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.617    98.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.649    
                         clock uncertainty           -0.140    97.509    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.066    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 91.552    

Slack (MET) :             91.575ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.642ns (8.096%)  route 7.288ns (91.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.733     4.807    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[17]
    SLICE_X81Y127        LUT4 (Prop_lut4_I2_O)        0.124     4.931 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_88_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.486    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_64
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.612    98.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.644    
                         clock uncertainty           -0.140    97.504    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.061    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 91.575    

Slack (MET) :             91.755ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.642ns (8.289%)  route 7.103ns (91.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.548     4.622    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y122        LUT4 (Prop_lut4_I2_O)        0.124     4.746 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     5.301    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_53
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.606    98.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.638    
                         clock uncertainty           -0.140    97.498    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.055    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.055    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 91.755    

Slack (MET) :             91.872ns  (required time - arrival time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.518ns (6.945%)  route 6.941ns (93.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.597    -2.450    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          6.941     5.009    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 91.872    

Slack (MET) :             92.009ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.642ns (8.551%)  route 6.866ns (91.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 98.084 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 r  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.424     4.498    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X82Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.622 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.441     5.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_54
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.623    98.084    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.429    97.655    
                         clock uncertainty           -0.140    97.515    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.072    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                 92.009    

Slack (MET) :             92.122ns  (required time - arrival time)
  Source:                 test/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.642ns (8.684%)  route 6.751ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 98.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.603    -2.444    test/CLK
    SLICE_X66Y128        FDRE                                         r  test/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.926 f  test/addr_reg[17]/Q
                         net (fo=36, routed)          6.196     4.270    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X81Y107        LUT4 (Prop_lut4_I2_O)        0.124     4.394 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_92_LOPT_REMAP/O
                         net (fo=1, routed)           0.555     4.949    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_66
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.621    98.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.429    97.653    
                         clock uncertainty           -0.140    97.513    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    97.070    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 92.122    

Slack (MET) :             92.211ns  (required time - arrival time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_1_1 rise@100.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 0.518ns (7.278%)  route 6.599ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.600    -2.447    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.929 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          6.599     4.670    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          1.634    98.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    97.587    
                         clock uncertainty           -0.140    97.447    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    96.881    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 92.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.027%)  route 0.304ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[7]/Q
                         net (fo=41, routed)          0.304    -0.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.931%)  route 0.305ns (65.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y125        FDRE                                         r  test/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[5]/Q
                         net (fo=41, routed)          0.305    -0.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.550    -0.562    test/CLK
    SLICE_X66Y126        FDRE                                         r  test/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  test/addr_reg[9]/Q
                         net (fo=41, routed)          0.306    -0.092    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 test/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.650%)  route 0.309ns (65.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.552    -0.560    test/CLK
    SLICE_X66Y127        FDRE                                         r  test/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  test/addr_reg[12]/Q
                         net (fo=41, routed)          0.309    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.254    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  test/row[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    test/p_0_in__0[8]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[8]/C
                         clock pessimism             -0.216    -0.545    
                         clock uncertainty            0.140    -0.405    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.313    test/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 test/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.554    -0.558    test/CLK
    SLICE_X68Y119        FDRE                                         r  test/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  test/row_reg[0]/Q
                         net (fo=10, routed)          0.166    -0.251    test/row_reg_n_0_[0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  test/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    test/p_0_in__0[5]
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X69Y120        FDRE                                         r  test/row_reg[5]/C
                         clock pessimism             -0.216    -0.545    
                         clock uncertainty            0.140    -0.405    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.092    -0.313    test/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            test/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.553    -0.559    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  test/col_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.289    test/col_reg__0[4]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.099    -0.190 r  test/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    test/p_0_in[5]
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.823    -0.329    test/CLK
    SLICE_X66Y120        FDRE                                         r  test/col_reg[5]/C
                         clock pessimism             -0.230    -0.559    
                         clock uncertainty            0.140    -0.419    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.298    test/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 test/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.661%)  route 0.354ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[3]/Q
                         net (fo=41, routed)          0.354    -0.045    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 test/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.571%)  route 0.355ns (68.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[1]/Q
                         net (fo=41, routed)          0.355    -0.044    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 test/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_1_1 rise@0.000ns - clk_10MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.517%)  route 0.356ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.549    -0.563    test/CLK
    SLICE_X66Y124        FDRE                                         r  test/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  test/addr_reg[0]/Q
                         net (fo=41, routed)          0.356    -0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_10MHz_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout2_buf/O
                         net (fo=82, routed)          0.863    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.140    -0.343    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_1
  To Clock:  clk_31_5MHz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       24.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.224ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.456ns (6.643%)  route 6.409ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.409     4.421    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 24.224    

Slack (MET) :             24.272ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.456ns (6.686%)  route 6.365ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.365     4.374    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 24.272    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.456ns (6.696%)  route 6.354ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.354     4.368    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.303ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.456ns (6.721%)  route 6.329ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[14]/Q
                         net (fo=39, routed)          6.329     4.343    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 24.303    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.456ns (6.752%)  route 6.298ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          6.298     4.310    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.360ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.456ns (6.778%)  route 6.272ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          6.272     4.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 24.360    

Slack (MET) :             24.511ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.456ns (6.932%)  route 6.122ns (93.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 29.836 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          6.122     4.134    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.629    29.836    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.509    29.328    
                         clock uncertainty           -0.116    29.211    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.645    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.645    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 24.511    

Slack (MET) :             24.568ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.456ns (6.987%)  route 6.071ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.603    -2.444    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.988 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          6.071     4.083    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 24.568    

Slack (MET) :             24.616ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.456ns (7.034%)  route 6.027ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.600    -2.447    dtg/clk_31_5MHz
    SLICE_X64Y127        FDRE                                         r  dtg/pix_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.991 r  dtg/pix_num_reg[0]/Q
                         net (fo=40, routed)          6.027     4.036    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 24.616    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 dtg/pix_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5MHz_clk_wiz_1_1 rise@31.746ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.456ns (7.045%)  route 6.016ns (92.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 29.842 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.605    -2.442    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  dtg/pix_num_reg[12]/Q
                         net (fo=41, routed)          6.016     4.030    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                     31.746    31.746 r  
    E3                                                0.000    31.746 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.746    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.157 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.338    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    26.482 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    28.116    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    29.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.509    29.334    
                         clock uncertainty           -0.116    29.217    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 24.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.554    -0.558    dtg/clk_31_5MHz
    SLICE_X64Y130        FDRE                                         r  dtg/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  dtg/pix_num_reg[13]/Q
                         net (fo=40, routed)          0.296    -0.121    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.549    -0.563    dtg/clk_31_5MHz
    SLICE_X63Y125        FDRE                                         r  dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  dtg/pixel_row_reg[6]/Q
                         net (fo=5, routed)           0.143    -0.279    dtg/pixel_row_reg_n_0_[6]
    SLICE_X62Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.234    dtg/vert_sync_i_1_n_0
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.817    -0.334    dtg/clk_31_5MHz
    SLICE_X62Y126        FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism             -0.215    -0.549    
                         clock uncertainty            0.116    -0.433    
    SLICE_X62Y126        FDRE (Hold_fdre_C_D)         0.120    -0.313    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[10]/Q
                         net (fo=40, routed)          0.318    -0.100    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586    -0.526    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.857    -0.295    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y137        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.231    -0.526    
                         clock uncertainty            0.116    -0.410    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.070    -0.340    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.179%)  route 0.326ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.326    -0.093    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.846%)  route 0.331ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.331    -0.087    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.274%)  route 0.341ns (70.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    dtg/clk_31_5MHz
    SLICE_X64Y129        FDRE                                         r  dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.341    -0.078    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.376%)  route 0.138ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.553    -0.559    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y129        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=37, routed)          0.138    -0.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.821    -0.331    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y127        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.216    -0.547    
                         clock uncertainty            0.116    -0.431    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.070    -0.361    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.910%)  route 0.347ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.347    -0.072    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_1_1  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5MHz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_1_1 rise@0.000ns - clk_31_5MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.599%)  route 0.352ns (71.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.552    -0.560    dtg/clk_31_5MHz
    SLICE_X64Y128        FDRE                                         r  dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.352    -0.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_31_5MHz_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.480    
                         clock uncertainty            0.116    -0.363    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.180    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.113    





