INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/recho/OneDrive/Bureau/EFREI/MasterCamp/project_6/project_6.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TB'
