{"vcs1":{"timestamp_begin":1731508267.664425439, "rt":1.53, "ut":0.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1731508269.271551159, "rt":1.19, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731508270.547491345, "rt":0.46, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731508267.055474979}
{"VCS_COMP_START_TIME": 1731508267.055474979}
{"VCS_COMP_END_TIME": 1731508272.589189646}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231560}}
