{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-648,-469",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port led_8bits -pg 1 -lvl 4 -x 1890 -y 180 -defaultsOSRD
preplace port ddr4_sdram -pg 1 -lvl 4 -x 1890 -y 450 -defaultsOSRD
preplace port user_si570_sysclk -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 630 -y 90 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1490 -y 180 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 630 -y 290 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 1150 -y 240 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 1 -x 630 -y 510 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 2 -x 1150 -y 570 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 20 -10 970 60 1340
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 0 930
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 940 70 1320
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 1 N 530
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 1 N 550
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 0 3 30 670 N 670 1330
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ 180
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 950 80n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 1330 160n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 960 60n
preplace netloc ddr4_0_C0_DDR4 1 1 3 NJ 450 NJ 450 NJ
preplace netloc user_si570_sysclk_1 1 0 1 N 480
preplace netloc ps8_0_axi_periph_M01_AXI 1 0 3 30 390 960J 410 1330
levelinfo -pg 1 0 630 1150 1490 1890
pagesize -pg 1 -db -bbox -sgen -170 -480 2020 1170
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"3"
}
