% A
\acrodef{ACC}{Accumulator}
\acrodef{ALU}{Arithmetic and Logic Unit}
\acrodef{AR}{Address Register}
\acrodef{ARM}{Advanced RISC Machines}
\acrodef{ASIC}{Application Specific Integrated Circuit}
\acrodef{ASM}{Algorithmic State Machine}
% B
\acrodef{BAPCo}{Business Application Performance Corporation}
% C
\acrodef{CISC}{Complex Instruction Set Computer}
\acrodef{CMOS}{Complementary Metal-Oxide Semiconductor}
\acrodef{CPI}{Clocks Per Instruction}
\acrodef{CPLD}{Complex Programmable Logic Device}
\acrodef{CPU}{Central Processing Unit}
% D
\acrodef{DM}{Data Memory}
\acrodef{DUT}{Design Under Test}
\acrodef{DR}{Data Register}
\acrodef{DRAM}{Dynamic Random Access Memory}
\acrodef{DSP}{Digital Signal Processor}
\acrodef{DVFS}{Dynamic Voltage and Frequency Scaling}
% E
\acrodef{eASIC}{Structured Application Specific Integrated Circuit}
\acrodef{EDA}{Electronic Design Automation}
\acrodef{EEMBC}{Embedded Microprocessor Benchmark Consortium}
\acrodef{EPC}{Exception Program Counter}
\acrodef{EPROM}{Erasable Programmable Read-Only Memory}
\acrodef{EEPROM}[E$^2$PROM]{Electrically Erasable Programmable Read-Only Memory}
\acrodef{EXE}{Execute}
% F
\acrodef{FF}{Flip-Flop}
\acrodef{FPGA}{Field-Programmable Gate Array}
\acrodef{FR}{Flag Register}
\acrodef{FSM}{Finite State Machine}
% G
\acrodef{GAL}{Generic Array Logic}
\acrodef{GPR}{General Purpose Register}
% H
\acrodef{HDL}{Hardware Description Language}
\acrodef{HW}{Hardware}
% I
\acrodef{IC}{Integrated Circuit}
\acrodef{ID}{Instruction Decode}
\acrodef{IEEE}{Institute of Electrical and Electronics Engineering}
\acrodef{IF}{Instruction Fetch}
\acrodef{IM}{Instruction Memory}
\acrodef{INPR}{Input Register}
\acrodef{IO}{Input/Output}
\acrodef{IP}{Instruction Pointer}
\acrodef{IR}{Instruction Register}
\acrodef{ISA}{Instruction Set Architecture}
% J
% K
% L
\acrodef{LSB}{Least Significant Bit}
\acrodef{LUT}{LookUp Table}
% M
\acrodef{MAR}{Memory Address Register}
\acrodef{MEM}{Memory Access}
\acrodef{MIPS}{Microprocessor without Interlocked Pipeline Stage}
\acrodef{MPGA}{Metal-Programmable Gate Array}
\acrodef{MSB}{Most Significant Bit}
\acrodef{MUX}{Multiplexer}
\acrodefplural{MUX}[MUXes]{Multiplexers}
% N
% O
\acrodef{OS}{Operative System}
\acrodef{OUTR}{Output Register}
% P
\acrodef{PAL}{Programmable Array Logic}
\acrodef{PC}{Program Counter}
\acrodef{PLA}{Programmable Logic Array}
\acrodef{PLD}{Programmable Logic Device}

% Q
% R
\acrodef{RAM}{Random Access Memory}
\acrodef{RF}{Register File}
\acrodef{RISC}{Reduced Instruction Set Computer}
\acrodef{ROM}{Read Only Memory}
\acrodef{RTL}{Register-Transfer Level}
\acrodef{RTOS}{Real-Time Operating System}
% S
\acrodef{SIMD}{Single Instruction Multiple Data}
\acrodef{SoC}{System-on-Chip}
\acrodef{SW}{Software}
\acrodef{SRAM}{Static Random Access Memory}
\acrodef{SP}{Stack Pointer}
\acrodef{SPEC}{Standard Performance Evaluation Corporation}
\acrodef{SPLD}{Simple Programmable Logic Device}
\acrodef{STR}[SR]{Stack Register}
\acrodef{SR}{Status Register}
% T
\acrodef{TPC}{Transaction Processing Performance Council}
\acrodef{TR}{Temporary Register}
% U
\acrodef{uA}[$\mu$A]{Microarchitecture}
\acrodef{uP}[$\mu$P]{Microprocessor}
\acrodef{uC}[$\mu$C]{Microcontroller}
% V
\acrodef{VHDL}{Very High Speed Integrated Circuit Hardware Description Language}
% W
\acrodef{WB}{Write Back}
% X
% Y
% Z
