/*
 * stm32F411xx.h
 *
 *  Created on: Oct 30, 2025
 *      Author: Himshree
 */

#ifndef DRIVERS_INC_STM32F411XX_H_
#define DRIVERS_INC_STM32F411XX_H_

#define _VO volatile

#define FLASH_BASEADDR  0X08000000U
#define SRAM1_BASEADDR  0X20000000U
#define SRAM2_BASEADDR  0X20001C00U
#define ROM             0X1FFF0000U
#define SRAM 			SRAM1_BASEADDR

#define PERIPH_BASE       0X40000000U
#define APB1PERIPH_BASE	  PERIPH_BASE
#define APB2PERIPH_BASE   0X40010000U
#define AHB1PERIPH_BASE   0X40020000U
#define AHB2PERIPH_BASE   0X50000000U



#define GPIOA_BASEADDR     (AHB1PERIPH_BASE + 0X0000)
#define GPIOB_BASEADDR     (AHB1PERIPH_BASE + 0X0400)
#define GPIOC_BASEADDR     (AHB1PERIPH_BASE + 0X0800)
#define GPIOD_BASEADDR     (AHB1PERIPH_BASE + 0X0C00)
#define GPIOE_BASEADDR     (AHB1PERIPH_BASE + 0X1000)
#define GPIOF_BASEADDR     (AHB1PERIPH_BASE + 0X1400)
#define GPIOG_BASEADDR     (AHB1PERIPH_BASE + 0X1800)
#define GPIOH_BASEADDR     (AHB1PERIPH_BASE + 0X1C00)
#define GPIOI_BASEADDR     (AHB1PERIPH_BASE + 0X2000)


#define I2C1_BASEADDR      (APB1PERIPH_BASE + 0X5400)
#define I2C2_BASEADDR      (APB1PERIPH_BASE + 0X5800)
#define I2C3_BASEADDR      (APB1PERIPH_BASE + 0X5C00)

#define SPI2_BASEADDR      (APB1PERIPH_BASE + 0X3800)
#define SPI3_BASEADDR      (APB1PERIPH_BASE + 0X3C00)

#define USART2_BASEADDR      (APB1PERIPH_BASE + 0X4400)
#define USART3_BASEADDR      (APB1PERIPH_BASE + 0X4800)
#define USART4_BASEADDR      (APB1PERIPH_BASE + 0X4C00)
#define USART5_BASEADDR      (APB1PERIPH_BASE + 0X5000)

#define EXIT1_BASEADDR	   (APB2PERIPH_BASE + 0X3C00)
#define SPI1_BASEADDR	   (APB2PERIPH_BASE + 0X3000)
#define SYSCFG_BASEADDR	   (APB2PERIPH_BASE + 0X3800)
#define USART1_BASEADDR	   (APB2PERIPH_BASE + 0X1000)
#define USART6_BASEADDR	   (APB2PERIPH_BASE + 0X1400)


typedef struct
{
    volatile uint32_t MODER;    // Mode register
    volatile uint32_t OTYPER;   // Output type register
    volatile uint32_t OSPEEDR;  // Output speed register
    volatile uint32_t PUPDR;    // Pull-up/Pull-down register
    volatile uint32_t IDR;      // Input data register
    volatile uint32_t ODR;      // Output data register
    volatile uint32_t BSRR;     // Bit set/reset register
    volatile uint32_t LCKR;     // Configuration lock register
    volatile uint32_t AFRL;     // Alternate function low register
    volatile uint32_t AFRH;     // Alternate function high register
} GPIO_Regdef_t;

GPIO_Regdef_t *pGPIOA = (GPIO_Regdef_t *)0X40020000;




#endif /* DRIVERS_INC_STM32F411XX_H_ */
