
*** Running vivado
    with args -log coincidence_detector_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source coincidence_detector_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source coincidence_detector_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 553.840 ; gain = 179.258
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 617.043 ; gain = 41.793
Command: link_design -top coincidence_detector_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1533.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_zynq_ultra_ps_e_0_0/coincidence_detector_zynq_ultra_ps_e_0_0.xdc] for cell 'coincidence_detector_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1661.641 ; gain = 34.457
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_zynq_ultra_ps_e_0_0/coincidence_detector_zynq_ultra_ps_e_0_0.xdc] for cell 'coincidence_detector_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_axi_timer_0_0/coincidence_detector_axi_timer_0_0.xdc] for cell 'coincidence_detector_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_axi_timer_0_0/coincidence_detector_axi_timer_0_0.xdc] for cell 'coincidence_detector_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_rst_ps8_0_100M_0/coincidence_detector_rst_ps8_0_100M_0_board.xdc] for cell 'coincidence_detector_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_rst_ps8_0_100M_0/coincidence_detector_rst_ps8_0_100M_0_board.xdc] for cell 'coincidence_detector_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_rst_ps8_0_100M_0/coincidence_detector_rst_ps8_0_100M_0.xdc] for cell 'coincidence_detector_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_rst_ps8_0_100M_0/coincidence_detector_rst_ps8_0_100M_0.xdc] for cell 'coincidence_detector_i/rst_ps8_0_100M/U0'
Parsing XDC File [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Channels[3]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Channels[2]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Channels[1]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Channels[0]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Channels[3]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Channels[2]'. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.srcs/constrs_1/new/ports.xdc]
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc] for cell 'coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_0/coincidence_detector_auto_ds_0_clocks.xdc] for cell 'coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc] for cell 'coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.gen/sources_1/bd/coincidence_detector/ip/coincidence_detector_auto_ds_1/coincidence_detector_auto_ds_1_clocks.xdc] for cell 'coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 32 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1663.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

El sistema no puede encontrar la ruta especificada.
12 Infos, 47 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1663.766 ; gain = 1046.723
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.770 ; gain = 29.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15a232005

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.605 ; gain = 275.836

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2346.859 ; gain = 0.000
Phase 1 Initialization | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.674 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.739 . Memory (MB): peak = 2346.859 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 15a232005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.742 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 41 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 1439 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f1a782b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.859 ; gain = 0.000
Retarget | Checksum: 1f1a782b3
INFO: [Opt 31-389] Phase Retarget created 61 cells and removed 359 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1909e617f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.859 ; gain = 0.000
Constant propagation | Checksum: 1909e617f
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a04dd536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.859 ; gain = 0.000
Sweep | Checksum: 1a04dd536
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1a04dd536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.859 ; gain = 0.000
BUFG optimization | Checksum: 1a04dd536
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a04dd536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.859 ; gain = 0.000
Shift Register Optimization | Checksum: 1a04dd536
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a04dd536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.859 ; gain = 0.000
Post Processing Netlist | Checksum: 1a04dd536
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d56e619e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2346.859 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: d56e619e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.859 ; gain = 0.000
Phase 9 Finalization | Checksum: d56e619e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.859 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              61  |             359  |                                             54  |
|  Constant propagation         |              43  |             116  |                                             54  |
|  Sweep                        |               0  |               4  |                                            193  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d56e619e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.859 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2346.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d56e619e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2346.859 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d56e619e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2346.859 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2346.859 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d56e619e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2346.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 137 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2346.859 ; gain = 683.094
INFO: [runtcl-4] Executing : report_drc -file coincidence_detector_wrapper_drc_opted.rpt -pb coincidence_detector_wrapper_drc_opted.pb -rpx coincidence_detector_wrapper_drc_opted.rpx
Command: report_drc -file coincidence_detector_wrapper_drc_opted.rpt -pb coincidence_detector_wrapper_drc_opted.pb -rpx coincidence_detector_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2346.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2346.859 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.859 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2346.859 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2346.859 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.859 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2346.859 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2346.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2346.859 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2346.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91f19a2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2346.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2346.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e42237d

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2634e28bd

Time (s): cpu = 00:00:51 ; elapsed = 00:01:31 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2634e28bd

Time (s): cpu = 00:00:51 ; elapsed = 00:01:31 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 1 Placer Initialization | Checksum: 2634e28bd

Time (s): cpu = 00:00:51 ; elapsed = 00:01:31 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a014bc00

Time (s): cpu = 00:00:56 ; elapsed = 00:01:37 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a014bc00

Time (s): cpu = 00:00:56 ; elapsed = 00:01:38 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a014bc00

Time (s): cpu = 00:01:14 ; elapsed = 00:01:52 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 21015d002

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 21015d002

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 2.1.1 Partition Driven Placement | Checksum: 21015d002

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 2.1 Floorplanning | Checksum: 220fe6a07

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 220fe6a07

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 220fe6a07

Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18d055790

Time (s): cpu = 00:03:32 ; elapsed = 00:03:49 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 251 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 1, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 5 LUTs, combined 100 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 9 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 3827.336 ; gain = 0.000
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3827.336 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            100  |                   105  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            9  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |            100  |                   109  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2b284882f

Time (s): cpu = 00:03:36 ; elapsed = 00:03:54 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 2.4 Global Placement Core | Checksum: 2ba35c926

Time (s): cpu = 00:03:54 ; elapsed = 00:04:09 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 2 Global Placement | Checksum: 2ba35c926

Time (s): cpu = 00:03:54 ; elapsed = 00:04:09 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c3bf876f

Time (s): cpu = 00:04:13 ; elapsed = 00:04:25 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18ea88c41

Time (s): cpu = 00:04:15 ; elapsed = 00:04:26 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 188291718

Time (s): cpu = 00:05:01 ; elapsed = 00:05:05 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 158687044

Time (s): cpu = 00:05:20 ; elapsed = 00:05:22 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 3.3.2 Slice Area Swap | Checksum: 158687044

Time (s): cpu = 00:05:20 ; elapsed = 00:05:22 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 3.3 Small Shape DP | Checksum: 1da396193

Time (s): cpu = 00:06:00 ; elapsed = 00:05:54 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c3592fe9

Time (s): cpu = 00:06:01 ; elapsed = 00:05:55 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ac3eb99d

Time (s): cpu = 00:06:01 ; elapsed = 00:05:55 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13ada86c6

Time (s): cpu = 00:06:23 ; elapsed = 00:06:28 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 3 Detail Placement | Checksum: 13ada86c6

Time (s): cpu = 00:06:24 ; elapsed = 00:06:28 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bb59f82

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.296 | TNS=-7868.894 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a3bda6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12a3bda6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3827.336 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bb59f82

Time (s): cpu = 00:06:49 ; elapsed = 00:06:53 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.126. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12ed9a316

Time (s): cpu = 00:08:52 ; elapsed = 00:09:43 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Time (s): cpu = 00:08:52 ; elapsed = 00:09:43 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 4.1 Post Commit Optimization | Checksum: 12ed9a316

Time (s): cpu = 00:08:52 ; elapsed = 00:09:43 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3827.336 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2252f16de

Time (s): cpu = 00:09:13 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2252f16de

Time (s): cpu = 00:09:14 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 4.3 Placer Reporting | Checksum: 2252f16de

Time (s): cpu = 00:09:14 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3827.336 ; gain = 0.000

Time (s): cpu = 00:09:14 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ca7f7a32

Time (s): cpu = 00:09:14 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477
Ending Placer Task | Checksum: 1f309adb0

Time (s): cpu = 00:09:14 ; elapsed = 00:10:03 . Memory (MB): peak = 3827.336 ; gain = 1480.477
84 Infos, 139 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:19 ; elapsed = 00:10:09 . Memory (MB): peak = 3827.336 ; gain = 1480.477
INFO: [runtcl-4] Executing : report_io -file coincidence_detector_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file coincidence_detector_wrapper_utilization_placed.rpt -pb coincidence_detector_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file coincidence_detector_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3827.336 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3827.336 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3827.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 3827.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3827.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3827.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3827.336 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3827.336 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 6.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3827.336 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.126 | TNS=-7856.168 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d5c5cac1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3835.305 ; gain = 7.969
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.126 | TNS=-7856.168 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d5c5cac1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3835.305 ; gain = 7.969

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.126 | TNS=-7856.168 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.109 | TNS=-7856.367 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.101 | TNS=-7856.718 |
INFO: [Physopt 32-81] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[31]_0[2]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[31]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.096 | TNS=-7858.976 |
INFO: [Physopt 32-81] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0_0_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7860.081 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_466_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[1].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7860.049 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[242].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][241]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[242]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7859.860 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[243].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][242]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[243]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7859.466 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[244].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][243]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[244]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7859.124 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[245].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][244]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[245]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7858.589 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[253].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][252]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[253]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7858.152 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[254].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][253]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[254]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7857.817 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[255].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][254]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[255]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7857.561 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[256].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][255]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[256]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7857.048 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[197].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][196]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[197]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7856.919 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[198].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][197]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[198]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7856.546 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][0]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7856.346 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][31]_0[0].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][0]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7856.255 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]_0[1].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][1]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7856.158 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_466_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[199].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][198]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[199]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7855.794 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[770].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][769]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[770]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7855.498 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[771].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][770]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[771]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7855.122 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[772].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][771]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[772]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7854.778 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[773].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][772]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[773]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7854.503 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[774].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][773]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[774]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7854.102 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[782].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][781]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[782]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7853.815 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[783].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][782]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[783]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7853.427 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[784].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][783]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[784]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7853.090 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[200].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][199]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[200]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.851 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.851 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3835.305 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 222cb03d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3835.305 ; gain = 7.969

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.851 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_466_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[203].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][202]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[203]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.557 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[204].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][203]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[204]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.314 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[205].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][204]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[205]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7852.026 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[775].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][774]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[775]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7851.766 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[776].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][775]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[776]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7851.427 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[777].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][776]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[777]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7851.022 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[781].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][780]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[781]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7850.686 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[785].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][784]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[785]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7850.354 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[196].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][195]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[196]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7849.972 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[201].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][200]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[201]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7849.638 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_466_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[206].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][205]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[206]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7849.291 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[175].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][174]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[175]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7849.209 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[22].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][21]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7848.981 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[28].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][27]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7848.764 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[29].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][28]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7848.353 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[929].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][928]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[929]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7848.071 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[930].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][929]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[930]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7847.786 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[933].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][932]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[933]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7847.486 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[987].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][986]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[987]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7847.292 |
INFO: [Physopt 32-663] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[988].  Re-placed instance coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][987]
INFO: [Physopt 32-735] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[988]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7847.006 |
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.095 | TNS=-7847.006 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3835.305 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 18086c51f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3835.305 ; gain = 7.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3835.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3835.305 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.095 | TNS=-7847.006 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.031  |          9.162  |           15  |              0  |                    48  |           0  |           2  |  00:00:34  |
|  Total          |          0.031  |          9.162  |           15  |              0  |                    48  |           0  |           3  |  00:00:34  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3835.305 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1c45a4642

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3835.305 ; gain = 7.969
INFO: [Common 17-83] Releasing license: Implementation
305 Infos, 139 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3835.305 ; gain = 7.969
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3837.887 ; gain = 2.582
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3837.887 ; gain = 2.582
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3837.887 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 3837.887 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3837.887 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3837.887 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3837.887 ; gain = 2.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3837.887 ; gain = 2.582
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26e43eeb ConstDB: 0 ShapeSum: 87a82c38 RouteDB: 4ef70187
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3845.594 ; gain = 0.000
Post Restoration Checksum: NetGraph: e54d3d20 | NumContArr: 81c1443d | Constraints: 72a561e1 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29c5cdddb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29c5cdddb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29c5cdddb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a201e4d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b1ddb8b8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3845.594 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.028 | TNS=-6844.112| WHS=-0.317 | THS=-29.100|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10888
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9309
  Number of Partially Routed Nets     = 1579
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 225f1135c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 225f1135c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3845.594 ; gain = 0.000

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 176929ef9

Time (s): cpu = 00:01:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4034.566 ; gain = 188.973
Phase 3 Initial Routing | Checksum: 2586299e4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Route 35-580] Design has 205 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                  |
+====================+===================+======================================================================================================+
| clk_pl_3           | clk_pl_3          | coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/D   |
| clk_pl_3           | clk_pl_3          | coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[2]/D   |
| clk_pl_3           | clk_pl_3          | coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[3]/D   |
| clk_pl_3           | clk_pl_3          | coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[1]/D   |
| clk_pl_0           | clk_pl_0          | coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3101
 Number of Nodes with overlaps = 395
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.288 | TNS=-7541.596| WHS=0.000  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1bfecadf7

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.237 | TNS=-7557.099| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d564b61f

Time (s): cpu = 00:02:47 ; elapsed = 00:02:09 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.347 | TNS=-7558.237| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1291e9e91

Time (s): cpu = 00:02:51 ; elapsed = 00:02:15 . Memory (MB): peak = 4034.566 ; gain = 188.973
Phase 4 Rip-up And Reroute | Checksum: 1291e9e91

Time (s): cpu = 00:02:51 ; elapsed = 00:02:15 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ed6f8ca2

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.237 | TNS=-7557.099| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 170eca079

Time (s): cpu = 00:02:56 ; elapsed = 00:02:21 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.237 | TNS=-7557.099| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a0de0297

Time (s): cpu = 00:03:03 ; elapsed = 00:02:24 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a0de0297

Time (s): cpu = 00:03:03 ; elapsed = 00:02:24 . Memory (MB): peak = 4034.566 ; gain = 188.973
Phase 5 Delay and Skew Optimization | Checksum: 1a0de0297

Time (s): cpu = 00:03:03 ; elapsed = 00:02:24 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2055fa1bd

Time (s): cpu = 00:03:05 ; elapsed = 00:02:27 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.237 | TNS=-7540.078| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19f053fdb

Time (s): cpu = 00:03:05 ; elapsed = 00:02:27 . Memory (MB): peak = 4034.566 ; gain = 188.973
Phase 6 Post Hold Fix | Checksum: 19f053fdb

Time (s): cpu = 00:03:05 ; elapsed = 00:02:27 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.47424 %
  Global Horizontal Routing Utilization  = 2.96986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 91.5493%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X7Y25 -> INT_X7Y25
   INT_X6Y24 -> INT_X6Y24
South Dir 1x1 Area, Max Cong = 55.4502%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.3077%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.8077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19f053fdb

Time (s): cpu = 00:03:06 ; elapsed = 00:02:27 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19f053fdb

Time (s): cpu = 00:03:06 ; elapsed = 00:02:28 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19f053fdb

Time (s): cpu = 00:03:07 ; elapsed = 00:02:29 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 19f053fdb

Time (s): cpu = 00:03:07 ; elapsed = 00:02:29 . Memory (MB): peak = 4034.566 ; gain = 188.973

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.237 | TNS=-7540.078| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 19f053fdb

Time (s): cpu = 00:03:09 ; elapsed = 00:02:31 . Memory (MB): peak = 4034.566 ; gain = 188.973
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.237 | TNS=-7540.417 | WHS=0.011 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 19f053fdb

Time (s): cpu = 00:03:20 ; elapsed = 00:02:41 . Memory (MB): peak = 4034.566 ; gain = 188.973
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.237 | TNS=-7540.417 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -2.215. Path group: clk_pl_0. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayed[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]_0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[850].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN.
INFO: [Physopt 32-952] Improved path group WNS = -1.923. Path group: **async_default**. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.918. Path group: **async_default**. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[129].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[227].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.859. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[18].
INFO: [Physopt 32-952] Improved path group WNS = -1.853. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[9].
INFO: [Physopt 32-952] Improved path group WNS = -1.820. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[18].
INFO: [Physopt 32-952] Improved path group WNS = -1.790. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[9].
INFO: [Physopt 32-952] Improved path group WNS = -1.782. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[14].
INFO: [Physopt 32-952] Improved path group WNS = -1.760. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.749. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Q[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_rdata[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Q[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_3. Processed net: coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.215 | TNS=-7538.548 | WHS=0.001 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4034.566 ; gain = 0.000
Phase 12.2 Critical Path Optimization | Checksum: 24facc41f

Time (s): cpu = 00:03:26 ; elapsed = 00:02:51 . Memory (MB): peak = 4034.566 ; gain = 188.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.215 | TNS=-7538.548 | WHS=0.001 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 24facc41f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:51 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11deb5dc9

Time (s): cpu = 00:03:27 ; elapsed = 00:02:52 . Memory (MB): peak = 4034.566 ; gain = 188.973
Ending Routing Task | Checksum: 11deb5dc9

Time (s): cpu = 00:03:28 ; elapsed = 00:02:53 . Memory (MB): peak = 4034.566 ; gain = 188.973
INFO: [Common 17-83] Releasing license: Implementation
351 Infos, 141 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:36 ; elapsed = 00:02:59 . Memory (MB): peak = 4034.566 ; gain = 196.680
INFO: [runtcl-4] Executing : report_drc -file coincidence_detector_wrapper_drc_routed.rpt -pb coincidence_detector_wrapper_drc_routed.pb -rpx coincidence_detector_wrapper_drc_routed.rpx
Command: report_drc -file coincidence_detector_wrapper_drc_routed.rpt -pb coincidence_detector_wrapper_drc_routed.pb -rpx coincidence_detector_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file coincidence_detector_wrapper_methodology_drc_routed.rpt -pb coincidence_detector_wrapper_methodology_drc_routed.pb -rpx coincidence_detector_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file coincidence_detector_wrapper_methodology_drc_routed.rpt -pb coincidence_detector_wrapper_methodology_drc_routed.pb -rpx coincidence_detector_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file coincidence_detector_wrapper_power_routed.rpt -pb coincidence_detector_wrapper_power_summary_routed.pb -rpx coincidence_detector_wrapper_power_routed.rpx
Command: report_power -file coincidence_detector_wrapper_power_routed.rpt -pb coincidence_detector_wrapper_power_summary_routed.pb -rpx coincidence_detector_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
361 Infos, 142 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file coincidence_detector_wrapper_route_status.rpt -pb coincidence_detector_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file coincidence_detector_wrapper_timing_summary_routed.rpt -pb coincidence_detector_wrapper_timing_summary_routed.pb -rpx coincidence_detector_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file coincidence_detector_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file coincidence_detector_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file coincidence_detector_wrapper_bus_skew_routed.rpt -pb coincidence_detector_wrapper_bus_skew_routed.pb -rpx coincidence_detector_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4034.566 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.566 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.566 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.575 . Memory (MB): peak = 4034.566 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4034.566 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4034.566 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/coincidence_detector.runs/impl_1/coincidence_detector_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4034.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 12:51:51 2024...
