/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [15:0] _01_;
  wire [24:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire [10:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_22z[7] | celloutsig_0_32z[1]);
  assign celloutsig_0_21z = ~celloutsig_0_19z;
  assign celloutsig_0_17z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_10z | celloutsig_0_4z));
  assign celloutsig_0_3z = celloutsig_0_2z[4] | ~(celloutsig_0_0z[13]);
  assign celloutsig_0_44z = in_data[29] | ~(celloutsig_0_3z);
  assign celloutsig_1_3z = celloutsig_1_0z | ~(in_data[135]);
  assign celloutsig_0_10z = celloutsig_0_7z[2] | ~(celloutsig_0_9z[1]);
  assign celloutsig_0_14z = celloutsig_0_6z | ~(celloutsig_0_6z);
  assign celloutsig_0_16z = in_data[71] | ~(celloutsig_0_6z);
  assign celloutsig_0_40z = ~(celloutsig_0_12z ^ celloutsig_0_23z[2]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[1] ^ celloutsig_1_6z);
  assign celloutsig_1_15z = ~(celloutsig_1_1z[11] ^ celloutsig_1_8z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[5] ^ celloutsig_1_6z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ celloutsig_0_2z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[0] ^ celloutsig_0_7z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] ^ in_data[67]);
  assign celloutsig_0_37z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_16z } + { celloutsig_0_0z[15:9], celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_5z = { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_3z } + in_data[167:165];
  assign celloutsig_1_17z = { celloutsig_1_1z[2], celloutsig_1_15z, celloutsig_1_6z } + { celloutsig_1_5z[1:0], celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_2z[4:1], celloutsig_0_8z, celloutsig_0_6z } + celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_9z[5:3] + celloutsig_0_18z[4:2];
  reg [15:0] _23_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _23_ <= 16'h0000;
    else _23_ <= { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _01_[15:12], _00_, _01_[2:0] } = _23_;
  assign celloutsig_0_32z = { celloutsig_0_9z[1:0], celloutsig_0_24z } & { in_data[30:29], celloutsig_0_17z };
  assign celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_10z } & celloutsig_0_31z[8:0];
  assign celloutsig_0_22z = { celloutsig_0_5z[6:5], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_18z } & { celloutsig_0_9z[3], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[185:171], celloutsig_1_0z } / { 1'h1, in_data[117:105], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_18z = { celloutsig_1_17z[2:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2:1], celloutsig_1_6z, celloutsig_1_0z } === in_data[126:123];
  assign celloutsig_0_19z = { celloutsig_0_11z[5:2], celloutsig_0_16z } === { celloutsig_0_9z[4:2], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[125:117] >= celloutsig_1_1z[15:7];
  assign celloutsig_1_6z = { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_4z[9:1], 1'h0, celloutsig_1_4z[9:1], 1'h0, celloutsig_1_2z } < in_data[152:130];
  assign celloutsig_0_12z = { celloutsig_0_5z[5:3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z } < { celloutsig_0_7z[0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_45z = { celloutsig_0_42z[3:1], celloutsig_0_40z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z } % { 1'h1, celloutsig_0_11z[6:4], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_44z };
  assign celloutsig_0_0z = in_data[45] ? { in_data[62:46], 1'h1, in_data[44:38] } : in_data[36:12];
  assign celloutsig_1_0z = in_data[159:155] !== in_data[156:152];
  assign celloutsig_1_8z = { celloutsig_1_4z[8:1], 1'h0 } !== { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_24z = { in_data[87:80], celloutsig_0_15z } !== { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_29z = ~ celloutsig_0_11z[7:1];
  assign celloutsig_0_13z = in_data[15] & celloutsig_0_4z;
  assign celloutsig_0_42z = celloutsig_0_0z[16:11] << { celloutsig_0_11z[4:3], celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_0_18z = { celloutsig_0_11z[9:6], celloutsig_0_15z } << celloutsig_0_11z[11:7];
  assign celloutsig_0_23z = { _01_[14:12], _00_[8:5], celloutsig_0_7z } << { celloutsig_0_11z[8:0], celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_0z[23:18] <<< { celloutsig_0_0z[17:13], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_23z[6:3], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z } - { celloutsig_0_0z[13:11], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_29z };
  assign celloutsig_1_9z = { celloutsig_1_1z[15:7], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z } - { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z[9:1], 1'h0, celloutsig_1_5z };
  assign celloutsig_0_11z = in_data[18:6] ~^ { celloutsig_0_2z[4:0], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_46z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_37z } ^ { celloutsig_0_33z[8:1], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[50]) | celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_12z) | celloutsig_0_6z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_0z[2:0];
  assign { celloutsig_1_4z[1], celloutsig_1_4z[9:2] } = { celloutsig_1_2z, celloutsig_1_1z[8:1] } ^ { in_data[102], in_data[110:103] };
  assign _01_[11:3] = _00_;
  assign celloutsig_1_4z[0] = 1'h0;
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
