module Registro #(parameter n =3)(
    input logic clk,
    input logic reset,
    input logic [n-1:0]d,
    output logic [n-1:0]q);
    
    always_ff @(posedge clk, posedge reset)
        if(reset) q<='b0;
        else    q<= d;
endmodule
