Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/TestReadDipSwitches_isim_beh.exe -prj C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/TestReadDipSwitches_beh.prj work.TestReadDipSwitches 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ipcore_dir/divide.vhd" into library work
Parsing VHDL file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/DisplayDriver.vhd" into library work
Parsing VHDL file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" into library work
Parsing VHDL file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ReadDipSwitches.vhd" into library work
Parsing VHDL file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/TestReadDipSwitches.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture lut3_v of entity LUT3 [\LUT3("01101010")(0,7)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1001")(0,3)\]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture structure of entity divide [divide_default]
Compiling architecture behavioral of entity DisplayDriver [displaydriver_default]
Compiling architecture behavioral of entity UpdateDisplay [updatedisplay_default]
Compiling architecture behavioral of entity ReadDipSwitches [readdipswitches_default]
Compiling architecture behavior of entity testreaddipswitches
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 41 VHDL Units
Built simulation executable C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/TestReadDipSwitches_isim_beh.exe
Fuse Memory Usage: 57572 KB
Fuse CPU Usage: 687 ms
