<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='115' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='543' u='r' c='_ZNK4llvm9MCAsmInfo19getMinInstAlignmentEv'/>
<offset>224</offset>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='113'>/// Every possible instruction length is a multiple of this value.  Factored
  /// out in .debug_frame and .debug_line.  Defaults to 1.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='24' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCAsmInfo.h' l='36' u='w' c='_ZN4llvm12BPFMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.cpp' l='33' u='w' c='_ZN4llvm16HexagonMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCAsmInfo.cpp' l='39' u='w' c='_ZN4llvm14LanaiMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.cpp' l='46' u='w' c='_ZN4llvm15PPCELFMCAsmInfoC1EbRKNS_6TripleE'/>
