// Seed: 3996687867
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output tri id_3,
    output tri id_4
    , id_25,
    output tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    input supply1 id_14,
    output wor id_15,
    output tri0 id_16,
    output uwire id_17,
    output tri0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input wire id_23
);
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  wire id_3;
  module_0(
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
