
WiFi_HTTP_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e71c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b4e4  0800e8dc  0800e8dc  0000f8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08029dc0  08029dc0  0002b098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08029dc0  08029dc0  0002adc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08029dc8  08029dc8  0002b098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08029dc8  08029dc8  0002adc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08029dcc  08029dcc  0002adcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08029dd0  0002b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001790  20000098  08029e68  0002b098  2**2
                  ALLOC
 10 ._user_heap   00010000  20001828  08029e68  0002b828  2**0
                  ALLOC
 11 ._user_stack  00007f00  10000000  10000000  0002c000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002b098  2**0
                  CONTENTS, READONLY
 13 .debug_line   0002ab90  00000000  00000000  0002b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000b9  00000000  00000000  00055c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00028562  00000000  00000000  00055d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004dc7  00000000  00000000  0007e273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002180  00000000  00000000  00083040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00122557  00000000  00000000  000851c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001a27  00000000  00000000  001a7717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00030811  00000000  00000000  001a913e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d994f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009bc4  00000000  00000000  001d9994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000098 	.word	0x20000098
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800e8c4 	.word	0x0800e8c4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	0800e8c4 	.word	0x0800e8c4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 80005dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000614 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e0:	f002 fb06 	bl	8002bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005e6:	e003      	b.n	80005f0 <LoopCopyDataInit>

080005e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000618 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005ee:	3104      	adds	r1, #4

080005f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005f0:	480a      	ldr	r0, [pc, #40]	@ (800061c <LoopForever+0xa>)
	ldr	r3, =_edata
 80005f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000620 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005f8:	d3f6      	bcc.n	80005e8 <CopyDataInit>
	ldr	r2, =_sbss
 80005fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000624 <LoopForever+0x12>)
	b	LoopFillZerobss
 80005fc:	e002      	b.n	8000604 <LoopFillZerobss>

080005fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000600:	f842 3b04 	str.w	r3, [r2], #4

08000604 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000604:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <LoopForever+0x16>)
	cmp	r2, r3
 8000606:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000608:	d3f9      	bcc.n	80005fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800060a:	f00d fab9 	bl	800db80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800060e:	f001 f8ff 	bl	8001810 <main>

08000612 <LoopForever>:

LoopForever:
    b LoopForever
 8000612:	e7fe      	b.n	8000612 <LoopForever>
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 8000614:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000618:	08029dd0 	.word	0x08029dd0
	ldr	r0, =_sdata
 800061c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000620:	20000098 	.word	0x20000098
	ldr	r2, =_sbss
 8000624:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 8000628:	20001828 	.word	0x20001828

0800062c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800062c:	e7fe      	b.n	800062c <ADC1_IRQHandler>
	...

08000630 <Audio_Init>:
static uint8_t buffer[BUFFER_SIZE];
static uint8_t playing = 0;
static uint32_t buf_idx = 0;
static uint32_t buf_size = 0;

void Audio_Init(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
    // Initialize QSPI
    BSP_QSPI_Init();
 8000634:	f000 f928 	bl	8000888 <BSP_QSPI_Init>
    
    // Start DAC
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000638:	2100      	movs	r1, #0
 800063a:	4802      	ldr	r0, [pc, #8]	@ (8000644 <Audio_Init+0x14>)
 800063c:	f004 fd0d 	bl	800505a <HAL_DAC_Start>
    
    // Configure timer for 8kHz sample rate
    // 80MHz / (10 * 1000) = 8000 Hz
//    __HAL_TIM_SET_PRESCALER(&htim6, 9);
//    __HAL_TIM_SET_AUTORELOAD(&htim6, 999);
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}
 8000644:	2000091c 	.word	0x2000091c

08000648 <Audio_Store>:

void Audio_Store(const uint8_t* data, uint32_t size) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
    audio_size = size;
 8000652:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <Audio_Store+0x7c>)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	6013      	str	r3, [r2, #0]
    
    // Erase enough 64KB blocks
    uint32_t blocks = (size + 0xFFFF) / 0x10000;
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800065e:	33ff      	adds	r3, #255	@ 0xff
 8000660:	0c1b      	lsrs	r3, r3, #16
 8000662:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < blocks; i++) {
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
 8000668:	e007      	b.n	800067a <Audio_Store+0x32>
        BSP_QSPI_Erase_Block(QSPI_ADDR + (i * 0x10000));
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	041b      	lsls	r3, r3, #16
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fa60 	bl	8000b34 <BSP_QSPI_Erase_Block>
    for (uint32_t i = 0; i < blocks; i++) {
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	3301      	adds	r3, #1
 8000678:	617b      	str	r3, [r7, #20]
 800067a:	697a      	ldr	r2, [r7, #20]
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	429a      	cmp	r2, r3
 8000680:	d3f3      	bcc.n	800066a <Audio_Store+0x22>
    }
    
    // Write data in 256-byte chunks
    uint32_t offset = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 8000686:	e014      	b.n	80006b2 <Audio_Store+0x6a>
        uint32_t chunk = (size - offset > 256) ? 256 : (size - offset);
 8000688:	683a      	ldr	r2, [r7, #0]
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000692:	bf28      	it	cs
 8000694:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8000698:	60bb      	str	r3, [r7, #8]
        BSP_QSPI_Write((uint8_t*)(data + offset), QSPI_ADDR + offset, chunk);
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	693b      	ldr	r3, [r7, #16]
 800069e:	4413      	add	r3, r2
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	6939      	ldr	r1, [r7, #16]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f9bf 	bl	8000a28 <BSP_QSPI_Write>
        offset += chunk;
 80006aa:	693a      	ldr	r2, [r7, #16]
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	4413      	add	r3, r2
 80006b0:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d3e6      	bcc.n	8000688 <Audio_Store+0x40>
    }
}
 80006ba:	bf00      	nop
 80006bc:	bf00      	nop
 80006be:	3718      	adds	r7, #24
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	200000b4 	.word	0x200000b4

080006c8 <Audio_Play>:

void Audio_Play(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
    if (audio_size == 0) return;
 80006cc:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <Audio_Play+0x30>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00f      	beq.n	80006f4 <Audio_Play+0x2c>
    
    // Reset playback
    current_pos = 0;
 80006d4:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <Audio_Play+0x34>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
    buf_idx = 0;
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <Audio_Play+0x38>)
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
    buf_size = 0;
 80006e0:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <Audio_Play+0x3c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
    playing = 1;
 80006e6:	4b08      	ldr	r3, [pc, #32]	@ (8000708 <Audio_Play+0x40>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	701a      	strb	r2, [r3, #0]
    
    // Start timer
    HAL_TIM_Base_Start_IT(&htim6);
 80006ec:	4807      	ldr	r0, [pc, #28]	@ (800070c <Audio_Play+0x44>)
 80006ee:	f00a fa45 	bl	800ab7c <HAL_TIM_Base_Start_IT>
 80006f2:	e000      	b.n	80006f6 <Audio_Play+0x2e>
    if (audio_size == 0) return;
 80006f4:	bf00      	nop
}
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	200000b4 	.word	0x200000b4
 80006fc:	200000b8 	.word	0x200000b8
 8000700:	200008c0 	.word	0x200008c0
 8000704:	200008c4 	.word	0x200008c4
 8000708:	200008bc 	.word	0x200008bc
 800070c:	200009f8 	.word	0x200009f8

08000710 <Audio_Stop>:

void Audio_Stop(void) {
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    playing = 0;
 8000714:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <Audio_Stop+0x24>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(&htim6);
 800071a:	4807      	ldr	r0, [pc, #28]	@ (8000738 <Audio_Stop+0x28>)
 800071c:	f00a fa9e 	bl	800ac5c <HAL_TIM_Base_Stop_IT>
    
    // Center DAC output
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 8000720:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000724:	2200      	movs	r2, #0
 8000726:	2100      	movs	r1, #0
 8000728:	4804      	ldr	r0, [pc, #16]	@ (800073c <Audio_Stop+0x2c>)
 800072a:	f004 fd42 	bl	80051b2 <HAL_DAC_SetValue>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200008bc 	.word	0x200008bc
 8000738:	200009f8 	.word	0x200009f8
 800073c:	2000091c 	.word	0x2000091c

08000740 <Audio_TimerCallback>:

void Audio_TimerCallback(void) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
    if (!playing) return;
 8000746:	4b32      	ldr	r3, [pc, #200]	@ (8000810 <Audio_TimerCallback+0xd0>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d05b      	beq.n	8000806 <Audio_TimerCallback+0xc6>
    
    // Refill buffer when empty
    if (buf_idx >= buf_size) {
 800074e:	4b31      	ldr	r3, [pc, #196]	@ (8000814 <Audio_TimerCallback+0xd4>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <Audio_TimerCallback+0xd8>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	429a      	cmp	r2, r3
 8000758:	d325      	bcc.n	80007a6 <Audio_TimerCallback+0x66>
        uint32_t remaining = audio_size - current_pos;
 800075a:	4b30      	ldr	r3, [pc, #192]	@ (800081c <Audio_TimerCallback+0xdc>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	4b30      	ldr	r3, [pc, #192]	@ (8000820 <Audio_TimerCallback+0xe0>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	60bb      	str	r3, [r7, #8]
        
        // End of audio?
        if (remaining == 0) {
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d102      	bne.n	8000772 <Audio_TimerCallback+0x32>
            Audio_Stop();
 800076c:	f7ff ffd0 	bl	8000710 <Audio_Stop>
            return;
 8000770:	e04a      	b.n	8000808 <Audio_TimerCallback+0xc8>
        }
        
        // Read next chunk from QSPI
        buf_size = (remaining > BUFFER_SIZE) ? BUFFER_SIZE : remaining;
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000778:	bf28      	it	cs
 800077a:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 800077e:	4a26      	ldr	r2, [pc, #152]	@ (8000818 <Audio_TimerCallback+0xd8>)
 8000780:	6013      	str	r3, [r2, #0]
        BSP_QSPI_Read(buffer, QSPI_ADDR + current_pos, buf_size);
 8000782:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <Audio_TimerCallback+0xe0>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a24      	ldr	r2, [pc, #144]	@ (8000818 <Audio_TimerCallback+0xd8>)
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	4619      	mov	r1, r3
 800078c:	4825      	ldr	r0, [pc, #148]	@ (8000824 <Audio_TimerCallback+0xe4>)
 800078e:	f000 f8f9 	bl	8000984 <BSP_QSPI_Read>
        buf_idx = 0;
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <Audio_TimerCallback+0xd4>)
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
        current_pos += buf_size;
 8000798:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <Audio_TimerCallback+0xe0>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4b1e      	ldr	r3, [pc, #120]	@ (8000818 <Audio_TimerCallback+0xd8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4413      	add	r3, r2
 80007a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000820 <Audio_TimerCallback+0xe0>)
 80007a4:	6013      	str	r3, [r2, #0]
    }
    
    // Get 16-bit sample (little-endian)
    int16_t sample = (int16_t)(buffer[buf_idx] | (buffer[buf_idx + 1] << 8));
 80007a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000814 <Audio_TimerCallback+0xd4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <Audio_TimerCallback+0xe4>)
 80007ac:	5cd3      	ldrb	r3, [r2, r3]
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	4b18      	ldr	r3, [pc, #96]	@ (8000814 <Audio_TimerCallback+0xd4>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	3301      	adds	r3, #1
 80007b6:	491b      	ldr	r1, [pc, #108]	@ (8000824 <Audio_TimerCallback+0xe4>)
 80007b8:	5ccb      	ldrb	r3, [r1, r3]
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21b      	sxth	r3, r3
 80007c0:	4313      	orrs	r3, r2
 80007c2:	80fb      	strh	r3, [r7, #6]

    // 4x amplification
    int32_t amplified = ((int32_t)sample * 4) + 32768;
 80007c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	60fb      	str	r3, [r7, #12]

    // Clip to prevent distortion
    if (amplified < 0) amplified = 0;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	da01      	bge.n	80007da <Audio_TimerCallback+0x9a>
 80007d6:	2300      	movs	r3, #0
 80007d8:	60fb      	str	r3, [r7, #12]
    if (amplified > 65535) amplified = 65535;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007e0:	db02      	blt.n	80007e8 <Audio_TimerCallback+0xa8>
 80007e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007e6:	60fb      	str	r3, [r7, #12]

    uint16_t dac_val = (uint16_t)(amplified >> 4);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	111b      	asrs	r3, r3, #4
 80007ec:	80bb      	strh	r3, [r7, #4]
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 80007ee:	88bb      	ldrh	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <Audio_TimerCallback+0xe8>)
 80007f6:	f004 fcdc 	bl	80051b2 <HAL_DAC_SetValue>
    
    // Move to next sample
    buf_idx += 2;
 80007fa:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <Audio_TimerCallback+0xd4>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	3302      	adds	r3, #2
 8000800:	4a04      	ldr	r2, [pc, #16]	@ (8000814 <Audio_TimerCallback+0xd4>)
 8000802:	6013      	str	r3, [r2, #0]
 8000804:	e000      	b.n	8000808 <Audio_TimerCallback+0xc8>
    if (!playing) return;
 8000806:	bf00      	nop
}
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	200008bc 	.word	0x200008bc
 8000814:	200008c0 	.word	0x200008c0
 8000818:	200008c4 	.word	0x200008c4
 800081c:	200000b4 	.word	0x200000b4
 8000820:	200000b8 	.word	0x200000b8
 8000824:	200000bc 	.word	0x200000bc
 8000828:	2000091c 	.word	0x2000091c

0800082c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8000832:	4b0c      	ldr	r3, [pc, #48]	@ (8000864 <BSP_HSENSOR_Init+0x38>)
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	20be      	movs	r0, #190	@ 0xbe
 8000838:	4798      	blx	r3
 800083a:	4603      	mov	r3, r0
 800083c:	2bbc      	cmp	r3, #188	@ 0xbc
 800083e:	d002      	beq.n	8000846 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8000840:	2301      	movs	r3, #1
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	e009      	b.n	800085a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <BSP_HSENSOR_Init+0x3c>)
 8000848:	4a06      	ldr	r2, [pc, #24]	@ (8000864 <BSP_HSENSOR_Init+0x38>)
 800084a:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 800084c:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <BSP_HSENSOR_Init+0x3c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	20be      	movs	r0, #190	@ 0xbe
 8000854:	4798      	blx	r3
    ret = HSENSOR_OK;
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800085a:	687b      	ldr	r3, [r7, #4]
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000008 	.word	0x20000008
 8000868:	200008c8 	.word	0x200008c8

0800086c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <BSP_HSENSOR_ReadHumidity+0x18>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	20be      	movs	r0, #190	@ 0xbe
 8000878:	4798      	blx	r3
 800087a:	eef0 7a40 	vmov.f32	s15, s0
}
 800087e:	eeb0 0a67 	vmov.f32	s0, s15
 8000882:	bd80      	pop	{r7, pc}
 8000884:	200008c8 	.word	0x200008c8

08000888 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800088e:	4b3b      	ldr	r3, [pc, #236]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000890:	4a3b      	ldr	r2, [pc, #236]	@ (8000980 <BSP_QSPI_Init+0xf8>)
 8000892:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8000894:	4839      	ldr	r0, [pc, #228]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000896:	f006 f895 	bl	80069c4 <HAL_OSPI_DeInit>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80008a0:	2301      	movs	r3, #1
 80008a2:	e067      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80008a4:	f000 f990 	bl	8000bc8 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80008a8:	4b34      	ldr	r3, [pc, #208]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008aa:	2204      	movs	r2, #4
 80008ac:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80008ae:	4b33      	ldr	r3, [pc, #204]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80008b4:	4b31      	ldr	r3, [pc, #196]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80008c0:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	fa93 f3a3 	rbit	r3, r3
 80008c8:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d101      	bne.n	80008d8 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 80008d4:	2320      	movs	r3, #32
 80008d6:	e003      	b.n	80008e0 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	fab3 f383 	clz	r3, r3
 80008de:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80008e0:	461a      	mov	r2, r3
 80008e2:	4b26      	ldr	r3, [pc, #152]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008e4:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80008e6:	4b25      	ldr	r3, [pc, #148]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 80008ec:	4b23      	ldr	r3, [pc, #140]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 80008f2:	4b22      	ldr	r3, [pc, #136]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 80008f8:	4b20      	ldr	r3, [pc, #128]	@ (800097c <BSP_QSPI_Init+0xf4>)
 80008fa:	2204      	movs	r2, #4
 80008fc:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80008fe:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000900:	2200      	movs	r2, #0
 8000902:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000904:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800090a:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 800090c:	4b1b      	ldr	r3, [pc, #108]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800090e:	2200      	movs	r2, #0
 8000910:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8000912:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000914:	2200      	movs	r2, #0
 8000916:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8000918:	4818      	ldr	r0, [pc, #96]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800091a:	f005 ffa9 	bl	8006870 <HAL_OSPI_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8000924:	2301      	movs	r3, #1
 8000926:	e025      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8000928:	4814      	ldr	r0, [pc, #80]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800092a:	f000 f98d 	bl	8000c48 <QSPI_ResetMemory>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8000934:	2304      	movs	r3, #4
 8000936:	e01d      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8000938:	2101      	movs	r1, #1
 800093a:	4810      	ldr	r0, [pc, #64]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800093c:	f000 fa72 	bl	8000e24 <QSPI_QuadMode>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e014      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 800094a:	2101      	movs	r1, #1
 800094c:	480b      	ldr	r0, [pc, #44]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800094e:	f000 fb15 	bl	8000f7c <QSPI_HighPerfMode>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	e00b      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 800095c:	4b07      	ldr	r3, [pc, #28]	@ (800097c <BSP_QSPI_Init+0xf4>)
 800095e:	2202      	movs	r2, #2
 8000960:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8000962:	4806      	ldr	r0, [pc, #24]	@ (800097c <BSP_QSPI_Init+0xf4>)
 8000964:	f005 ff84 	bl	8006870 <HAL_OSPI_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	e000      	b.n	8000974 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	200008cc 	.word	0x200008cc
 8000980:	a0001000 	.word	0xa0001000

08000984 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b098      	sub	sp, #96	@ 0x60
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000990:	2300      	movs	r3, #0
 8000992:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8000998:	23eb      	movs	r3, #235	@ 0xeb
 800099a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800099c:	2301      	movs	r3, #1
 800099e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80009a4:	2300      	movs	r3, #0
 80009a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80009ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80009b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80009b8:	2300      	movs	r3, #0
 80009ba:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 80009bc:	23aa      	movs	r3, #170	@ 0xaa
 80009be:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80009c0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80009c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80009c6:	2300      	movs	r3, #0
 80009c8:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80009ca:	2300      	movs	r3, #0
 80009cc:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80009ce:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80009d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80009d8:	2300      	movs	r3, #0
 80009da:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80009dc:	2304      	movs	r3, #4
 80009de:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80009e4:	2300      	movs	r3, #0
 80009e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009f0:	4619      	mov	r1, r3
 80009f2:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <BSP_QSPI_Read+0xa0>)
 80009f4:	f006 f80d 	bl	8006a12 <HAL_OSPI_Command>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e00b      	b.n	8000a1a <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	4806      	ldr	r0, [pc, #24]	@ (8000a24 <BSP_QSPI_Read+0xa0>)
 8000a0a:	f006 f8f6 	bl	8006bfa <HAL_OSPI_Receive>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3760      	adds	r7, #96	@ 0x60
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200008cc 	.word	0x200008cc

08000a28 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b09c      	sub	sp, #112	@ 0x70
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000a3c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8000a3e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d901      	bls.n	8000a4a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8000a4e:	68ba      	ldr	r2, [r7, #8]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4413      	add	r3, r2
 8000a54:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8000a5e:	2338      	movs	r3, #56	@ 0x38
 8000a60:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000a62:	2301      	movs	r3, #1
 8000a64:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8000a6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a72:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8000a74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a78:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8000a82:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000a94:	2300      	movs	r3, #0
 8000a96:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8000a98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8000a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a9e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8000aa0:	4823      	ldr	r0, [pc, #140]	@ (8000b30 <BSP_QSPI_Write+0x108>)
 8000aa2:	f000 f918 	bl	8000cd6 <QSPI_WriteEnable>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	e03b      	b.n	8000b28 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ab8:	4619      	mov	r1, r3
 8000aba:	481d      	ldr	r0, [pc, #116]	@ (8000b30 <BSP_QSPI_Write+0x108>)
 8000abc:	f005 ffa9 	bl	8006a12 <HAL_OSPI_Command>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e02e      	b.n	8000b28 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ace:	68f9      	ldr	r1, [r7, #12]
 8000ad0:	4817      	ldr	r0, [pc, #92]	@ (8000b30 <BSP_QSPI_Write+0x108>)
 8000ad2:	f006 f81f 	bl	8006b14 <HAL_OSPI_Transmit>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8000adc:	2301      	movs	r3, #1
 8000ade:	e023      	b.n	8000b28 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000ae0:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ae4:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <BSP_QSPI_Write+0x108>)
 8000ae6:	f000 f952 	bl	8000d8e <QSPI_AutoPollingMemReady>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	e019      	b.n	8000b28 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8000af4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000af8:	4413      	add	r3, r2
 8000afa:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8000afc:	68fa      	ldr	r2, [r7, #12]
 8000afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b00:	4413      	add	r3, r2
 8000b02:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8000b04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000b06:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000b0a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d203      	bcs.n	8000b18 <BSP_QSPI_Write+0xf0>
 8000b10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000b12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	e001      	b.n	8000b1c <BSP_QSPI_Write+0xf4>
 8000b18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8000b1e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d3b8      	bcc.n	8000a98 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8000b26:	2300      	movs	r3, #0
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3770      	adds	r7, #112	@ 0x70
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200008cc 	.word	0x200008cc

08000b34 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b096      	sub	sp, #88	@ 0x58
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8000b44:	23d8      	movs	r3, #216	@ 0xd8
 8000b46:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8000b58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8000b5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8000b7c:	4811      	ldr	r0, [pc, #68]	@ (8000bc4 <BSP_QSPI_Erase_Block+0x90>)
 8000b7e:	f000 f8aa 	bl	8000cd6 <QSPI_WriteEnable>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e017      	b.n	8000bbc <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b8c:	f107 0308 	add.w	r3, r7, #8
 8000b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b94:	4619      	mov	r1, r3
 8000b96:	480b      	ldr	r0, [pc, #44]	@ (8000bc4 <BSP_QSPI_Erase_Block+0x90>)
 8000b98:	f005 ff3b 	bl	8006a12 <HAL_OSPI_Command>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00a      	b.n	8000bbc <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8000ba6:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8000baa:	4806      	ldr	r0, [pc, #24]	@ (8000bc4 <BSP_QSPI_Erase_Block+0x90>)
 8000bac:	f000 f8ef 	bl	8000d8e <QSPI_AutoPollingMemReady>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e000      	b.n	8000bbc <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3758      	adds	r7, #88	@ 0x58
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200008cc 	.word	0x200008cc

08000bc8 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8000bce:	4b1c      	ldr	r3, [pc, #112]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bd8:	6513      	str	r3, [r2, #80]	@ 0x50
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a15      	ldr	r2, [pc, #84]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8000bf2:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	4a12      	ldr	r2, [pc, #72]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000bfc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	4a0f      	ldr	r2, [pc, #60]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000c04:	f043 0310 	orr.w	r3, r3, #16
 8000c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <BSP_QSPI_MspInit+0x78>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	f003 0310 	and.w	r3, r3, #16
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8000c16:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8000c1a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c24:	2303      	movs	r3, #3
 8000c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000c28:	230a      	movs	r3, #10
 8000c2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4619      	mov	r1, r3
 8000c32:	4804      	ldr	r0, [pc, #16]	@ (8000c44 <BSP_QSPI_MspInit+0x7c>)
 8000c34:	f004 fcfe 	bl	8005634 <HAL_GPIO_Init>
}
 8000c38:	bf00      	nop
 8000c3a:	3720      	adds	r7, #32
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40021000 	.word	0x40021000
 8000c44:	48001000 	.word	0x48001000

08000c48 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b096      	sub	sp, #88	@ 0x58
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8000c58:	2366      	movs	r3, #102	@ 0x66
 8000c5a:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c80:	f107 0308 	add.w	r3, r7, #8
 8000c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c88:	4619      	mov	r1, r3
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f005 fec1 	bl	8006a12 <HAL_OSPI_Command>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e019      	b.n	8000cce <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8000c9a:	2399      	movs	r3, #153	@ 0x99
 8000c9c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f005 feb2 	bl	8006a12 <HAL_OSPI_Command>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e00a      	b.n	8000cce <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000cb8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 f866 	bl	8000d8e <QSPI_AutoPollingMemReady>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e000      	b.n	8000cce <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3758      	adds	r7, #88	@ 0x58
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b09c      	sub	sp, #112	@ 0x70
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8000ce6:	2306      	movs	r3, #6
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000cea:	2301      	movs	r3, #1
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d0e:	f107 0320 	add.w	r3, r7, #32
 8000d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d16:	4619      	mov	r1, r3
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f005 fe7a 	bl	8006a12 <HAL_OSPI_Command>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e02e      	b.n	8000d86 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8000d34:	2310      	movs	r3, #16
 8000d36:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8000d38:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d3c:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8000d3e:	2305      	movs	r3, #5
 8000d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8000d42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d46:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d50:	f107 0320 	add.w	r3, r7, #32
 8000d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d58:	4619      	mov	r1, r3
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f005 fe59 	bl	8006a12 <HAL_OSPI_Command>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e00d      	b.n	8000d86 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d6a:	f107 030c 	add.w	r3, r7, #12
 8000d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d72:	4619      	mov	r1, r3
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f005 ffe3 	bl	8006d40 <HAL_OSPI_AutoPolling>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e000      	b.n	8000d86 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3770      	adds	r7, #112	@ 0x70
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b09c      	sub	sp, #112	@ 0x70
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
 8000d96:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8000da0:	2305      	movs	r3, #5
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000da4:	2301      	movs	r3, #1
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000da8:	2300      	movs	r3, #0
 8000daa:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8000db8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8000dde:	2310      	movs	r3, #16
 8000de0:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8000de2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000de6:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000de8:	f107 0320 	add.w	r3, r7, #32
 8000dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000df0:	4619      	mov	r1, r3
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f005 fe0d 	bl	8006a12 <HAL_OSPI_Command>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00c      	b.n	8000e1c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8000e02:	f107 030c 	add.w	r3, r7, #12
 8000e06:	683a      	ldr	r2, [r7, #0]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f005 ff98 	bl	8006d40 <HAL_OSPI_AutoPolling>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e000      	b.n	8000e1c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8000e1a:	2300      	movs	r3, #0
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3770      	adds	r7, #112	@ 0x70
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b098      	sub	sp, #96	@ 0x60
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000e30:	2300      	movs	r3, #0
 8000e32:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8000e38:	2305      	movs	r3, #5
 8000e3a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000e40:	2300      	movs	r3, #0
 8000e42:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000e44:	2300      	movs	r3, #0
 8000e46:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8000e50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e54:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000e66:	2300      	movs	r3, #0
 8000e68:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e72:	4619      	mov	r1, r3
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f005 fdcc 	bl	8006a12 <HAL_OSPI_Command>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e077      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e84:	f107 030f 	add.w	r3, r7, #15
 8000e88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f005 feb3 	bl	8006bfa <HAL_OSPI_Receive>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e06a      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff19 	bl	8000cd6 <QSPI_WriteEnable>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e062      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8000eae:	78fb      	ldrb	r3, [r7, #3]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d105      	bne.n	8000ec0 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	73fb      	strb	r3, [r7, #15]
 8000ebe:	e004      	b.n	8000eca <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ece:	f107 0310 	add.w	r3, r7, #16
 8000ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f005 fd9a 	bl	8006a12 <HAL_OSPI_Command>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e045      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ee8:	f107 030f 	add.w	r3, r7, #15
 8000eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f005 fe0e 	bl	8006b14 <HAL_OSPI_Transmit>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e038      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000f02:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f7ff ff41 	bl	8000d8e <QSPI_AutoPollingMemReady>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e02e      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8000f16:	2305      	movs	r3, #5
 8000f18:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f22:	4619      	mov	r1, r3
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f005 fd74 	bl	8006a12 <HAL_OSPI_Command>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e01f      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f34:	f107 030f 	add.w	r3, r7, #15
 8000f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f005 fe5b 	bl	8006bfa <HAL_OSPI_Receive>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e012      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d102      	bne.n	8000f5e <QSPI_QuadMode+0x13a>
 8000f58:	78fb      	ldrb	r3, [r7, #3]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d007      	beq.n	8000f6e <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8000f68:	78fb      	ldrb	r3, [r7, #3]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3760      	adds	r7, #96	@ 0x60
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b098      	sub	sp, #96	@ 0x60
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8000f90:	2305      	movs	r3, #5
 8000f92:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8000fa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fac:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fca:	4619      	mov	r1, r3
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f005 fd20 	bl	8006a12 <HAL_OSPI_Command>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e09a      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f005 fe07 	bl	8006bfa <HAL_OSPI_Receive>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e08d      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8000ff6:	2315      	movs	r3, #21
 8000ff8:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001006:	4619      	mov	r1, r3
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f005 fd02 	bl	8006a12 <HAL_OSPI_Command>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e07c      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	3301      	adds	r3, #1
 800101e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001022:	4619      	mov	r1, r3
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f005 fde8 	bl	8006bfa <HAL_OSPI_Receive>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	e06e      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fe4e 	bl	8000cd6 <QSPI_WriteEnable>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	e066      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d105      	bne.n	8001056 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 800104a:	7bbb      	ldrb	r3, [r7, #14]
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	b2db      	uxtb	r3, r3
 8001052:	73bb      	strb	r3, [r7, #14]
 8001054:	e004      	b.n	8001060 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001056:	7bbb      	ldrb	r3, [r7, #14]
 8001058:	f023 0302 	bic.w	r3, r3, #2
 800105c:	b2db      	uxtb	r3, r3
 800105e:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001060:	2301      	movs	r3, #1
 8001062:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001064:	2303      	movs	r3, #3
 8001066:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001070:	4619      	mov	r1, r3
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f005 fccd 	bl	8006a12 <HAL_OSPI_Command>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e047      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800108a:	4619      	mov	r1, r3
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f005 fd41 	bl	8006b14 <HAL_OSPI_Transmit>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e03a      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800109c:	f241 3188 	movw	r1, #5000	@ 0x1388
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff fe74 	bl	8000d8e <QSPI_AutoPollingMemReady>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e030      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80010b0:	2315      	movs	r3, #21
 80010b2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010c0:	4619      	mov	r1, r3
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f005 fca5 	bl	8006a12 <HAL_OSPI_Command>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e01f      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010da:	4619      	mov	r1, r3
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f005 fd8c 	bl	8006bfa <HAL_OSPI_Receive>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e012      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80010ec:	7b7b      	ldrb	r3, [r7, #13]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <QSPI_HighPerfMode+0x180>
 80010f6:	78fb      	ldrb	r3, [r7, #3]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d007      	beq.n	800110c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80010fc:	7b7b      	ldrb	r3, [r7, #13]
 80010fe:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001102:	2b00      	cmp	r3, #0
 8001104:	d004      	beq.n	8001110 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001106:	78fb      	ldrb	r3, [r7, #3]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3760      	adds	r7, #96	@ 0x60
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <HAL_MspInit+0x44>)
 8001124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001126:	4a0e      	ldr	r2, [pc, #56]	@ (8001160 <HAL_MspInit+0x44>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6613      	str	r3, [r2, #96]	@ 0x60
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <HAL_MspInit+0x44>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <HAL_MspInit+0x44>)
 800113c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113e:	4a08      	ldr	r2, [pc, #32]	@ (8001160 <HAL_MspInit+0x44>)
 8001140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001144:	6593      	str	r3, [r2, #88]	@ 0x58
 8001146:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <HAL_MspInit+0x44>)
 8001148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000

08001164 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	@ 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a19      	ldr	r2, [pc, #100]	@ (80011e8 <HAL_DAC_MspInit+0x84>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d12c      	bne.n	80011e0 <HAL_DAC_MspInit+0x7c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001186:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 8001188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118a:	4a18      	ldr	r2, [pc, #96]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 800118c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001190:	6593      	str	r3, [r2, #88]	@ 0x58
 8001192:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 8001194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001196:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a12      	ldr	r2, [pc, #72]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <HAL_DAC_MspInit+0x88>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011b6:	2310      	movs	r3, #16
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ba:	2303      	movs	r3, #3
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4619      	mov	r1, r3
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011cc:	f004 fa32 	bl	8005634 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2101      	movs	r1, #1
 80011d4:	2036      	movs	r0, #54	@ 0x36
 80011d6:	f003 fee8 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011da:	2036      	movs	r0, #54	@ 0x36
 80011dc:	f003 ff01 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80011e0:	bf00      	nop
 80011e2:	3728      	adds	r7, #40	@ 0x28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40007400 	.word	0x40007400
 80011ec:	40021000 	.word	0x40021000

080011f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b0ae      	sub	sp, #184	@ 0xb8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	2294      	movs	r2, #148	@ 0x94
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00c fbcb 	bl	800d9ac <memset>
  if(hi2c->Instance==I2C1)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a21      	ldr	r2, [pc, #132]	@ (80012a0 <HAL_I2C_MspInit+0xb0>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d13b      	bne.n	8001298 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001220:	2340      	movs	r3, #64	@ 0x40
 8001222:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001224:	2300      	movs	r3, #0
 8001226:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	4618      	mov	r0, r3
 800122e:	f006 feaf 	bl	8007f90 <HAL_RCCEx_PeriphCLKConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001238:	f001 fc81 	bl	8002b3e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b19      	ldr	r3, [pc, #100]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 800123e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001240:	4a18      	ldr	r2, [pc, #96]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001248:	4b16      	ldr	r3, [pc, #88]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 800124a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001254:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001258:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800125c:	2312      	movs	r3, #18
 800125e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001268:	2303      	movs	r3, #3
 800126a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800126e:	2304      	movs	r3, #4
 8001270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001278:	4619      	mov	r1, r3
 800127a:	480b      	ldr	r0, [pc, #44]	@ (80012a8 <HAL_I2C_MspInit+0xb8>)
 800127c:	f004 f9da 	bl	8005634 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001280:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 8001282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001284:	4a07      	ldr	r2, [pc, #28]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 8001286:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800128a:	6593      	str	r3, [r2, #88]	@ 0x58
 800128c:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <HAL_I2C_MspInit+0xb4>)
 800128e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001290:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001298:	bf00      	nop
 800129a:	37b8      	adds	r7, #184	@ 0xb8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40005400 	.word	0x40005400
 80012a4:	40021000 	.word	0x40021000
 80012a8:	48000400 	.word	0x48000400

080012ac <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <HAL_I2C_MspDeInit+0x3c>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d10f      	bne.n	80012de <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80012be:	4b0b      	ldr	r3, [pc, #44]	@ (80012ec <HAL_I2C_MspDeInit+0x40>)
 80012c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <HAL_I2C_MspDeInit+0x40>)
 80012c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80012c8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80012ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ce:	4808      	ldr	r0, [pc, #32]	@ (80012f0 <HAL_I2C_MspDeInit+0x44>)
 80012d0:	f004 fb42 	bl	8005958 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80012d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012d8:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <HAL_I2C_MspDeInit+0x44>)
 80012da:	f004 fb3d 	bl	8005958 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40005400 	.word	0x40005400
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000400 	.word	0x48000400

080012f4 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0aa      	sub	sp, #168	@ 0xa8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	2294      	movs	r2, #148	@ 0x94
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f00c fb51 	bl	800d9ac <memset>
  if(hospi->Instance==OCTOSPI1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a17      	ldr	r2, [pc, #92]	@ (800136c <HAL_OSPI_MspInit+0x78>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d127      	bne.n	8001364 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001314:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001318:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4618      	mov	r0, r3
 8001326:	f006 fe33 	bl	8007f90 <HAL_RCCEx_PeriphCLKConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8001330:	f001 fc05 	bl	8002b3e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001334:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001338:	4a0d      	ldr	r2, [pc, #52]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 800133a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800133e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001340:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001344:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800134c:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 800134e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001350:	4a07      	ldr	r2, [pc, #28]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 8001352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001356:	6513      	str	r3, [r2, #80]	@ 0x50
 8001358:	4b05      	ldr	r3, [pc, #20]	@ (8001370 <HAL_OSPI_MspInit+0x7c>)
 800135a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800135c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001364:	bf00      	nop
 8001366:	37a8      	adds	r7, #168	@ 0xa8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	a0001000 	.word	0xa0001000
 8001370:	40021000 	.word	0x40021000

08001374 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <HAL_OSPI_MspDeInit+0x38>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d10b      	bne.n	800139e <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_OSPI_MspDeInit+0x3c>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	4a09      	ldr	r2, [pc, #36]	@ (80013b0 <HAL_OSPI_MspDeInit+0x3c>)
 800138c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001390:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8001392:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <HAL_OSPI_MspDeInit+0x3c>)
 8001394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001396:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_OSPI_MspDeInit+0x3c>)
 8001398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800139c:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	a0001000 	.word	0xa0001000
 80013b0:	40021000 	.word	0x40021000

080013b4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b0ae      	sub	sp, #184	@ 0xb8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	2294      	movs	r2, #148	@ 0x94
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f00c fae9 	bl	800d9ac <memset>
  if(hrtc->Instance==RTC)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a24      	ldr	r2, [pc, #144]	@ (8001470 <HAL_RTC_MspInit+0xbc>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d141      	bne.n	8001468 <HAL_RTC_MspInit+0xb4>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	4618      	mov	r0, r3
 80013f8:	f006 fdca 	bl	8007f90 <HAL_RCCEx_PeriphCLKConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_RTC_MspInit+0x52>
    {
      Error_Handler();
 8001402:	f001 fb9c 	bl	8002b3e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001406:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <HAL_RTC_MspInit+0xc0>)
 8001408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800140c:	4a19      	ldr	r2, [pc, #100]	@ (8001474 <HAL_RTC_MspInit+0xc0>)
 800140e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001412:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001416:	4b17      	ldr	r3, [pc, #92]	@ (8001474 <HAL_RTC_MspInit+0xc0>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	4a16      	ldr	r2, [pc, #88]	@ (8001474 <HAL_RTC_MspInit+0xc0>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001422:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <HAL_RTC_MspInit+0xc0>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PB2     ------> RTC_OUT_CALIB
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800142e:	2304      	movs	r3, #4
 8001430:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001434:	2302      	movs	r3, #2
 8001436:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001450:	4619      	mov	r1, r3
 8001452:	4809      	ldr	r0, [pc, #36]	@ (8001478 <HAL_RTC_MspInit+0xc4>)
 8001454:	f004 f8ee 	bl	8005634 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001458:	2200      	movs	r2, #0
 800145a:	2100      	movs	r1, #0
 800145c:	2029      	movs	r0, #41	@ 0x29
 800145e:	f003 fda4 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001462:	2029      	movs	r0, #41	@ 0x29
 8001464:	f003 fdbd 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001468:	bf00      	nop
 800146a:	37b8      	adds	r7, #184	@ 0xb8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40002800 	.word	0x40002800
 8001474:	40021000 	.word	0x40021000
 8001478:	48000400 	.word	0x48000400

0800147c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a23      	ldr	r2, [pc, #140]	@ (8001518 <HAL_TIM_Base_MspInit+0x9c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d114      	bne.n	80014b8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800148e:	4b23      	ldr	r3, [pc, #140]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 8001490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001492:	4a22      	ldr	r2, [pc, #136]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 8001494:	f043 0310 	orr.w	r3, r3, #16
 8001498:	6593      	str	r3, [r2, #88]	@ 0x58
 800149a:	4b20      	ldr	r3, [pc, #128]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 800149c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149e:	f003 0310 	and.w	r3, r3, #16
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2101      	movs	r1, #1
 80014aa:	2036      	movs	r0, #54	@ 0x36
 80014ac:	f003 fd7d 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014b0:	2036      	movs	r0, #54	@ 0x36
 80014b2:	f003 fd96 	bl	8004fe2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 80014b6:	e02a      	b.n	800150e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a18      	ldr	r2, [pc, #96]	@ (8001520 <HAL_TIM_Base_MspInit+0xa4>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d114      	bne.n	80014ec <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80014c2:	4b16      	ldr	r3, [pc, #88]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 80014c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c6:	4a15      	ldr	r2, [pc, #84]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 80014c8:	f043 0320 	orr.w	r3, r3, #32
 80014cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80014ce:	4b13      	ldr	r3, [pc, #76]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 80014d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d2:	f003 0320 	and.w	r3, r3, #32
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2101      	movs	r1, #1
 80014de:	2037      	movs	r0, #55	@ 0x37
 80014e0:	f003 fd63 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80014e4:	2037      	movs	r0, #55	@ 0x37
 80014e6:	f003 fd7c 	bl	8004fe2 <HAL_NVIC_EnableIRQ>
}
 80014ea:	e010      	b.n	800150e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM16)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001524 <HAL_TIM_Base_MspInit+0xa8>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d10b      	bne.n	800150e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fa:	4a08      	ldr	r2, [pc, #32]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001500:	6613      	str	r3, [r2, #96]	@ 0x60
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_TIM_Base_MspInit+0xa0>)
 8001504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40001000 	.word	0x40001000
 800151c:	40021000 	.word	0x40021000
 8001520:	40001400 	.word	0x40001400
 8001524:	40014400 	.word	0x40014400

08001528 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b0ae      	sub	sp, #184	@ 0xb8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	2294      	movs	r2, #148	@ 0x94
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f00c fa2f 	bl	800d9ac <memset>
  if(huart->Instance==USART1)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a25      	ldr	r2, [pc, #148]	@ (80015e8 <HAL_UART_MspInit+0xc0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d142      	bne.n	80015de <HAL_UART_MspInit+0xb6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800155c:	2300      	movs	r3, #0
 800155e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	4618      	mov	r0, r3
 8001566:	f006 fd13 	bl	8007f90 <HAL_RCCEx_PeriphCLKConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001570:	f001 fae5 	bl	8002b3e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 8001576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001578:	4a1c      	ldr	r2, [pc, #112]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 800157a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800157e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001580:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 8001582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158c:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 800158e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001590:	4a16      	ldr	r2, [pc, #88]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 8001592:	f043 0302 	orr.w	r3, r3, #2
 8001596:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001598:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 800159a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015a4:	23c0      	movs	r3, #192	@ 0xc0
 80015a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b6:	2303      	movs	r3, #3
 80015b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015bc:	2307      	movs	r3, #7
 80015be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4809      	ldr	r0, [pc, #36]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 80015ca:	f004 f833 	bl	8005634 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2100      	movs	r1, #0
 80015d2:	2025      	movs	r0, #37	@ 0x25
 80015d4:	f003 fce9 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015d8:	2025      	movs	r0, #37	@ 0x25
 80015da:	f003 fd02 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015de:	bf00      	nop
 80015e0:	37b8      	adds	r7, #184	@ 0xb8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40013800 	.word	0x40013800
 80015ec:	40021000 	.word	0x40021000
 80015f0:	48000400 	.word	0x48000400

080015f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <NMI_Handler+0x4>

080015fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <HardFault_Handler+0x4>

08001604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <MemManage_Handler+0x4>

0800160c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <UsageFault_Handler+0x4>

0800161c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164a:	f003 fb8f 	bl	8004d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&hDiscoUart);
 8001658:	4802      	ldr	r0, [pc, #8]	@ (8001664 <USART1_IRQHandler+0x10>)
 800165a:	f009 fed3 	bl	800b404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20001640 	.word	0x20001640

08001668 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800166c:	2002      	movs	r0, #2
 800166e:	f004 fa95 	bl	8005b9c <HAL_GPIO_EXTI_IRQHandler>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}

08001676 <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800167a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800167e:	f004 fa8d 	bl	8005b9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <RTC_Alarm_IRQHandler+0x10>)
 800168e:	f007 fd6f 	bl	8009170 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200009d4 	.word	0x200009d4

0800169c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016a0:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <TIM6_DAC_IRQHandler+0x14>)
 80016a2:	f009 fb0a 	bl	800acba <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80016a6:	4803      	ldr	r0, [pc, #12]	@ (80016b4 <TIM6_DAC_IRQHandler+0x18>)
 80016a8:	f003 fd29 	bl	80050fe <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200009f8 	.word	0x200009f8
 80016b4:	2000091c 	.word	0x2000091c

080016b8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <TIM7_IRQHandler+0x10>)
 80016be:	f009 fafc 	bl	800acba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000a44 	.word	0x20000a44

080016cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return 1;
 80016d0:	2301      	movs	r3, #1
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <_kill>:

int _kill(int pid, int sig)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016e6:	f00c fa45 	bl	800db74 <__errno>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2216      	movs	r2, #22
 80016ee:	601a      	str	r2, [r3, #0]
  return -1;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <_exit>:

void _exit (int status)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff ffe7 	bl	80016dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800170e:	bf00      	nop
 8001710:	e7fd      	b.n	800170e <_exit+0x12>

08001712 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	e00a      	b.n	800173a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001724:	f3af 8000 	nop.w
 8001728:	4601      	mov	r1, r0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	1c5a      	adds	r2, r3, #1
 800172e:	60ba      	str	r2, [r7, #8]
 8001730:	b2ca      	uxtb	r2, r1
 8001732:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	3301      	adds	r3, #1
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	697a      	ldr	r2, [r7, #20]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	429a      	cmp	r2, r3
 8001740:	dbf0      	blt.n	8001724 <_read+0x12>
  }

  return len;
 8001742:	687b      	ldr	r3, [r7, #4]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	e009      	b.n	8001772 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	60ba      	str	r2, [r7, #8]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f000 f840 	bl	80017ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	3301      	adds	r3, #1
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	429a      	cmp	r2, r3
 8001778:	dbf1      	blt.n	800175e <_write+0x12>
  }
  return len;
 800177a:	687b      	ldr	r3, [r7, #4]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <_close>:

int _close(int file)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800178c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001790:	4618      	mov	r0, r3
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017ac:	605a      	str	r2, [r3, #4]
  return 0;
 80017ae:	2300      	movs	r3, #0
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <_isatty>:

int _isatty(int file)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017c4:	2301      	movs	r3, #1
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b085      	sub	sp, #20
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	60f8      	str	r0, [r7, #12]
 80017da:	60b9      	str	r1, [r7, #8]
 80017dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 80017f4:	1d39      	adds	r1, r7, #4
 80017f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017fa:	2201      	movs	r2, #1
 80017fc:	4803      	ldr	r0, [pc, #12]	@ (800180c <__io_putchar+0x20>)
 80017fe:	f009 fd27 	bl	800b250 <HAL_UART_Transmit>
  return ch;
 8001802:	687b      	ldr	r3, [r7, #4]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20001640 	.word	0x20001640

08001810 <main>:


int main(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b0d0      	sub	sp, #320	@ 0x140
 8001814:	af04      	add	r7, sp, #16
  HAL_Init();
 8001816:	f003 fa55 	bl	8004cc4 <HAL_Init>
  SystemClock_Config();
 800181a:	f001 f955 	bl	8002ac8 <SystemClock_Config>
  BSP_LED_Init(LED2);
 800181e:	2000      	movs	r0, #0
 8001820:	f003 f824 	bl	800486c <BSP_LED_Init>
  MX_GPIO_Init();
 8001824:	f001 f88a 	bl	800293c <MX_GPIO_Init>
  MX_DAC1_Init();
 8001828:	f000 feae 	bl	8002588 <MX_DAC1_Init>
  MX_TIM6_Init();
 800182c:	f000 fff2 	bl	8002814 <MX_TIM6_Init>

  /* Initialize UART */
  hDiscoUart.Instance = DISCOVERY_COM1;
 8001830:	4b89      	ldr	r3, [pc, #548]	@ (8001a58 <main+0x248>)
 8001832:	4a8a      	ldr	r2, [pc, #552]	@ (8001a5c <main+0x24c>)
 8001834:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8001836:	4b88      	ldr	r3, [pc, #544]	@ (8001a58 <main+0x248>)
 8001838:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800183c:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 800183e:	4b86      	ldr	r3, [pc, #536]	@ (8001a58 <main+0x248>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 8001844:	4b84      	ldr	r3, [pc, #528]	@ (8001a58 <main+0x248>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 800184a:	4b83      	ldr	r3, [pc, #524]	@ (8001a58 <main+0x248>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 8001850:	4b81      	ldr	r3, [pc, #516]	@ (8001a58 <main+0x248>)
 8001852:	220c      	movs	r2, #12
 8001854:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001856:	4b80      	ldr	r3, [pc, #512]	@ (8001a58 <main+0x248>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 800185c:	4b7e      	ldr	r3, [pc, #504]	@ (8001a58 <main+0x248>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001862:	4b7d      	ldr	r3, [pc, #500]	@ (8001a58 <main+0x248>)
 8001864:	2200      	movs	r2, #0
 8001866:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001868:	4b7b      	ldr	r3, [pc, #492]	@ (8001a58 <main+0x248>)
 800186a:	2200      	movs	r2, #0
 800186c:	629a      	str	r2, [r3, #40]	@ 0x28
  BSP_COM_Init(COM1, &hDiscoUart);
 800186e:	497a      	ldr	r1, [pc, #488]	@ (8001a58 <main+0x248>)
 8001870:	2000      	movs	r0, #0
 8001872:	f003 f841 	bl	80048f8 <BSP_COM_Init>


  //  MX_USART1_UART_Init();
    MX_OCTOSPI1_Init();
 8001876:	f000 fefb 	bl	8002670 <MX_OCTOSPI1_Init>
    MX_TIM7_Init();
 800187a:	f001 f801 	bl	8002880 <MX_TIM7_Init>
    MX_TIM16_Init();
 800187e:	f001 f837 	bl	80028f0 <MX_TIM16_Init>
    MX_RTC_Init();
 8001882:	f000 ff2d 	bl	80026e0 <MX_RTC_Init>
    MX_I2C1_Init();
 8001886:	f000 feb3 	bl	80025f0 <MX_I2C1_Init>
    /* USER CODE BEGIN 2 */
    Audio_Init();
 800188a:	f7fe fed1 	bl	8000630 <Audio_Init>

    BSP_HSENSOR_Init();
 800188e:	f7fe ffcd 	bl	800082c <BSP_HSENSOR_Init>
    BSP_TSENSOR_Init();
 8001892:	f003 f9ed 	bl	8004c70 <BSP_TSENSOR_Init>
    Audio_Store(ringtone_raw, ringtone_raw_len);
 8001896:	f44f 33d6 	mov.w	r3, #109568	@ 0x1ac00
 800189a:	4619      	mov	r1, r3
 800189c:	4870      	ldr	r0, [pc, #448]	@ (8001a60 <main+0x250>)
 800189e:	f7fe fed3 	bl	8000648 <Audio_Store>
    audio_ready = 1;
 80018a2:	4b70      	ldr	r3, [pc, #448]	@ (8001a64 <main+0x254>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]

  printf("\n****** Group 30's AlarmClock  ******\r\n");
 80018a8:	486f      	ldr	r0, [pc, #444]	@ (8001a68 <main+0x258>)
 80018aa:	f00b ff37 	bl	800d71c <puts>

  /* Initialize and connect WiFi */
  if (wifi_start() != 0) Error_Handler();
 80018ae:	f000 fb3d 	bl	8001f2c <wifi_start>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <main+0xac>
 80018b8:	f001 f941 	bl	8002b3e <Error_Handler>
  if (wifi_connect() != 0) Error_Handler();
 80018bc:	f000 fb6c 	bl	8001f98 <wifi_connect>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <main+0xba>
 80018c6:	f001 f93a 	bl	8002b3e <Error_Handler>
//    Error_Handler();
//  } else {
//    printf("SUCCESS!\r\n");
//    BSP_LED_Toggle(LED2);
//  }
  HAL_UART_Receive_IT(&hDiscoUart, &uart_byte, 1);
 80018ca:	2201      	movs	r2, #1
 80018cc:	4967      	ldr	r1, [pc, #412]	@ (8001a6c <main+0x25c>)
 80018ce:	4862      	ldr	r0, [pc, #392]	@ (8001a58 <main+0x248>)
 80018d0:	f009 fd4c 	bl	800b36c <HAL_UART_Receive_IT>

  	char uartMsg[256];
  	const char *cityMsg = "[Enter Location]: ";
 80018d4:	4b66      	ldr	r3, [pc, #408]	@ (8001a70 <main+0x260>)
 80018d6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  	//const char *timerMsg = "\r\n[Enter Current Time (e.g. 14:30)]: ";
  	const char *durationMsg = "\r\n[Enter Alarm Time (e.g. 6:15)]: ";
 80018da:	4b66      	ldr	r3, [pc, #408]	@ (8001a74 <main+0x264>)
 80018dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  	const char * waiting = "\r\n\t[Waiting]";
 80018e0:	4b65      	ldr	r3, [pc, #404]	@ (8001a78 <main+0x268>)
 80018e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  	const char * snoozing = "\r\n\t[Snoozing for 2 minutes]";
 80018e6:	4b65      	ldr	r3, [pc, #404]	@ (8001a7c <main+0x26c>)
 80018e8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  	// Intro banner
  	const char *banner = "\r\n=== ALARM CLOCK CONFIG ===\r\n"
 80018ec:	4b64      	ldr	r3, [pc, #400]	@ (8001a80 <main+0x270>)
 80018ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  			"You will be asked for:\r\n"
  			"1) Location\r\n"
  			"2) Alarm Time\r\n";
  	HAL_UART_Transmit(&hDiscoUart, (uint8_t*) banner, strlen(banner),
 80018f2:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80018f6:	f7fe fc83 	bl	8000200 <strlen>
 80018fa:	4603      	mov	r3, r0
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8001906:	4854      	ldr	r0, [pc, #336]	@ (8001a58 <main+0x248>)
 8001908:	f009 fca2 	bl	800b250 <HAL_UART_Transmit>
  			HAL_MAX_DELAY);

  while (1) {
	  //state machine below
	  		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 800190c:	4b5d      	ldr	r3, [pc, #372]	@ (8001a84 <main+0x274>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f040 817d 	bne.w	8001c10 <main+0x400>
	  			while (state == config) {
 8001916:	e121      	b.n	8001b5c <main+0x34c>
	  				if (line_ready) {
 8001918:	4b5b      	ldr	r3, [pc, #364]	@ (8001a88 <main+0x278>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d063      	beq.n	80019ea <main+0x1da>
	  					// handle buffer info when user presses enter
	  					line_ready = 0;
 8001922:	4b59      	ldr	r3, [pc, #356]	@ (8001a88 <main+0x278>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
	  					if (clock_state == 0) {
 8001928:	4b58      	ldr	r3, [pc, #352]	@ (8001a8c <main+0x27c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d125      	bne.n	800197e <main+0x16e>
	  						strncpy((char*) city_buffer, (char*) char_buffer,
 8001932:	223f      	movs	r2, #63	@ 0x3f
 8001934:	4956      	ldr	r1, [pc, #344]	@ (8001a90 <main+0x280>)
 8001936:	4857      	ldr	r0, [pc, #348]	@ (8001a94 <main+0x284>)
 8001938:	f00c f840 	bl	800d9bc <strncpy>
	  								UA_BUF_SIZE - 1);
	  						city_buffer[UA_BUF_SIZE - 1] = '\0';
 800193c:	4b55      	ldr	r3, [pc, #340]	@ (8001a94 <main+0x284>)
 800193e:	2200      	movs	r2, #0
 8001940:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	  						if (strlen((char*)city_buffer) == 0) {
 8001944:	4b53      	ldr	r3, [pc, #332]	@ (8001a94 <main+0x284>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d103      	bne.n	8001954 <main+0x144>
	  							 city = "Montreal";
 800194c:	4b52      	ldr	r3, [pc, #328]	@ (8001a98 <main+0x288>)
 800194e:	4a53      	ldr	r2, [pc, #332]	@ (8001a9c <main+0x28c>)
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	e002      	b.n	800195a <main+0x14a>
	  						}else {
	  							city = (char *) city_buffer;
 8001954:	4b50      	ldr	r3, [pc, #320]	@ (8001a98 <main+0x288>)
 8001956:	4a4f      	ldr	r2, [pc, #316]	@ (8001a94 <main+0x284>)
 8001958:	601a      	str	r2, [r3, #0]
	  						}
	  						http_get_working();
 800195a:	f000 fb6d 	bl	8002038 <http_get_working>
	  						//use the following for input validation
//	  						if (http_get_working() != 0) {
	  						//    printf("HTTP request failed\r\n");
	  						//    Error_Handler();
	  						//  }
	  						printf("Current Time is %d:%d", currentHour, currentMin);
 800195e:	4b50      	ldr	r3, [pc, #320]	@ (8001aa0 <main+0x290>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <main+0x294>)
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	4619      	mov	r1, r3
 8001968:	484f      	ldr	r0, [pc, #316]	@ (8001aa8 <main+0x298>)
 800196a:	f00b fe6f 	bl	800d64c <iprintf>
	  						clock_state++;
 800196e:	4b47      	ldr	r3, [pc, #284]	@ (8001a8c <main+0x27c>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	3301      	adds	r3, #1
 8001976:	b2da      	uxtb	r2, r3
 8001978:	4b44      	ldr	r3, [pc, #272]	@ (8001a8c <main+0x27c>)
 800197a:	701a      	strb	r2, [r3, #0]
 800197c:	e032      	b.n	80019e4 <main+0x1d4>
	  					} else if (clock_state == 1) {
 800197e:	4b43      	ldr	r3, [pc, #268]	@ (8001a8c <main+0x27c>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b01      	cmp	r3, #1
 8001986:	d12d      	bne.n	80019e4 <main+0x1d4>
//	  						if (valid_input == -1){
//	  							char * invalidInput = "\r\nTime format is (Hour):(Minute) in 24hr time, Try Again";
//	  							HAL_UART_Transmit(&hDiscoUart, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
//	  						}else clock_state ++;
//	  					} else if (clock_state == 2) {
	  						strncpy((char*) duration_buffer, (char*) char_buffer,
 8001988:	223f      	movs	r2, #63	@ 0x3f
 800198a:	4941      	ldr	r1, [pc, #260]	@ (8001a90 <main+0x280>)
 800198c:	4847      	ldr	r0, [pc, #284]	@ (8001aac <main+0x29c>)
 800198e:	f00c f815 	bl	800d9bc <strncpy>
	  								UA_BUF_SIZE - 1);
	  						duration_buffer[UA_BUF_SIZE - 1] = '\0';
 8001992:	4b46      	ldr	r3, [pc, #280]	@ (8001aac <main+0x29c>)
 8001994:	2200      	movs	r2, #0
 8001996:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	  						valid_input = parseTime((char*)duration_buffer,&alarmHour,&alarmMin);
 800199a:	4a45      	ldr	r2, [pc, #276]	@ (8001ab0 <main+0x2a0>)
 800199c:	4945      	ldr	r1, [pc, #276]	@ (8001ab4 <main+0x2a4>)
 800199e:	4843      	ldr	r0, [pc, #268]	@ (8001aac <main+0x29c>)
 80019a0:	f000 fa7e 	bl	8001ea0 <parseTime>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4a44      	ldr	r2, [pc, #272]	@ (8001ab8 <main+0x2a8>)
 80019a8:	6013      	str	r3, [r2, #0]
	  						if (valid_input == -1){
 80019aa:	4b43      	ldr	r3, [pc, #268]	@ (8001ab8 <main+0x2a8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b2:	d110      	bne.n	80019d6 <main+0x1c6>
	  							char * invalidInput = "Time format is Hour:Minute\r\nTry Again";
 80019b4:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <main+0x2ac>)
 80019b6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	  							HAL_UART_Transmit(&hDiscoUart, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
 80019ba:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80019be:	f7fe fc1f 	bl	8000200 <strlen>
 80019c2:	4603      	mov	r3, r0
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ca:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 80019ce:	4822      	ldr	r0, [pc, #136]	@ (8001a58 <main+0x248>)
 80019d0:	f009 fc3e 	bl	800b250 <HAL_UART_Transmit>
 80019d4:	e006      	b.n	80019e4 <main+0x1d4>

	  						} else clock_state++;
 80019d6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <main+0x27c>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	3301      	adds	r3, #1
 80019de:	b2da      	uxtb	r2, r3
 80019e0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a8c <main+0x27c>)
 80019e2:	701a      	strb	r2, [r3, #0]

	  					}
	  //					clock_state++;
	  					prompt_printed = 0;
 80019e4:	4b36      	ldr	r3, [pc, #216]	@ (8001ac0 <main+0x2b0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
	  				}

	  				if (clock_state == 0 && !prompt_printed) {
 80019ea:	4b28      	ldr	r3, [pc, #160]	@ (8001a8c <main+0x27c>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d115      	bne.n	8001a20 <main+0x210>
 80019f4:	4b32      	ldr	r3, [pc, #200]	@ (8001ac0 <main+0x2b0>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d110      	bne.n	8001a20 <main+0x210>
	  					HAL_UART_Transmit(&hDiscoUart, (uint8_t*) cityMsg, strlen(cityMsg),
 80019fe:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8001a02:	f7fe fbfd 	bl	8000200 <strlen>
 8001a06:	4603      	mov	r3, r0
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8001a12:	4811      	ldr	r0, [pc, #68]	@ (8001a58 <main+0x248>)
 8001a14:	f009 fc1c 	bl	800b250 <HAL_UART_Transmit>
	  							HAL_MAX_DELAY);
	  					prompt_printed = 1;
 8001a18:	4b29      	ldr	r3, [pc, #164]	@ (8001ac0 <main+0x2b0>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	701a      	strb	r2, [r3, #0]
 8001a1e:	e09d      	b.n	8001b5c <main+0x34c>
	  				} else if (clock_state == 1 && !prompt_printed) {
 8001a20:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <main+0x27c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d14c      	bne.n	8001ac4 <main+0x2b4>
 8001a2a:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <main+0x2b0>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d147      	bne.n	8001ac4 <main+0x2b4>
//	  					HAL_UART_Transmit(&hDiscoUart, (uint8_t*) timerMsg,
//	  							strlen(timerMsg), HAL_MAX_DELAY);
//	  					prompt_printed = 1;
//	  				} else if (clock_state == 2 && !prompt_printed) {
	  					HAL_UART_Transmit(&hDiscoUart, (uint8_t*) durationMsg,
	  							strlen(durationMsg), HAL_MAX_DELAY);
 8001a34:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8001a38:	f7fe fbe2 	bl	8000200 <strlen>
 8001a3c:	4603      	mov	r3, r0
	  					HAL_UART_Transmit(&hDiscoUart, (uint8_t*) durationMsg,
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
 8001a44:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8001a48:	4803      	ldr	r0, [pc, #12]	@ (8001a58 <main+0x248>)
 8001a4a:	f009 fc01 	bl	800b250 <HAL_UART_Transmit>
	  					prompt_printed = 1;
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <main+0x2b0>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e082      	b.n	8001b5c <main+0x34c>
 8001a56:	bf00      	nop
 8001a58:	20001640 	.word	0x20001640
 8001a5c:	40013800 	.word	0x40013800
 8001a60:	0800ef7c 	.word	0x0800ef7c
 8001a64:	20000adc 	.word	0x20000adc
 8001a68:	0800e8dc 	.word	0x0800e8dc
 8001a6c:	20000ae8 	.word	0x20000ae8
 8001a70:	0800e904 	.word	0x0800e904
 8001a74:	0800e918 	.word	0x0800e918
 8001a78:	0800e93c 	.word	0x0800e93c
 8001a7c:	0800e94c 	.word	0x0800e94c
 8001a80:	0800e968 	.word	0x0800e968
 8001a84:	20000ae0 	.word	0x20000ae0
 8001a88:	20000bee 	.word	0x20000bee
 8001a8c:	20000bef 	.word	0x20000bef
 8001a90:	20000aec 	.word	0x20000aec
 8001a94:	20000b2c 	.word	0x20000b2c
 8001a98:	20000ae4 	.word	0x20000ae4
 8001a9c:	0800e9bc 	.word	0x0800e9bc
 8001aa0:	20000c00 	.word	0x20000c00
 8001aa4:	20000bfc 	.word	0x20000bfc
 8001aa8:	0800e9c8 	.word	0x0800e9c8
 8001aac:	20000bac 	.word	0x20000bac
 8001ab0:	20000c04 	.word	0x20000c04
 8001ab4:	20000c08 	.word	0x20000c08
 8001ab8:	20000c0c 	.word	0x20000c0c
 8001abc:	0800e9e0 	.word	0x0800e9e0
 8001ac0:	20000bf0 	.word	0x20000bf0
	  				} else if (clock_state == 2 && !prompt_printed && clock_triggered) //only print prompt once, in the future we will add another flag to this condition, "clock_triggered", when alarm goes off
 8001ac4:	4ba9      	ldr	r3, [pc, #676]	@ (8001d6c <main+0x55c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d146      	bne.n	8001b5c <main+0x34c>
 8001ace:	4ba8      	ldr	r3, [pc, #672]	@ (8001d70 <main+0x560>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d141      	bne.n	8001b5c <main+0x34c>
 8001ad8:	4ba6      	ldr	r3, [pc, #664]	@ (8001d74 <main+0x564>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d03c      	beq.n	8001b5c <main+0x34c>
	  						{

	  					int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 8001ae2:	f003 f8e1 	bl	8004ca8 <BSP_TSENSOR_ReadTemp>
 8001ae6:	eef0 7a40 	vmov.f32	s15, s0
 8001aea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aee:	ee17 3a90 	vmov	r3, s15
 8001af2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	  					int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 8001af6:	f7fe feb9 	bl	800086c <BSP_HSENSOR_ReadHumidity>
 8001afa:	eef0 7a40 	vmov.f32	s15, s0
 8001afe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b02:	ee17 3a90 	vmov	r3, s15
 8001b06:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	  					snprintf(uartMsg, sizeof(uartMsg),
 8001b0a:	f107 0008 	add.w	r0, r7, #8
 8001b0e:	4b9a      	ldr	r3, [pc, #616]	@ (8001d78 <main+0x568>)
 8001b10:	9303      	str	r3, [sp, #12]
 8001b12:	4b9a      	ldr	r3, [pc, #616]	@ (8001d7c <main+0x56c>)
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	4b9a      	ldr	r3, [pc, #616]	@ (8001d80 <main+0x570>)
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001b24:	4a97      	ldr	r2, [pc, #604]	@ (8001d84 <main+0x574>)
 8001b26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b2a:	f00b fdff 	bl	800d72c <sniprintf>
	  							"\r\n[ALARM_CLOCK] Temp: %dC | Humidity: %d%%\r\n"
	  									"[CONFIG] Location: %s | Time: %s | Alarm Time: %s\r\n",
	  							tempSensor, humiditySensor, (char*) city_buffer,
	  							(char*) timer_buffer, duration_buffer);

	  					HAL_UART_Transmit(&hDiscoUart, (uint8_t*) uartMsg, strlen(uartMsg),
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fb64 	bl	8000200 <strlen>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f107 0108 	add.w	r1, r7, #8
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
 8001b44:	4890      	ldr	r0, [pc, #576]	@ (8001d88 <main+0x578>)
 8001b46:	f009 fb83 	bl	800b250 <HAL_UART_Transmit>
	  							HAL_MAX_DELAY);
	  					prompt_printed = 1;
 8001b4a:	4b89      	ldr	r3, [pc, #548]	@ (8001d70 <main+0x560>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
	  					state = waitingForAlarm;
 8001b50:	4b8e      	ldr	r3, [pc, #568]	@ (8001d8c <main+0x57c>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	601a      	str	r2, [r3, #0]
	  					stateChanged = 1;
 8001b56:	4b8e      	ldr	r3, [pc, #568]	@ (8001d90 <main+0x580>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	701a      	strb	r2, [r3, #0]
	  			while (state == config) {
 8001b5c:	4b8b      	ldr	r3, [pc, #556]	@ (8001d8c <main+0x57c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f43f aed9 	beq.w	8001918 <main+0x108>
	  					//HAL_Delay(1000);
	  				} // end of config while loop
	  			}
	  			//leaving config
	  			//Set the RTC Time + alarm
	  			inputTime.Hours = currentHour;
 8001b66:	4b8b      	ldr	r3, [pc, #556]	@ (8001d94 <main+0x584>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b8a      	ldr	r3, [pc, #552]	@ (8001d98 <main+0x588>)
 8001b6e:	701a      	strb	r2, [r3, #0]
	  			inputTime.Minutes = currentMin;
 8001b70:	4b8a      	ldr	r3, [pc, #552]	@ (8001d9c <main+0x58c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	4b88      	ldr	r3, [pc, #544]	@ (8001d98 <main+0x588>)
 8001b78:	705a      	strb	r2, [r3, #1]
	  			inputTime.Seconds = 0x0;
 8001b7a:	4b87      	ldr	r3, [pc, #540]	@ (8001d98 <main+0x588>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	709a      	strb	r2, [r3, #2]
	  			inputTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001b80:	4b85      	ldr	r3, [pc, #532]	@ (8001d98 <main+0x588>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
	  			inputTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b86:	4b84      	ldr	r3, [pc, #528]	@ (8001d98 <main+0x588>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
	  			  if (HAL_RTC_SetTime(&hrtc, &inputTime, RTC_FORMAT_BIN) != HAL_OK)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	4982      	ldr	r1, [pc, #520]	@ (8001d98 <main+0x588>)
 8001b90:	4883      	ldr	r0, [pc, #524]	@ (8001da0 <main+0x590>)
 8001b92:	f006 ff9d 	bl	8008ad0 <HAL_RTC_SetTime>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <main+0x390>
	  			  {
	  			    Error_Handler();
 8001b9c:	f000 ffcf 	bl	8002b3e <Error_Handler>
	  			  }

	  			  /** Enable the Alarm A
	  			  */
	  			  inputAlarm.AlarmTime.Hours = alarmHour;
 8001ba0:	4b80      	ldr	r3, [pc, #512]	@ (8001da4 <main+0x594>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	4b80      	ldr	r3, [pc, #512]	@ (8001da8 <main+0x598>)
 8001ba8:	701a      	strb	r2, [r3, #0]
	  			  inputAlarm.AlarmTime.Minutes = alarmMin;
 8001baa:	4b80      	ldr	r3, [pc, #512]	@ (8001dac <main+0x59c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	4b7d      	ldr	r3, [pc, #500]	@ (8001da8 <main+0x598>)
 8001bb2:	705a      	strb	r2, [r3, #1]
	  			  inputAlarm.AlarmTime.Seconds = 0x0;
 8001bb4:	4b7c      	ldr	r3, [pc, #496]	@ (8001da8 <main+0x598>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	709a      	strb	r2, [r3, #2]
	  			  inputAlarm.AlarmTime.SubSeconds = 0x0;
 8001bba:	4b7b      	ldr	r3, [pc, #492]	@ (8001da8 <main+0x598>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
	  			  inputAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bc0:	4b79      	ldr	r3, [pc, #484]	@ (8001da8 <main+0x598>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
	  			  inputAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001bc6:	4b78      	ldr	r3, [pc, #480]	@ (8001da8 <main+0x598>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
	  			  inputAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001bcc:	4b76      	ldr	r3, [pc, #472]	@ (8001da8 <main+0x598>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
	  			  inputAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001bd2:	4b75      	ldr	r3, [pc, #468]	@ (8001da8 <main+0x598>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	61da      	str	r2, [r3, #28]
	  			  inputAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001bd8:	4b73      	ldr	r3, [pc, #460]	@ (8001da8 <main+0x598>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	621a      	str	r2, [r3, #32]
	  			  inputAlarm.AlarmDateWeekDay = 0x1;
 8001bde:	4b72      	ldr	r3, [pc, #456]	@ (8001da8 <main+0x598>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	  			  inputAlarm.Alarm = RTC_ALARM_A;
 8001be6:	4b70      	ldr	r3, [pc, #448]	@ (8001da8 <main+0x598>)
 8001be8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bec:	629a      	str	r2, [r3, #40]	@ 0x28
	  			  HAL_RTC_DeactivateAlarm(&hrtc,RTC_ALARM_A);
 8001bee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bf2:	486b      	ldr	r0, [pc, #428]	@ (8001da0 <main+0x590>)
 8001bf4:	f007 fa28 	bl	8009048 <HAL_RTC_DeactivateAlarm>
	  			  if (HAL_RTC_SetAlarm_IT(&hrtc, &inputAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	496b      	ldr	r1, [pc, #428]	@ (8001da8 <main+0x598>)
 8001bfc:	4868      	ldr	r0, [pc, #416]	@ (8001da0 <main+0x590>)
 8001bfe:	f007 f8e7 	bl	8008dd0 <HAL_RTC_SetAlarm_IT>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f43f ae81 	beq.w	800190c <main+0xfc>
	  			  {
	  			    Error_Handler();
 8001c0a:	f000 ff98 	bl	8002b3e <Error_Handler>
 8001c0e:	e67d      	b.n	800190c <main+0xfc>
	  			  }

	  		} else if (state == waitingForAlarm) { //this is where the system is put into low power mode
 8001c10:	4b5e      	ldr	r3, [pc, #376]	@ (8001d8c <main+0x57c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d131      	bne.n	8001c7c <main+0x46c>
	  			if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET) {
 8001c18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c1c:	4864      	ldr	r0, [pc, #400]	@ (8001db0 <main+0x5a0>)
 8001c1e:	f003 ff8d 	bl	8005b3c <HAL_GPIO_ReadPin>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <main+0x424>
	  				state = snooze;
 8001c28:	4b58      	ldr	r3, [pc, #352]	@ (8001d8c <main+0x57c>)
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	601a      	str	r2, [r3, #0]
	  				stateChanged = 1;
 8001c2e:	4b58      	ldr	r3, [pc, #352]	@ (8001d90 <main+0x580>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
	  			}
	  			if (stateChanged) {
 8001c34:	4b56      	ldr	r3, [pc, #344]	@ (8001d90 <main+0x580>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f43f ae67 	beq.w	800190c <main+0xfc>
	  				HAL_UART_Transmit(&hDiscoUart, (uint8_t*) waiting, strlen(waiting), HAL_MAX_DELAY);
 8001c3e:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8001c42:	f7fe fadd 	bl	8000200 <strlen>
 8001c46:	4603      	mov	r3, r0
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4e:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8001c52:	484d      	ldr	r0, [pc, #308]	@ (8001d88 <main+0x578>)
 8001c54:	f009 fafc 	bl	800b250 <HAL_UART_Transmit>
	  				alreadyDisplaying = 0;
 8001c58:	4b56      	ldr	r3, [pc, #344]	@ (8001db4 <main+0x5a4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
	  				alarmDurationCounter = 0;
 8001c5e:	4b56      	ldr	r3, [pc, #344]	@ (8001db8 <main+0x5a8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
	  				HAL_TIM_Base_Stop_IT(&htim7);
 8001c64:	4855      	ldr	r0, [pc, #340]	@ (8001dbc <main+0x5ac>)
 8001c66:	f008 fff9 	bl	800ac5c <HAL_TIM_Base_Stop_IT>
	  				if (state == waitingForAlarm) stateChanged = 0;
 8001c6a:	4b48      	ldr	r3, [pc, #288]	@ (8001d8c <main+0x57c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	f47f ae4c 	bne.w	800190c <main+0xfc>
 8001c74:	4b46      	ldr	r3, [pc, #280]	@ (8001d90 <main+0x580>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
 8001c7a:	e647      	b.n	800190c <main+0xfc>
	  			}
	  			//go into low power mode
	  			//__asm__("WFI");

	  		} else if (state == snooze) {
 8001c7c:	4b43      	ldr	r3, [pc, #268]	@ (8001d8c <main+0x57c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d11e      	bne.n	8001cc2 <main+0x4b2>
	  			//start the shorter timer to wait for the two minutes
	  			if (stateChanged) {
 8001c84:	4b42      	ldr	r3, [pc, #264]	@ (8001d90 <main+0x580>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f43f ae3f 	beq.w	800190c <main+0xfc>
	  				HAL_UART_Transmit(&hDiscoUart, (uint8_t*) snoozing, strlen(snoozing), HAL_MAX_DELAY);
 8001c8e:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8001c92:	f7fe fab5 	bl	8000200 <strlen>
 8001c96:	4603      	mov	r3, r0
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8001ca2:	4839      	ldr	r0, [pc, #228]	@ (8001d88 <main+0x578>)
 8001ca4:	f009 fad4 	bl	800b250 <HAL_UART_Transmit>
	  				alreadyDisplaying = 0;
 8001ca8:	4b42      	ldr	r3, [pc, #264]	@ (8001db4 <main+0x5a4>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
	  				snoozeCounter = 0;
 8001cae:	4b44      	ldr	r3, [pc, #272]	@ (8001dc0 <main+0x5b0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
	  				HAL_TIM_Base_Start_IT(&htim7); // Interrupt at 1hz
 8001cb4:	4841      	ldr	r0, [pc, #260]	@ (8001dbc <main+0x5ac>)
 8001cb6:	f008 ff61 	bl	800ab7c <HAL_TIM_Base_Start_IT>
	  				stateChanged = 0;
 8001cba:	4b35      	ldr	r3, [pc, #212]	@ (8001d90 <main+0x580>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
 8001cc0:	e624      	b.n	800190c <main+0xfc>
	  			}
	  		} else if (state == display) {
 8001cc2:	4b32      	ldr	r3, [pc, #200]	@ (8001d8c <main+0x57c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	f47f ae20 	bne.w	800190c <main+0xfc>
	  			if (stateChanged) {
 8001ccc:	4b30      	ldr	r3, [pc, #192]	@ (8001d90 <main+0x580>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f43f ae1b 	beq.w	800190c <main+0xfc>
	  				HAL_TIM_Base_Start_IT(&htim7);
 8001cd6:	4839      	ldr	r0, [pc, #228]	@ (8001dbc <main+0x5ac>)
 8001cd8:	f008 ff50 	bl	800ab7c <HAL_TIM_Base_Start_IT>

	  				Audio_Play();
 8001cdc:	f7fe fcf4 	bl	80006c8 <Audio_Play>
	  				//display all the stuff through UART
	  				int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 8001ce0:	f002 ffe2 	bl	8004ca8 <BSP_TSENSOR_ReadTemp>
 8001ce4:	eef0 7a40 	vmov.f32	s15, s0
 8001ce8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cec:	ee17 3a90 	vmov	r3, s15
 8001cf0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	  				int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 8001cf4:	f7fe fdba 	bl	800086c <BSP_HSENSOR_ReadHumidity>
 8001cf8:	eef0 7a40 	vmov.f32	s15, s0
 8001cfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d00:	ee17 3a90 	vmov	r3, s15
 8001d04:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	  				HAL_RTC_GetTime(&hrtc,&currentTime,RTC_FORMAT_BIN);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	492e      	ldr	r1, [pc, #184]	@ (8001dc4 <main+0x5b4>)
 8001d0c:	4824      	ldr	r0, [pc, #144]	@ (8001da0 <main+0x590>)
 8001d0e:	f006 ff7c 	bl	8008c0a <HAL_RTC_GetTime>
	  				char curTimeStr[6];
	  				sprintf(curTimeStr, "%d:%d", currentTime.Hours, currentTime.Minutes);
 8001d12:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <main+0x5b4>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <main+0x5b4>)
 8001d1a:	785b      	ldrb	r3, [r3, #1]
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	492a      	ldr	r1, [pc, #168]	@ (8001dc8 <main+0x5b8>)
 8001d20:	f00b fd3a 	bl	800d798 <siprintf>

	  				snprintf(uartMsg, sizeof(uartMsg),
 8001d24:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <main+0x5bc>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f107 0008 	add.w	r0, r7, #8
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	9302      	str	r3, [sp, #8]
 8001d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	4a24      	ldr	r2, [pc, #144]	@ (8001dd0 <main+0x5c0>)
 8001d40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d44:	f00b fcf2 	bl	800d72c <sniprintf>
	  						"\r\n[!!!ALARM!!!]\r\n"
	  						"\r\nTempertature in %s : %dC | Humidity: %d%%\r\n"
	  						"The Time is: %s",
	  				city, tempSensor, humiditySensor, curTimeStr);
	  				HAL_UART_Transmit(&hDiscoUart, (uint8_t*) uartMsg, strlen(uartMsg),HAL_MAX_DELAY);
 8001d48:	f107 0308 	add.w	r3, r7, #8
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fa57 	bl	8000200 <strlen>
 8001d52:	4603      	mov	r3, r0
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	f107 0108 	add.w	r1, r7, #8
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5e:	480a      	ldr	r0, [pc, #40]	@ (8001d88 <main+0x578>)
 8001d60:	f009 fa76 	bl	800b250 <HAL_UART_Transmit>
	  				stateChanged = 0;
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <main+0x580>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
	  		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 8001d6a:	e5cf      	b.n	800190c <main+0xfc>
 8001d6c:	20000bef 	.word	0x20000bef
 8001d70:	20000bf0 	.word	0x20000bf0
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000bac 	.word	0x20000bac
 8001d7c:	20000b6c 	.word	0x20000b6c
 8001d80:	20000b2c 	.word	0x20000b2c
 8001d84:	0800ea08 	.word	0x0800ea08
 8001d88:	20001640 	.word	0x20001640
 8001d8c:	20000ae0 	.word	0x20000ae0
 8001d90:	20000c19 	.word	0x20000c19
 8001d94:	20000c00 	.word	0x20000c00
 8001d98:	20000c1c 	.word	0x20000c1c
 8001d9c:	20000bfc 	.word	0x20000bfc
 8001da0:	200009d4 	.word	0x200009d4
 8001da4:	20000c08 	.word	0x20000c08
 8001da8:	20000c44 	.word	0x20000c44
 8001dac:	20000c04 	.word	0x20000c04
 8001db0:	48000800 	.word	0x48000800
 8001db4:	20000c18 	.word	0x20000c18
 8001db8:	20000bf8 	.word	0x20000bf8
 8001dbc:	20000a44 	.word	0x20000a44
 8001dc0:	20000bf4 	.word	0x20000bf4
 8001dc4:	20000c30 	.word	0x20000c30
 8001dc8:	0800ea6c 	.word	0x0800ea6c
 8001dcc:	20000ae4 	.word	0x20000ae4
 8001dd0:	0800ea74 	.word	0x0800ea74

08001dd4 <HAL_TIM_PeriodElapsedCallback>:
	  			}
	  		}
  }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a1f      	ldr	r2, [pc, #124]	@ (8001e5c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d102      	bne.n	8001dea <HAL_TIM_PeriodElapsedCallback+0x16>
	    Audio_TimerCallback();
 8001de4:	f7fe fcac 	bl	8000740 <Audio_TimerCallback>
	} else if (htim == &htim16) {
		//end of snooze
		state = display;
		stateChanged = 1;
	}
}
 8001de8:	e033      	b.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim7) {
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a1c      	ldr	r2, [pc, #112]	@ (8001e60 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d125      	bne.n	8001e3e <HAL_TIM_PeriodElapsedCallback+0x6a>
		if (state == display){
 8001df2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b03      	cmp	r3, #3
 8001df8:	d111      	bne.n	8001e1e <HAL_TIM_PeriodElapsedCallback+0x4a>
			alarmDurationCounter++;
 8001dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	4a19      	ldr	r2, [pc, #100]	@ (8001e68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e02:	6013      	str	r3, [r2, #0]
			if (alarmDurationCounter >= 120) {
 8001e04:	4b18      	ldr	r3, [pc, #96]	@ (8001e68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b77      	cmp	r3, #119	@ 0x77
 8001e0a:	dd22      	ble.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = waitingForAlarm;
 8001e0c:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
				Audio_Stop();
 8001e12:	f7fe fc7d 	bl	8000710 <Audio_Stop>
				stateChanged = 1;
 8001e16:	4b15      	ldr	r3, [pc, #84]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e18:	2201      	movs	r2, #1
 8001e1a:	701a      	strb	r2, [r3, #0]
}
 8001e1c:	e019      	b.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
			snoozeCounter++;
 8001e1e:	4b14      	ldr	r3, [pc, #80]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	4a12      	ldr	r2, [pc, #72]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e26:	6013      	str	r3, [r2, #0]
			if (snoozeCounter >= 120){
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b77      	cmp	r3, #119	@ 0x77
 8001e2e:	dd10      	ble.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = display;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001e32:	2203      	movs	r2, #3
 8001e34:	601a      	str	r2, [r3, #0]
				stateChanged = 1;
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	701a      	strb	r2, [r3, #0]
}
 8001e3c:	e009      	b.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim16) {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a0c      	ldr	r2, [pc, #48]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d105      	bne.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x7e>
		state = display;
 8001e46:	4b07      	ldr	r3, [pc, #28]	@ (8001e64 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001e48:	2203      	movs	r2, #3
 8001e4a:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8001e4c:	4b07      	ldr	r3, [pc, #28]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	701a      	strb	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200009f8 	.word	0x200009f8
 8001e60:	20000a44 	.word	0x20000a44
 8001e64:	20000ae0 	.word	0x20000ae0
 8001e68:	20000bf8 	.word	0x20000bf8
 8001e6c:	20000c19 	.word	0x20000c19
 8001e70:	20000bf4 	.word	0x20000bf4
 8001e74:	20000a90 	.word	0x20000a90

08001e78 <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	//wake up from low power
	//set state to display
	state = display;
 8001e80:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <HAL_RTC_AlarmAEventCallback+0x20>)
 8001e82:	2203      	movs	r2, #3
 8001e84:	601a      	str	r2, [r3, #0]
	stateChanged = 1;
 8001e86:	4b05      	ldr	r3, [pc, #20]	@ (8001e9c <HAL_RTC_AlarmAEventCallback+0x24>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	701a      	strb	r2, [r3, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	20000ae0 	.word	0x20000ae0
 8001e9c:	20000c19 	.word	0x20000c19

08001ea0 <parseTime>:
int parseTime(char* str, int * hour, int * minute){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
	//return -1 if it fails
	//returns 1 if it success

	char * middle;
	//parse hours
	long interm = strtol(str, &middle, 10);
 8001eac:	f107 0310 	add.w	r3, r7, #16
 8001eb0:	220a      	movs	r2, #10
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f00b fafd 	bl	800d4b4 <strtol>
 8001eba:	6178      	str	r0, [r7, #20]
	if (*middle != ':' || middle == str) return -1;
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b3a      	cmp	r3, #58	@ 0x3a
 8001ec2:	d103      	bne.n	8001ecc <parseTime+0x2c>
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d102      	bne.n	8001ed2 <parseTime+0x32>
 8001ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed0:	e028      	b.n	8001f24 <parseTime+0x84>

	if (interm < 0 || interm > 23) return -1;
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	db02      	blt.n	8001ede <parseTime+0x3e>
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	2b17      	cmp	r3, #23
 8001edc:	dd02      	ble.n	8001ee4 <parseTime+0x44>
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee2:	e01f      	b.n	8001f24 <parseTime+0x84>
	*hour = (int) interm;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	601a      	str	r2, [r3, #0]

	//parsing minutes
	interm = strtol(middle + 1, &middle,10);
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	3301      	adds	r3, #1
 8001eee:	f107 0110 	add.w	r1, r7, #16
 8001ef2:	220a      	movs	r2, #10
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f00b fadd 	bl	800d4b4 <strtol>
 8001efa:	6178      	str	r0, [r7, #20]
	if (*middle != '\0') return -1;
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <parseTime+0x6a>
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
 8001f08:	e00c      	b.n	8001f24 <parseTime+0x84>
	if (interm < 0 || interm > 59) return -1;
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	db02      	blt.n	8001f16 <parseTime+0x76>
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f14:	dd02      	ble.n	8001f1c <parseTime+0x7c>
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	e003      	b.n	8001f24 <parseTime+0x84>
	* minute = (int) interm;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	601a      	str	r2, [r3, #0]

	return 1;
 8001f22:	2301      	movs	r3, #1

}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <wifi_start>:
static int wifi_start(void)
{
 8001f2c:	b5b0      	push	{r4, r5, r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af04      	add	r7, sp, #16
  uint8_t MAC_Addr[6];

  if (WIFI_Init() == WIFI_STATUS_OK) {
 8001f32:	f002 f9d3 	bl	80042dc <WIFI_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d11e      	bne.n	8001f7a <wifi_start+0x4e>
    printf("WiFi initialized\r\n");
 8001f3c:	4813      	ldr	r0, [pc, #76]	@ (8001f8c <wifi_start+0x60>)
 8001f3e:	f00b fbed 	bl	800d71c <puts>

    if (WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) == WIFI_STATUS_OK) {
 8001f42:	463b      	mov	r3, r7
 8001f44:	2106      	movs	r1, #6
 8001f46:	4618      	mov	r0, r3
 8001f48:	f002 fa16 	bl	8004378 <WIFI_GetMAC_Address>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d113      	bne.n	8001f7a <wifi_start+0x4e>
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 8001f52:	783b      	ldrb	r3, [r7, #0]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001f54:	4618      	mov	r0, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 8001f56:	787b      	ldrb	r3, [r7, #1]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001f58:	461c      	mov	r4, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 8001f5a:	78bb      	ldrb	r3, [r7, #2]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001f5c:	461d      	mov	r5, r3
             MAC_Addr[3], MAC_Addr[4], MAC_Addr[5]);
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	793a      	ldrb	r2, [r7, #4]
 8001f62:	7979      	ldrb	r1, [r7, #5]
      printf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001f64:	9102      	str	r1, [sp, #8]
 8001f66:	9201      	str	r2, [sp, #4]
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	462b      	mov	r3, r5
 8001f6c:	4622      	mov	r2, r4
 8001f6e:	4601      	mov	r1, r0
 8001f70:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <wifi_start+0x64>)
 8001f72:	f00b fb6b 	bl	800d64c <iprintf>
      return 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	e004      	b.n	8001f84 <wifi_start+0x58>
    }
  }
  printf("WiFi init failed\r\n");
 8001f7a:	4806      	ldr	r0, [pc, #24]	@ (8001f94 <wifi_start+0x68>)
 8001f7c:	f00b fbce 	bl	800d71c <puts>
  return -1;
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f8c:	0800eac4 	.word	0x0800eac4
 8001f90:	0800ead8 	.word	0x0800ead8
 8001f94:	0800eb00 	.word	0x0800eb00

08001f98 <wifi_connect>:


static int wifi_connect(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af02      	add	r7, sp, #8
  uint8_t IP_Addr[4];
  int retry = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]

  printf("Connecting to: %s\r\n", WIFI_SSID);
 8001fa2:	491f      	ldr	r1, [pc, #124]	@ (8002020 <wifi_connect+0x88>)
 8001fa4:	481f      	ldr	r0, [pc, #124]	@ (8002024 <wifi_connect+0x8c>)
 8001fa6:	f00b fb51 	bl	800d64c <iprintf>

  while (retry < 3) {
 8001faa:	e02f      	b.n	800200c <wifi_connect+0x74>
    if (WIFI_Connect(WIFI_SSID, WIFI_PASSWORD, WIFI_SECURITY) == WIFI_STATUS_OK) {
 8001fac:	2203      	movs	r2, #3
 8001fae:	491e      	ldr	r1, [pc, #120]	@ (8002028 <wifi_connect+0x90>)
 8001fb0:	481b      	ldr	r0, [pc, #108]	@ (8002020 <wifi_connect+0x88>)
 8001fb2:	f002 f9bf 	bl	8004334 <WIFI_Connect>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d11c      	bne.n	8001ff6 <wifi_connect+0x5e>
      printf("WiFi connected\r\n");
 8001fbc:	481b      	ldr	r0, [pc, #108]	@ (800202c <wifi_connect+0x94>)
 8001fbe:	f00b fbad 	bl	800d71c <puts>
      HAL_Delay(3000); // Wait for DHCP
 8001fc2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001fc6:	f002 fef1 	bl	8004dac <HAL_Delay>

      if (WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK) {
 8001fca:	463b      	mov	r3, r7
 8001fcc:	2104      	movs	r1, #4
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 f9f2 	bl	80043b8 <WIFI_GetIP_Address>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10d      	bne.n	8001ff6 <wifi_connect+0x5e>
        printf("IP: %d.%d.%d.%d\r\n", IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 8001fda:	783b      	ldrb	r3, [r7, #0]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	787b      	ldrb	r3, [r7, #1]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	78bb      	ldrb	r3, [r7, #2]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	4603      	mov	r3, r0
 8001fec:	4810      	ldr	r0, [pc, #64]	@ (8002030 <wifi_connect+0x98>)
 8001fee:	f00b fb2d 	bl	800d64c <iprintf>
        return 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	e00f      	b.n	8002016 <wifi_connect+0x7e>
      }
    }
    printf("Connection failed (attempt %d/3)\r\n", ++retry);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	607b      	str	r3, [r7, #4]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	480d      	ldr	r0, [pc, #52]	@ (8002034 <wifi_connect+0x9c>)
 8002000:	f00b fb24 	bl	800d64c <iprintf>
    HAL_Delay(2000);
 8002004:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002008:	f002 fed0 	bl	8004dac <HAL_Delay>
  while (retry < 3) {
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b02      	cmp	r3, #2
 8002010:	ddcc      	ble.n	8001fac <wifi_connect+0x14>
  }
  return -1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	0800eb14 	.word	0x0800eb14
 8002024:	0800eb1c 	.word	0x0800eb1c
 8002028:	0800eb30 	.word	0x0800eb30
 800202c:	0800eb3c 	.word	0x0800eb3c
 8002030:	0800eb4c 	.word	0x0800eb4c
 8002034:	0800eb60 	.word	0x0800eb60

08002038 <http_get_working>:


int http_get_working()
{
 8002038:	b580      	push	{r7, lr}
 800203a:	f5ad 5db8 	sub.w	sp, sp, #5888	@ 0x1700
 800203e:	af02      	add	r7, sp, #8
    WIFI_Status_t status;
    uint8_t server_ip[4] = {185,93,1,249};
 8002040:	4bb5      	ldr	r3, [pc, #724]	@ (8002318 <http_get_working+0x2e0>)
 8002042:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 8002046:	f102 0208 	add.w	r2, r2, #8
 800204a:	6013      	str	r3, [r2, #0]
    char http_request[512];
    char recv_buffer[1024];        // FIXED: not const
    char full_response[4096];      // store full response
    int full_len = 0;
 800204c:	2300      	movs	r3, #0
 800204e:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 8002052:	f102 0214 	add.w	r2, r2, #20
 8002056:	6013      	str	r3, [r2, #0]

    uint16_t recv_len = 0;
 8002058:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 800205c:	f2a3 6312 	subw	r3, r3, #1554	@ 0x612
 8002060:	2200      	movs	r2, #0
 8002062:	801a      	strh	r2, [r3, #0]

    printf("=== Getting the Weather ===\r\n");
 8002064:	48ad      	ldr	r0, [pc, #692]	@ (800231c <http_get_working+0x2e4>)
 8002066:	f00b fb59 	bl	800d71c <puts>

    status = WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "WeatherAPI", server_ip, 80, 0);
 800206a:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 800206e:	f103 0308 	add.w	r3, r3, #8
 8002072:	2200      	movs	r2, #0
 8002074:	9201      	str	r2, [sp, #4]
 8002076:	2250      	movs	r2, #80	@ 0x50
 8002078:	9200      	str	r2, [sp, #0]
 800207a:	4aa9      	ldr	r2, [pc, #676]	@ (8002320 <http_get_working+0x2e8>)
 800207c:	2100      	movs	r1, #0
 800207e:	2000      	movs	r0, #0
 8002080:	f002 f9be 	bl	8004400 <WIFI_OpenClientConnection>
 8002084:	4603      	mov	r3, r0
 8002086:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 800208a:	f102 0213 	add.w	r2, r2, #19
 800208e:	7013      	strb	r3, [r2, #0]

    if (status != WIFI_STATUS_OK) {
 8002090:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002094:	f103 0313 	add.w	r3, r3, #19
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00b      	beq.n	80020b6 <http_get_working+0x7e>
        printf("ERROR: Open connection failed: %d\r\n", status);
 800209e:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 80020a2:	f103 0313 	add.w	r3, r3, #19
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	489e      	ldr	r0, [pc, #632]	@ (8002324 <http_get_working+0x2ec>)
 80020ac:	f00b face 	bl	800d64c <iprintf>
        return -1;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295
 80020b4:	e129      	b.n	800230a <http_get_working+0x2d2>
//        "User-Agent: STM32-WiFi\r\n"
//        "Accept: */*\r\n"
//        "Connection: close\r\n\r\n",
//        "65e43dc2e6944954b35162401251311", "Montreal");

    sprintf(http_request,
 80020b6:	4b9c      	ldr	r3, [pc, #624]	@ (8002328 <http_get_working+0x2f0>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f507 50a7 	add.w	r0, r7, #5344	@ 0x14e0
 80020be:	f100 0008 	add.w	r0, r0, #8
 80020c2:	4a9a      	ldr	r2, [pc, #616]	@ (800232c <http_get_working+0x2f4>)
 80020c4:	499a      	ldr	r1, [pc, #616]	@ (8002330 <http_get_working+0x2f8>)
 80020c6:	f00b fb67 	bl	800d798 <siprintf>
        "Host: api.weatherapi.com\r\n"
        "User-Agent: STM32-WiFi\r\n"
        "Accept: */*\r\n"
        "Connection: close\r\n\r\n",
        "65e43dc2e6944954b35162401251311", city);
    WIFI_SendData(SOCKET, (uint8_t*)http_request, strlen(http_request), &recv_len, 10000);
 80020ca:	f507 53a7 	add.w	r3, r7, #5344	@ 0x14e0
 80020ce:	f103 0308 	add.w	r3, r3, #8
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f894 	bl	8000200 <strlen>
 80020d8:	4603      	mov	r3, r0
 80020da:	b29a      	uxth	r2, r3
 80020dc:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80020e0:	3b12      	subs	r3, #18
 80020e2:	f507 51a7 	add.w	r1, r7, #5344	@ 0x14e0
 80020e6:	f101 0108 	add.w	r1, r1, #8
 80020ea:	f242 7010 	movw	r0, #10000	@ 0x2710
 80020ee:	9000      	str	r0, [sp, #0]
 80020f0:	2000      	movs	r0, #0
 80020f2:	f002 f9dd 	bl	80044b0 <WIFI_SendData>

    memset(recv_buffer, 0, sizeof(recv_buffer));
 80020f6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80020fa:	f103 0308 	add.w	r3, r3, #8
 80020fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f00b fc51 	bl	800d9ac <memset>
    full_response[0] = 0;
 800210a:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 800210e:	f5a3 63c2 	sub.w	r3, r3, #1552	@ 0x610
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]

    uint16_t read_len;
    do {
        read_len = sizeof(recv_buffer);
 8002116:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 800211a:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 800211e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002122:	801a      	strh	r2, [r3, #0]
        status = WIFI_ReceiveData(SOCKET, recv_buffer, sizeof(recv_buffer), &read_len, 2000);
 8002124:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8002128:	3b14      	subs	r3, #20
 800212a:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 800212e:	f101 0108 	add.w	r1, r1, #8
 8002132:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002136:	9200      	str	r2, [sp, #0]
 8002138:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800213c:	2000      	movs	r0, #0
 800213e:	f002 f9d9 	bl	80044f4 <WIFI_ReceiveData>
 8002142:	4603      	mov	r3, r0
 8002144:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 8002148:	f102 0213 	add.w	r2, r2, #19
 800214c:	7013      	strb	r3, [r2, #0]

        if (status == WIFI_STATUS_OK && read_len > 0)
 800214e:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002152:	f103 0313 	add.w	r3, r3, #19
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d158      	bne.n	800220e <http_get_working+0x1d6>
 800215c:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 8002160:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d051      	beq.n	800220e <http_get_working+0x1d6>
        {
            printf("%.*s", read_len, recv_buffer);
 800216a:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 800216e:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	4619      	mov	r1, r3
 8002176:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800217a:	f103 0308 	add.w	r3, r3, #8
 800217e:	461a      	mov	r2, r3
 8002180:	486c      	ldr	r0, [pc, #432]	@ (8002334 <http_get_working+0x2fc>)
 8002182:	f00b fa63 	bl	800d64c <iprintf>

            if (full_len + read_len < sizeof(full_response)-1)
 8002186:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 800218a:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002196:	f103 0314 	add.w	r3, r3, #20
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4413      	add	r3, r2
 800219e:	461a      	mov	r2, r3
 80021a0:	f640 73fe 	movw	r3, #4094	@ 0xffe
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d832      	bhi.n	800220e <http_get_working+0x1d6>
            {
                memcpy(full_response + full_len, recv_buffer, read_len);
 80021a8:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 80021ac:	f103 0314 	add.w	r3, r3, #20
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80021b6:	3b10      	subs	r3, #16
 80021b8:	1898      	adds	r0, r3, r2
 80021ba:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 80021be:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80021ca:	f103 0308 	add.w	r3, r3, #8
 80021ce:	4619      	mov	r1, r3
 80021d0:	f00b fcfd 	bl	800dbce <memcpy>
                full_len += read_len;
 80021d4:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 80021d8:	f2a3 6314 	subw	r3, r3, #1556	@ 0x614
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	461a      	mov	r2, r3
 80021e0:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 80021e4:	f103 0314 	add.w	r3, r3, #20
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 80021f0:	f102 0214 	add.w	r2, r2, #20
 80021f4:	6013      	str	r3, [r2, #0]
                full_response[full_len] = '\0';
 80021f6:	f507 63df 	add.w	r3, r7, #1784	@ 0x6f8
 80021fa:	f5a3 62c2 	sub.w	r2, r3, #1552	@ 0x610
 80021fe:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002202:	f103 0314 	add.w	r3, r3, #20
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4413      	add	r3, r2
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
            }
        }

    } while (status == WIFI_STATUS_OK);
 800220e:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002212:	f103 0313 	add.w	r3, r3, #19
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	f43f af7c 	beq.w	8002116 <http_get_working+0xde>

    // Skip HTTP headers
    char* json_start = strstr(full_response, "\r\n\r\n");
 800221e:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8002222:	3b10      	subs	r3, #16
 8002224:	4944      	ldr	r1, [pc, #272]	@ (8002338 <http_get_working+0x300>)
 8002226:	4618      	mov	r0, r3
 8002228:	f00b fc38 	bl	800da9c <strstr>
 800222c:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002230:	f103 030c 	add.w	r3, r3, #12
 8002234:	6018      	str	r0, [r3, #0]
    if (!json_start) {
 8002236:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 800223a:	f103 030c 	add.w	r3, r3, #12
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <http_get_working+0x218>
        printf("NO JSON FOUND\n");
 8002244:	483d      	ldr	r0, [pc, #244]	@ (800233c <http_get_working+0x304>)
 8002246:	f00b fa69 	bl	800d71c <puts>
        return -1;
 800224a:	f04f 33ff 	mov.w	r3, #4294967295
 800224e:	e05c      	b.n	800230a <http_get_working+0x2d2>
    }
    json_start += 4;
 8002250:	f507 53b7 	add.w	r3, r7, #5856	@ 0x16e0
 8002254:	f103 030c 	add.w	r3, r3, #12
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	3304      	adds	r3, #4
 800225c:	f507 52b7 	add.w	r2, r7, #5856	@ 0x16e0
 8002260:	f102 020c 	add.w	r2, r2, #12
 8002264:	6013      	str	r3, [r2, #0]

    char buf1[32], buf2[32], buf3[32];

    get_json_value(json_start, "localtime", buf1, sizeof(buf1));
 8002266:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 800226a:	3a14      	subs	r2, #20
 800226c:	2320      	movs	r3, #32
 800226e:	4934      	ldr	r1, [pc, #208]	@ (8002340 <http_get_working+0x308>)
 8002270:	f507 50b7 	add.w	r0, r7, #5856	@ 0x16e0
 8002274:	f100 000c 	add.w	r0, r0, #12
 8002278:	6800      	ldr	r0, [r0, #0]
 800227a:	f000 f873 	bl	8002364 <get_json_value>
    get_json_value(json_start, "temp_c",   buf2, sizeof(buf2));
 800227e:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 8002282:	3a14      	subs	r2, #20
 8002284:	2320      	movs	r3, #32
 8002286:	492f      	ldr	r1, [pc, #188]	@ (8002344 <http_get_working+0x30c>)
 8002288:	f507 50b7 	add.w	r0, r7, #5856	@ 0x16e0
 800228c:	f100 000c 	add.w	r0, r0, #12
 8002290:	6800      	ldr	r0, [r0, #0]
 8002292:	f000 f867 	bl	8002364 <get_json_value>
    get_json_value(json_start, "text",    buf3, sizeof(buf3)); // "text" will give overcast,sunny, etc.
 8002296:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 800229a:	3a14      	subs	r2, #20
 800229c:	2320      	movs	r3, #32
 800229e:	492a      	ldr	r1, [pc, #168]	@ (8002348 <http_get_working+0x310>)
 80022a0:	f507 50b7 	add.w	r0, r7, #5856	@ 0x16e0
 80022a4:	f100 000c 	add.w	r0, r0, #12
 80022a8:	6800      	ldr	r0, [r0, #0]
 80022aa:	f000 f85b 	bl	8002364 <get_json_value>

    char out[128];
    parseTime(buf1, &currentHour, &currentMin);
 80022ae:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80022b2:	3b14      	subs	r3, #20
 80022b4:	4a25      	ldr	r2, [pc, #148]	@ (800234c <http_get_working+0x314>)
 80022b6:	4926      	ldr	r1, [pc, #152]	@ (8002350 <http_get_working+0x318>)
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fdf1 	bl	8001ea0 <parseTime>
    weatherCond = buf3;
 80022be:	4a25      	ldr	r2, [pc, #148]	@ (8002354 <http_get_working+0x31c>)
 80022c0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80022c4:	3b14      	subs	r3, #20
 80022c6:	6013      	str	r3, [r2, #0]
    outsideTemp = buf2;
 80022c8:	4a23      	ldr	r2, [pc, #140]	@ (8002358 <http_get_working+0x320>)
 80022ca:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80022ce:	3b14      	subs	r3, #20
 80022d0:	6013      	str	r3, [r2, #0]

    sprintf(out, "Time=%s  Temp=%s C  Sky=%s \r\n", buf1, buf2, buf3);
 80022d2:	f107 01b8 	add.w	r1, r7, #184	@ 0xb8
 80022d6:	3914      	subs	r1, #20
 80022d8:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 80022dc:	3a14      	subs	r2, #20
 80022de:	f107 0018 	add.w	r0, r7, #24
 80022e2:	3814      	subs	r0, #20
 80022e4:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80022e8:	3b14      	subs	r3, #20
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	460b      	mov	r3, r1
 80022ee:	491b      	ldr	r1, [pc, #108]	@ (800235c <http_get_working+0x324>)
 80022f0:	f00b fa52 	bl	800d798 <siprintf>
    printf("%s", out);
 80022f4:	f107 0318 	add.w	r3, r7, #24
 80022f8:	3b14      	subs	r3, #20
 80022fa:	4619      	mov	r1, r3
 80022fc:	4818      	ldr	r0, [pc, #96]	@ (8002360 <http_get_working+0x328>)
 80022fe:	f00b f9a5 	bl	800d64c <iprintf>

    WIFI_CloseClientConnection(SOCKET);
 8002302:	2000      	movs	r0, #0
 8002304:	f002 f8b8 	bl	8004478 <WIFI_CloseClientConnection>

    return 0;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	f507 57b7 	add.w	r7, r7, #5856	@ 0x16e0
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	f9015db9 	.word	0xf9015db9
 800231c:	0800eb84 	.word	0x0800eb84
 8002320:	0800eba4 	.word	0x0800eba4
 8002324:	0800ebb0 	.word	0x0800ebb0
 8002328:	20000ae4 	.word	0x20000ae4
 800232c:	0800ebd4 	.word	0x0800ebd4
 8002330:	0800ebf4 	.word	0x0800ebf4
 8002334:	0800ec7c 	.word	0x0800ec7c
 8002338:	0800ec84 	.word	0x0800ec84
 800233c:	0800ec8c 	.word	0x0800ec8c
 8002340:	0800ec9c 	.word	0x0800ec9c
 8002344:	0800eca8 	.word	0x0800eca8
 8002348:	0800ecb0 	.word	0x0800ecb0
 800234c:	20000bfc 	.word	0x20000bfc
 8002350:	20000c00 	.word	0x20000c00
 8002354:	20000c10 	.word	0x20000c10
 8002358:	20000c14 	.word	0x20000c14
 800235c:	0800ecb8 	.word	0x0800ecb8
 8002360:	0800ecd8 	.word	0x0800ecd8

08002364 <get_json_value>:



char* get_json_value(const char* json, const char* key, char* out, int out_size) {
 8002364:	b580      	push	{r7, lr}
 8002366:	b088      	sub	sp, #32
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	603b      	str	r3, [r7, #0]
    int key_len = strlen(key);
 8002372:	68b8      	ldr	r0, [r7, #8]
 8002374:	f7fd ff44 	bl	8000200 <strlen>
 8002378:	4603      	mov	r3, r0
 800237a:	613b      	str	r3, [r7, #16]
    int match_pos = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
    int i = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	61bb      	str	r3, [r7, #24]

    for (i = 0; json[i] != '\0'; i++) {
 8002384:	2300      	movs	r3, #0
 8002386:	61bb      	str	r3, [r7, #24]
 8002388:	e0e9      	b.n	800255e <get_json_value+0x1fa>
        // Match with starting quote
        if (json[i] == '"' && json[i+1] == key[0]) {
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b22      	cmp	r3, #34	@ 0x22
 8002394:	f040 80e0 	bne.w	8002558 <get_json_value+0x1f4>
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	3301      	adds	r3, #1
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	f040 80d6 	bne.w	8002558 <get_json_value+0x1f4>
            match_pos = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
            i++; // skip initial quote
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	3301      	adds	r3, #1
 80023b4:	61bb      	str	r3, [r7, #24]
            while (json[i] != '\0' && match_pos < key_len && json[i] == key[match_pos]) {
 80023b6:	e005      	b.n	80023c4 <get_json_value+0x60>
                i++;
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	3301      	adds	r3, #1
 80023bc:	61bb      	str	r3, [r7, #24]
                match_pos++;
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3301      	adds	r3, #1
 80023c2:	61fb      	str	r3, [r7, #28]
            while (json[i] != '\0' && match_pos < key_len && json[i] == key[match_pos]) {
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4413      	add	r3, r2
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00d      	beq.n	80023ec <get_json_value+0x88>
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	da09      	bge.n	80023ec <get_json_value+0x88>
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4413      	add	r3, r2
 80023de:	781a      	ldrb	r2, [r3, #0]
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	440b      	add	r3, r1
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d0e5      	beq.n	80023b8 <get_json_value+0x54>
            }

            // Check ending quote
            if (match_pos == key_len && json[i] == '"') {
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	f040 80b1 	bne.w	8002558 <get_json_value+0x1f4>
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	4413      	add	r3, r2
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b22      	cmp	r3, #34	@ 0x22
 8002400:	f040 80aa 	bne.w	8002558 <get_json_value+0x1f4>
                i++; // skip closing quote
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	3301      	adds	r3, #1
 8002408:	61bb      	str	r3, [r7, #24]

                // skip whitespace until colon
                while (json[i] && (json[i] == ' ' || json[i] == '\t' || json[i] == '\n'))
 800240a:	e002      	b.n	8002412 <get_json_value+0xae>
                    i++;
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	3301      	adds	r3, #1
 8002410:	61bb      	str	r3, [r7, #24]
                while (json[i] && (json[i] == ' ' || json[i] == '\t' || json[i] == '\n'))
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	4413      	add	r3, r2
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d011      	beq.n	8002442 <get_json_value+0xde>
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	2b20      	cmp	r3, #32
 8002428:	d0f0      	beq.n	800240c <get_json_value+0xa8>
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	4413      	add	r3, r2
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b09      	cmp	r3, #9
 8002434:	d0ea      	beq.n	800240c <get_json_value+0xa8>
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b0a      	cmp	r3, #10
 8002440:	d0e4      	beq.n	800240c <get_json_value+0xa8>

                if (json[i] != ':')
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b3a      	cmp	r3, #58	@ 0x3a
 800244c:	f040 8083 	bne.w	8002556 <get_json_value+0x1f2>
                    continue; // not a valid key:value

                i++; // skip ':'
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	3301      	adds	r3, #1
 8002454:	61bb      	str	r3, [r7, #24]

                // skip whitespace before value
                while (json[i] && (json[i] == ' ' || json[i] == '\t' || json[i] == '\n'))
 8002456:	e002      	b.n	800245e <get_json_value+0xfa>
                    i++;
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	3301      	adds	r3, #1
 800245c:	61bb      	str	r3, [r7, #24]
                while (json[i] && (json[i] == ' ' || json[i] == '\t' || json[i] == '\n'))
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	4413      	add	r3, r2
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d011      	beq.n	800248e <get_json_value+0x12a>
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	4413      	add	r3, r2
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	2b20      	cmp	r3, #32
 8002474:	d0f0      	beq.n	8002458 <get_json_value+0xf4>
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b09      	cmp	r3, #9
 8002480:	d0ea      	beq.n	8002458 <get_json_value+0xf4>
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	4413      	add	r3, r2
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b0a      	cmp	r3, #10
 800248c:	d0e4      	beq.n	8002458 <get_json_value+0xf4>

                // extract value
                int out_i = 0;
 800248e:	2300      	movs	r3, #0
 8002490:	617b      	str	r3, [r7, #20]

                if (json[i] == '"') {
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	4413      	add	r3, r2
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b22      	cmp	r3, #34	@ 0x22
 800249c:	d13d      	bne.n	800251a <get_json_value+0x1b6>
                    // STRING value
                    i++;
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	3301      	adds	r3, #1
 80024a2:	61bb      	str	r3, [r7, #24]
                    while (json[i] && json[i] != '"' && out_i < out_size - 1)
 80024a4:	e00d      	b.n	80024c2 <get_json_value+0x15e>
                        out[out_i++] = json[i++];
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	61ba      	str	r2, [r7, #24]
 80024ac:	461a      	mov	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	441a      	add	r2, r3
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	1c59      	adds	r1, r3, #1
 80024b6:	6179      	str	r1, [r7, #20]
 80024b8:	4619      	mov	r1, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	440b      	add	r3, r1
 80024be:	7812      	ldrb	r2, [r2, #0]
 80024c0:	701a      	strb	r2, [r3, #0]
                    while (json[i] && json[i] != '"' && out_i < out_size - 1)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	4413      	add	r3, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d03c      	beq.n	8002548 <get_json_value+0x1e4>
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4413      	add	r3, r2
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b22      	cmp	r3, #34	@ 0x22
 80024d8:	d036      	beq.n	8002548 <get_json_value+0x1e4>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	3b01      	subs	r3, #1
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	dbe0      	blt.n	80024a6 <get_json_value+0x142>
 80024e4:	e030      	b.n	8002548 <get_json_value+0x1e4>
                } else {
                    // NUMBER value
                    while (json[i] && json[i] != ',' && json[i] != '}' && out_i < out_size - 1) {
                        if (!isspace((unsigned char)json[i]))
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	3301      	adds	r3, #1
 80024f0:	4a24      	ldr	r2, [pc, #144]	@ (8002584 <get_json_value+0x220>)
 80024f2:	4413      	add	r3, r2
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10a      	bne.n	8002514 <get_json_value+0x1b0>
                            out[out_i++] = json[i];
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	441a      	add	r2, r3
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	1c59      	adds	r1, r3, #1
 8002508:	6179      	str	r1, [r7, #20]
 800250a:	4619      	mov	r1, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	440b      	add	r3, r1
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	701a      	strb	r2, [r3, #0]
                        i++;
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	3301      	adds	r3, #1
 8002518:	61bb      	str	r3, [r7, #24]
                    while (json[i] && json[i] != ',' && json[i] != '}' && out_i < out_size - 1) {
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	4413      	add	r3, r2
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d010      	beq.n	8002548 <get_json_value+0x1e4>
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	4413      	add	r3, r2
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002530:	d00a      	beq.n	8002548 <get_json_value+0x1e4>
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4413      	add	r3, r2
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2b7d      	cmp	r3, #125	@ 0x7d
 800253c:	d004      	beq.n	8002548 <get_json_value+0x1e4>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	3b01      	subs	r3, #1
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	429a      	cmp	r2, r3
 8002546:	dbce      	blt.n	80024e6 <get_json_value+0x182>
                    }
                }

                out[out_i] = '\0';
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	4413      	add	r3, r2
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
                return out;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	e011      	b.n	800257a <get_json_value+0x216>
                    continue; // not a valid key:value
 8002556:	bf00      	nop
    for (i = 0; json[i] != '\0'; i++) {
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	3301      	adds	r3, #1
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	f47f af0f 	bne.w	800238a <get_json_value+0x26>
            }
        }
    }

    // not found
    if (out_size > 0)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	dd02      	ble.n	8002578 <get_json_value+0x214>
        out[0] = '\0';
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]
    return out;
 8002578:	687b      	ldr	r3, [r7, #4]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3720      	adds	r7, #32
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	08029bdc 	.word	0x08029bdc

08002588 <MX_DAC1_Init>:
static void MX_DAC1_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	@ 0x28
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800258e:	463b      	mov	r3, r7
 8002590:	2228      	movs	r2, #40	@ 0x28
 8002592:	2100      	movs	r1, #0
 8002594:	4618      	mov	r0, r3
 8002596:	f00b fa09 	bl	800d9ac <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800259a:	4b13      	ldr	r3, [pc, #76]	@ (80025e8 <MX_DAC1_Init+0x60>)
 800259c:	4a13      	ldr	r2, [pc, #76]	@ (80025ec <MX_DAC1_Init+0x64>)
 800259e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80025a0:	4811      	ldr	r0, [pc, #68]	@ (80025e8 <MX_DAC1_Init+0x60>)
 80025a2:	f002 fd38 	bl	8005016 <HAL_DAC_Init>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80025ac:	f000 fac7 	bl	8002b3e <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80025b0:	2300      	movs	r3, #0
 80025b2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80025b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025bc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80025be:	2300      	movs	r3, #0
 80025c0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80025ca:	463b      	mov	r3, r7
 80025cc:	2200      	movs	r2, #0
 80025ce:	4619      	mov	r1, r3
 80025d0:	4805      	ldr	r0, [pc, #20]	@ (80025e8 <MX_DAC1_Init+0x60>)
 80025d2:	f002 fe1d 	bl	8005210 <HAL_DAC_ConfigChannel>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80025dc:	f000 faaf 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80025e0:	bf00      	nop
 80025e2:	3728      	adds	r7, #40	@ 0x28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	2000091c 	.word	0x2000091c
 80025ec:	40007400 	.word	0x40007400

080025f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <MX_I2C1_Init+0x74>)
 80025f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002668 <MX_I2C1_Init+0x78>)
 80025f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 80025fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <MX_I2C1_Init+0x74>)
 80025fc:	4a1b      	ldr	r2, [pc, #108]	@ (800266c <MX_I2C1_Init+0x7c>)
 80025fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002600:	4b18      	ldr	r3, [pc, #96]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002606:	4b17      	ldr	r3, [pc, #92]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002608:	2201      	movs	r2, #1
 800260a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800260c:	4b15      	ldr	r3, [pc, #84]	@ (8002664 <MX_I2C1_Init+0x74>)
 800260e:	2200      	movs	r2, #0
 8002610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002612:	4b14      	ldr	r3, [pc, #80]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002614:	2200      	movs	r2, #0
 8002616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002618:	4b12      	ldr	r3, [pc, #72]	@ (8002664 <MX_I2C1_Init+0x74>)
 800261a:	2200      	movs	r2, #0
 800261c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800261e:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002620:	2200      	movs	r2, #0
 8002622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002624:	4b0f      	ldr	r3, [pc, #60]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002626:	2200      	movs	r2, #0
 8002628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800262a:	480e      	ldr	r0, [pc, #56]	@ (8002664 <MX_I2C1_Init+0x74>)
 800262c:	f003 face 	bl	8005bcc <HAL_I2C_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002636:	f000 fa82 	bl	8002b3e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800263a:	2100      	movs	r1, #0
 800263c:	4809      	ldr	r0, [pc, #36]	@ (8002664 <MX_I2C1_Init+0x74>)
 800263e:	f004 f87f 	bl	8006740 <HAL_I2CEx_ConfigAnalogFilter>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002648:	f000 fa79 	bl	8002b3e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800264c:	2100      	movs	r1, #0
 800264e:	4805      	ldr	r0, [pc, #20]	@ (8002664 <MX_I2C1_Init+0x74>)
 8002650:	f004 f8c1 	bl	80067d6 <HAL_I2CEx_ConfigDigitalFilter>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800265a:	f000 fa70 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000930 	.word	0x20000930
 8002668:	40005400 	.word	0x40005400
 800266c:	30a175ab 	.word	0x30a175ab

08002670 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8002674:	4b18      	ldr	r3, [pc, #96]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 8002676:	4a19      	ldr	r2, [pc, #100]	@ (80026dc <MX_OCTOSPI1_Init+0x6c>)
 8002678:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800267a:	4b17      	ldr	r3, [pc, #92]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 800267c:	2201      	movs	r2, #1
 800267e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8002680:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8002686:	4b14      	ldr	r3, [pc, #80]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800268c:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 800268e:	2220      	movs	r2, #32
 8002690:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8002692:	4b11      	ldr	r3, [pc, #68]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 8002694:	2201      	movs	r2, #1
 8002696:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8002698:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 800269a:	2200      	movs	r2, #0
 800269c:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800269e:	4b0e      	ldr	r3, [pc, #56]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80026a4:	4b0c      	ldr	r3, [pc, #48]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80026aa:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80026b0:	4b09      	ldr	r3, [pc, #36]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80026b6:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026be:	2208      	movs	r2, #8
 80026c0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80026c2:	4805      	ldr	r0, [pc, #20]	@ (80026d8 <MX_OCTOSPI1_Init+0x68>)
 80026c4:	f004 f8d4 	bl	8006870 <HAL_OSPI_Init>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 80026ce:	f000 fa36 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000984 	.word	0x20000984
 80026dc:	a0001000 	.word	0xa0001000

080026e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b092      	sub	sp, #72	@ 0x48
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026e6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80026f6:	2300      	movs	r3, #0
 80026f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 80026fa:	1d3b      	adds	r3, r7, #4
 80026fc:	222c      	movs	r2, #44	@ 0x2c
 80026fe:	2100      	movs	r1, #0
 8002700:	4618      	mov	r0, r3
 8002702:	f00b f953 	bl	800d9ac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002706:	4b41      	ldr	r3, [pc, #260]	@ (800280c <MX_RTC_Init+0x12c>)
 8002708:	4a41      	ldr	r2, [pc, #260]	@ (8002810 <MX_RTC_Init+0x130>)
 800270a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800270c:	4b3f      	ldr	r3, [pc, #252]	@ (800280c <MX_RTC_Init+0x12c>)
 800270e:	2200      	movs	r2, #0
 8002710:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002712:	4b3e      	ldr	r3, [pc, #248]	@ (800280c <MX_RTC_Init+0x12c>)
 8002714:	227f      	movs	r2, #127	@ 0x7f
 8002716:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002718:	4b3c      	ldr	r3, [pc, #240]	@ (800280c <MX_RTC_Init+0x12c>)
 800271a:	22ff      	movs	r2, #255	@ 0xff
 800271c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800271e:	4b3b      	ldr	r3, [pc, #236]	@ (800280c <MX_RTC_Init+0x12c>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 8002724:	4b39      	ldr	r3, [pc, #228]	@ (800280c <MX_RTC_Init+0x12c>)
 8002726:	2202      	movs	r2, #2
 8002728:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800272a:	4b38      	ldr	r3, [pc, #224]	@ (800280c <MX_RTC_Init+0x12c>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002730:	4b36      	ldr	r3, [pc, #216]	@ (800280c <MX_RTC_Init+0x12c>)
 8002732:	2200      	movs	r2, #0
 8002734:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002736:	4835      	ldr	r0, [pc, #212]	@ (800280c <MX_RTC_Init+0x12c>)
 8002738:	f006 f942 	bl	80089c0 <HAL_RTC_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8002742:	f000 f9fc 	bl	8002b3e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002758:	2300      	movs	r3, #0
 800275a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800275c:	2300      	movs	r3, #0
 800275e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002760:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002764:	2200      	movs	r2, #0
 8002766:	4619      	mov	r1, r3
 8002768:	4828      	ldr	r0, [pc, #160]	@ (800280c <MX_RTC_Init+0x12c>)
 800276a:	f006 f9b1 	bl	8008ad0 <HAL_RTC_SetTime>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8002774:	f000 f9e3 	bl	8002b3e <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002778:	2301      	movs	r3, #1
 800277a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 800277e:	2301      	movs	r3, #1
 8002780:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 1;
 8002784:	2301      	movs	r3, #1
 8002786:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0;
 800278a:	2300      	movs	r3, #0
 800278c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002790:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002794:	2200      	movs	r2, #0
 8002796:	4619      	mov	r1, r3
 8002798:	481c      	ldr	r0, [pc, #112]	@ (800280c <MX_RTC_Init+0x12c>)
 800279a:	f006 fa92 	bl	8008cc2 <HAL_RTC_SetDate>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80027a4:	f000 f9cb 	bl	8002b3e <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 1;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 80027d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	2200      	movs	r2, #0
 80027dc:	4619      	mov	r1, r3
 80027de:	480b      	ldr	r0, [pc, #44]	@ (800280c <MX_RTC_Init+0x12c>)
 80027e0:	f006 faf6 	bl	8008dd0 <HAL_RTC_SetAlarm_IT>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 80027ea:	f000 f9a8 	bl	8002b3e <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 80027ee:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80027f2:	4806      	ldr	r0, [pc, #24]	@ (800280c <MX_RTC_Init+0x12c>)
 80027f4:	f006 fdd2 	bl	800939c <HAL_RTCEx_SetCalibrationOutPut>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_RTC_Init+0x122>
  {
    Error_Handler();
 80027fe:	f000 f99e 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002802:	bf00      	nop
 8002804:	3748      	adds	r7, #72	@ 0x48
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	200009d4 	.word	0x200009d4
 8002810:	40002800 	.word	0x40002800

08002814 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800281a:	1d3b      	adds	r3, r7, #4
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002824:	4b14      	ldr	r3, [pc, #80]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002826:	4a15      	ldr	r2, [pc, #84]	@ (800287c <MX_TIM6_Init+0x68>)
 8002828:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800282a:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <MX_TIM6_Init+0x64>)
 800282c:	2200      	movs	r2, #0
 800282e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002830:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 15000;
 8002836:	4b10      	ldr	r3, [pc, #64]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002838:	f643 2298 	movw	r2, #15000	@ 0x3a98
 800283c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800283e:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002840:	2200      	movs	r2, #0
 8002842:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002844:	480c      	ldr	r0, [pc, #48]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002846:	f008 f942 	bl	800aace <HAL_TIM_Base_Init>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002850:	f000 f975 	bl	8002b3e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002854:	2320      	movs	r3, #32
 8002856:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800285c:	1d3b      	adds	r3, r7, #4
 800285e:	4619      	mov	r1, r3
 8002860:	4805      	ldr	r0, [pc, #20]	@ (8002878 <MX_TIM6_Init+0x64>)
 8002862:	f008 fbff 	bl	800b064 <HAL_TIMEx_MasterConfigSynchronization>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800286c:	f000 f967 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002870:	bf00      	nop
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	200009f8 	.word	0x200009f8
 800287c:	40001000 	.word	0x40001000

08002880 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002890:	4b15      	ldr	r3, [pc, #84]	@ (80028e8 <MX_TIM7_Init+0x68>)
 8002892:	4a16      	ldr	r2, [pc, #88]	@ (80028ec <MX_TIM7_Init+0x6c>)
 8002894:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1831;
 8002896:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <MX_TIM7_Init+0x68>)
 8002898:	f240 7227 	movw	r2, #1831	@ 0x727
 800289c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289e:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <MX_TIM7_Init+0x68>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80028a4:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <MX_TIM7_Init+0x68>)
 80028a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028aa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <MX_TIM7_Init+0x68>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80028b2:	480d      	ldr	r0, [pc, #52]	@ (80028e8 <MX_TIM7_Init+0x68>)
 80028b4:	f008 f90b 	bl	800aace <HAL_TIM_Base_Init>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80028be:	f000 f93e 	bl	8002b3e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028c2:	2300      	movs	r3, #0
 80028c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	4619      	mov	r1, r3
 80028ce:	4806      	ldr	r0, [pc, #24]	@ (80028e8 <MX_TIM7_Init+0x68>)
 80028d0:	f008 fbc8 	bl	800b064 <HAL_TIMEx_MasterConfigSynchronization>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80028da:	f000 f930 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000a44 	.word	0x20000a44
 80028ec:	40001400 	.word	0x40001400

080028f0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002934 <MX_TIM16_Init+0x44>)
 80028f6:	4a10      	ldr	r2, [pc, #64]	@ (8002938 <MX_TIM16_Init+0x48>)
 80028f8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80028fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <MX_TIM16_Init+0x44>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <MX_TIM16_Init+0x44>)
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <MX_TIM16_Init+0x44>)
 8002908:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800290c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290e:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <MX_TIM16_Init+0x44>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002914:	4b07      	ldr	r3, [pc, #28]	@ (8002934 <MX_TIM16_Init+0x44>)
 8002916:	2200      	movs	r2, #0
 8002918:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291a:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <MX_TIM16_Init+0x44>)
 800291c:	2200      	movs	r2, #0
 800291e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002920:	4804      	ldr	r0, [pc, #16]	@ (8002934 <MX_TIM16_Init+0x44>)
 8002922:	f008 f8d4 	bl	800aace <HAL_TIM_Base_Init>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800292c:	f000 f907 	bl	8002b3e <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000a90 	.word	0x20000a90
 8002938:	40014400 	.word	0x40014400

0800293c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08a      	sub	sp, #40	@ 0x28
 8002940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	60da      	str	r2, [r3, #12]
 8002950:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002952:	4b38      	ldr	r3, [pc, #224]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002956:	4a37      	ldr	r2, [pc, #220]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800295e:	4b35      	ldr	r3, [pc, #212]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	4b32      	ldr	r3, [pc, #200]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296e:	4a31      	ldr	r2, [pc, #196]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002976:	4b2f      	ldr	r3, [pc, #188]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002982:	4b2c      	ldr	r3, [pc, #176]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002986:	4a2b      	ldr	r2, [pc, #172]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002988:	f043 0302 	orr.w	r3, r3, #2
 800298c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800298e:	4b29      	ldr	r3, [pc, #164]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 8002990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800299a:	4b26      	ldr	r3, [pc, #152]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 800299c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299e:	4a25      	ldr	r2, [pc, #148]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 80029a0:	f043 0310 	orr.w	r3, r3, #16
 80029a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029a6:	4b23      	ldr	r3, [pc, #140]	@ (8002a34 <MX_GPIO_Init+0xf8>)
 80029a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80029b2:	2200      	movs	r2, #0
 80029b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029b8:	481f      	ldr	r0, [pc, #124]	@ (8002a38 <MX_GPIO_Init+0xfc>)
 80029ba:	f003 f8d7 	bl	8005b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80029be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	4619      	mov	r1, r3
 80029d4:	4819      	ldr	r0, [pc, #100]	@ (8002a3c <MX_GPIO_Init+0x100>)
 80029d6:	f002 fe2d 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80029da:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80029de:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e0:	2302      	movs	r3, #2
 80029e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e8:	2303      	movs	r3, #3
 80029ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80029ec:	230a      	movs	r3, #10
 80029ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	4619      	mov	r1, r3
 80029f6:	4812      	ldr	r0, [pc, #72]	@ (8002a40 <MX_GPIO_Init+0x104>)
 80029f8:	f002 fe1c 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80029fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a02:	2301      	movs	r3, #1
 8002a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002a0e:	f107 0314 	add.w	r3, r7, #20
 8002a12:	4619      	mov	r1, r3
 8002a14:	4808      	ldr	r0, [pc, #32]	@ (8002a38 <MX_GPIO_Init+0xfc>)
 8002a16:	f002 fe0d 	bl	8005634 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	2028      	movs	r0, #40	@ 0x28
 8002a20:	f002 fac3 	bl	8004faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a24:	2028      	movs	r0, #40	@ 0x28
 8002a26:	f002 fadc 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a2a:	bf00      	nop
 8002a2c:	3728      	adds	r7, #40	@ 0x28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000
 8002a38:	48000400 	.word	0x48000400
 8002a3c:	48000800 	.word	0x48000800
 8002a40:	48001000 	.word	0x48001000

08002a44 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	if (huart == &hDiscoUart) {
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a19      	ldr	r2, [pc, #100]	@ (8002ab4 <HAL_UART_RxCpltCallback+0x70>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d12b      	bne.n	8002aac <HAL_UART_RxCpltCallback+0x68>
		uint8_t c = uart_byte;
 8002a54:	4b18      	ldr	r3, [pc, #96]	@ (8002ab8 <HAL_UART_RxCpltCallback+0x74>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	73fb      	strb	r3, [r7, #15]

		if (c == '\r' || c== '\r\n' || c == '\n') { // ENTER pressed
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b0d      	cmp	r3, #13
 8002a5e:	d002      	beq.n	8002a66 <HAL_UART_RxCpltCallback+0x22>
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	2b0a      	cmp	r3, #10
 8002a64:	d10d      	bne.n	8002a82 <HAL_UART_RxCpltCallback+0x3e>

			char_buffer[rx_index] = '\0';
 8002a66:	4b15      	ldr	r3, [pc, #84]	@ (8002abc <HAL_UART_RxCpltCallback+0x78>)
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4b14      	ldr	r3, [pc, #80]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x7c>)
 8002a70:	2100      	movs	r1, #0
 8002a72:	5499      	strb	r1, [r3, r2]
			rx_index = 0;         //buffer index reset
 8002a74:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HAL_UART_RxCpltCallback+0x78>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	801a      	strh	r2, [r3, #0]
			line_ready = 1;       //indicating "enter" been pressed
 8002a7a:	4b12      	ldr	r3, [pc, #72]	@ (8002ac4 <HAL_UART_RxCpltCallback+0x80>)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	e00f      	b.n	8002aa2 <HAL_UART_RxCpltCallback+0x5e>

		} else {
			// if not \r, append to character buffer
			if (rx_index < (UA_BUF_SIZE - 1)) {
 8002a82:	4b0e      	ldr	r3, [pc, #56]	@ (8002abc <HAL_UART_RxCpltCallback+0x78>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	2b3e      	cmp	r3, #62	@ 0x3e
 8002a8a:	d80a      	bhi.n	8002aa2 <HAL_UART_RxCpltCallback+0x5e>
				char_buffer[rx_index++] = c;
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002abc <HAL_UART_RxCpltCallback+0x78>)
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	1c5a      	adds	r2, r3, #1
 8002a94:	b291      	uxth	r1, r2
 8002a96:	4a09      	ldr	r2, [pc, #36]	@ (8002abc <HAL_UART_RxCpltCallback+0x78>)
 8002a98:	8011      	strh	r1, [r2, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4a08      	ldr	r2, [pc, #32]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x7c>)
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	5453      	strb	r3, [r2, r1]
			}
		}

		// Restart reception for the next byte (always!)
		HAL_UART_Receive_IT(&hDiscoUart, &uart_byte, 1);
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	4904      	ldr	r1, [pc, #16]	@ (8002ab8 <HAL_UART_RxCpltCallback+0x74>)
 8002aa6:	4803      	ldr	r0, [pc, #12]	@ (8002ab4 <HAL_UART_RxCpltCallback+0x70>)
 8002aa8:	f008 fc60 	bl	800b36c <HAL_UART_Receive_IT>
	}
}
 8002aac:	bf00      	nop
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20001640 	.word	0x20001640
 8002ab8:	20000ae8 	.word	0x20000ae8
 8002abc:	20000bec 	.word	0x20000bec
 8002ac0:	20000aec 	.word	0x20000aec
 8002ac4:	20000bee 	.word	0x20000bee

08002ac8 <SystemClock_Config>:

/**
  * @brief  System Clock Configuration
  */
static void SystemClock_Config(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b096      	sub	sp, #88	@ 0x58
 8002acc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002ace:	2310      	movs	r3, #16
 8002ad0:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002ad6:	2360      	movs	r3, #96	@ 0x60
 8002ad8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002aea:	2328      	movs	r3, #40	@ 0x28
 8002aec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002aee:	2302      	movs	r3, #2
 8002af0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 8002af2:	2307      	movs	r3, #7
 8002af4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002af6:	2304      	movs	r3, #4
 8002af8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8002afa:	463b      	mov	r3, r7
 8002afc:	4618      	mov	r0, r3
 8002afe:	f004 fb6f 	bl	80071e0 <HAL_RCC_OscConfig>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <SystemClock_Config+0x44>
 8002b08:	f000 f819 	bl	8002b3e <Error_Handler>

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 8002b0c:	230f      	movs	r3, #15
 8002b0e:	647b      	str	r3, [r7, #68]	@ 0x44
                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b10:	2303      	movs	r3, #3
 8002b12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b14:	2300      	movs	r3, #0
 8002b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	657b      	str	r3, [r7, #84]	@ 0x54

  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) Error_Handler();
 8002b20:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b24:	2104      	movs	r1, #4
 8002b26:	4618      	mov	r0, r3
 8002b28:	f004 ff74 	bl	8007a14 <HAL_RCC_ClockConfig>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <SystemClock_Config+0x6e>
 8002b32:	f000 f804 	bl	8002b3e <Error_Handler>
}
 8002b36:	bf00      	nop
 8002b38:	3758      	adds	r7, #88	@ 0x58
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <Error_Handler>:

/**
  * @brief  Error Handler
  */
void Error_Handler(void)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	af00      	add	r7, sp, #0
  BSP_LED_On(LED2);
 8002b42:	2000      	movs	r0, #0
 8002b44:	f001 fec2 	bl	80048cc <BSP_LED_On>
  while(1) {
    HAL_Delay(1000);
 8002b48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b4c:	f002 f92e 	bl	8004dac <HAL_Delay>
 8002b50:	e7fa      	b.n	8002b48 <Error_Handler+0xa>

08002b52 <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  EXTI line detection callback.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	4603      	mov	r3, r0
 8002b5a:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1) {
 8002b5c:	88fb      	ldrh	r3, [r7, #6]
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d101      	bne.n	8002b66 <HAL_GPIO_EXTI_Callback+0x14>
    SPI_WIFI_ISR();
 8002b62:	f001 fbab 	bl	80042bc <SPI_WIFI_ISR>
  }
}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <SPI3_IRQHandler>:

/**
  * @brief  SPI3 IRQ Handler
  */
void SPI3_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8002b74:	4802      	ldr	r0, [pc, #8]	@ (8002b80 <SPI3_IRQHandler+0x10>)
 8002b76:	f007 fa75 	bl	800a064 <HAL_SPI_IRQHandler>
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000c78 	.word	0x20000c78

08002b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b8c:	4a14      	ldr	r2, [pc, #80]	@ (8002be0 <_sbrk+0x5c>)
 8002b8e:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <_sbrk+0x60>)
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b98:	4b13      	ldr	r3, [pc, #76]	@ (8002be8 <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d102      	bne.n	8002ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ba0:	4b11      	ldr	r3, [pc, #68]	@ (8002be8 <_sbrk+0x64>)
 8002ba2:	4a12      	ldr	r2, [pc, #72]	@ (8002bec <_sbrk+0x68>)
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ba6:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <_sbrk+0x64>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d207      	bcs.n	8002bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bb4:	f00a ffde 	bl	800db74 <__errno>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	220c      	movs	r2, #12
 8002bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc2:	e009      	b.n	8002bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bc4:	4b08      	ldr	r3, [pc, #32]	@ (8002be8 <_sbrk+0x64>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bca:	4b07      	ldr	r3, [pc, #28]	@ (8002be8 <_sbrk+0x64>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	4a05      	ldr	r2, [pc, #20]	@ (8002be8 <_sbrk+0x64>)
 8002bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20018000 	.word	0x20018000
 8002be4:	00007f00 	.word	0x00007f00
 8002be8:	20000c70 	.word	0x20000c70
 8002bec:	20001828 	.word	0x20001828

08002bf0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bf4:	4b17      	ldr	r3, [pc, #92]	@ (8002c54 <SystemInit+0x64>)
 8002bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfa:	4a16      	ldr	r2, [pc, #88]	@ (8002c54 <SystemInit+0x64>)
 8002bfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002c04:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <SystemInit+0x68>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a13      	ldr	r2, [pc, #76]	@ (8002c58 <SystemInit+0x68>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002c10:	4b11      	ldr	r3, [pc, #68]	@ (8002c58 <SystemInit+0x68>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8002c16:	4b10      	ldr	r3, [pc, #64]	@ (8002c58 <SystemInit+0x68>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8002c58 <SystemInit+0x68>)
 8002c1c:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002c20:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002c24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8002c26:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <SystemInit+0x68>)
 8002c28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c2c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <SystemInit+0x68>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a09      	ldr	r2, [pc, #36]	@ (8002c58 <SystemInit+0x68>)
 8002c34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c38:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002c3a:	4b07      	ldr	r3, [pc, #28]	@ (8002c58 <SystemInit+0x68>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c40:	4b04      	ldr	r3, [pc, #16]	@ (8002c54 <SystemInit+0x64>)
 8002c42:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c46:	609a      	str	r2, [r3, #8]
#endif
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	e000ed00 	.word	0xe000ed00
 8002c58:	40021000 	.word	0x40021000

08002c5c <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c6a:	d906      	bls.n	8002c7a <Hex2Num+0x1e>
 8002c6c:	79fb      	ldrb	r3, [r7, #7]
 8002c6e:	2b39      	cmp	r3, #57	@ 0x39
 8002c70:	d803      	bhi.n	8002c7a <Hex2Num+0x1e>
        return a - '0';
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	3b30      	subs	r3, #48	@ 0x30
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	e014      	b.n	8002ca4 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	2b60      	cmp	r3, #96	@ 0x60
 8002c7e:	d906      	bls.n	8002c8e <Hex2Num+0x32>
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	2b66      	cmp	r3, #102	@ 0x66
 8002c84:	d803      	bhi.n	8002c8e <Hex2Num+0x32>
        return (a - 'a') + 10;
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	3b57      	subs	r3, #87	@ 0x57
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	e00a      	b.n	8002ca4 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	2b40      	cmp	r3, #64	@ 0x40
 8002c92:	d906      	bls.n	8002ca2 <Hex2Num+0x46>
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	2b46      	cmp	r3, #70	@ 0x46
 8002c98:	d803      	bhi.n	8002ca2 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	3b37      	subs	r3, #55	@ 0x37
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	e000      	b.n	8002ca4 <Hex2Num+0x48>
    }

    return 0;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 8002cc2:	e012      	b.n	8002cea <ParseHexNumber+0x3a>
        sum <<= 4;
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff ffc4 	bl	8002c5c <Hex2Num>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
 8002cda:	4413      	add	r3, r2
 8002cdc:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	607b      	str	r3, [r7, #4]
        done_count++;
 8002ce4:	7bbb      	ldrb	r3, [r7, #14]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cf0:	d903      	bls.n	8002cfa <ParseHexNumber+0x4a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b39      	cmp	r3, #57	@ 0x39
 8002cf8:	d90f      	bls.n	8002d1a <ParseHexNumber+0x6a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b60      	cmp	r3, #96	@ 0x60
 8002d00:	d903      	bls.n	8002d0a <ParseHexNumber+0x5a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b66      	cmp	r3, #102	@ 0x66
 8002d08:	d907      	bls.n	8002d1a <ParseHexNumber+0x6a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b40      	cmp	r3, #64	@ 0x40
 8002d10:	d906      	bls.n	8002d20 <ParseHexNumber+0x70>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b46      	cmp	r3, #70	@ 0x46
 8002d18:	d802      	bhi.n	8002d20 <ParseHexNumber+0x70>
 8002d1a:	7bbb      	ldrb	r3, [r7, #14]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d9d1      	bls.n	8002cc4 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d002      	beq.n	8002d2c <ParseHexNumber+0x7c>
        *cnt = done_count;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	7bba      	ldrb	r2, [r7, #14]
 8002d2a:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b085      	sub	sp, #20
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8002d44:	2300      	movs	r3, #0
 8002d46:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b2d      	cmp	r3, #45	@ 0x2d
 8002d52:	d119      	bne.n	8002d88 <ParseNumber+0x52>
        minus = 1;
 8002d54:	2301      	movs	r3, #1
 8002d56:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	607b      	str	r3, [r7, #4]
        done_count++;
 8002d5e:	7bbb      	ldrb	r3, [r7, #14]
 8002d60:	3301      	adds	r3, #1
 8002d62:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8002d64:	e010      	b.n	8002d88 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	461a      	mov	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	3b30      	subs	r3, #48	@ 0x30
 8002d78:	4413      	add	r3, r2
 8002d7a:	60bb      	str	r3, [r7, #8]
        ptr++;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	607b      	str	r3, [r7, #4]
        done_count++;
 8002d82:	7bbb      	ldrb	r3, [r7, #14]
 8002d84:	3301      	adds	r3, #1
 8002d86:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d8e:	d903      	bls.n	8002d98 <ParseNumber+0x62>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b39      	cmp	r3, #57	@ 0x39
 8002d96:	d9e6      	bls.n	8002d66 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <ParseNumber+0x6e>
        *cnt = done_count;
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	7bba      	ldrb	r2, [r7, #14]
 8002da2:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d002      	beq.n	8002db0 <ParseNumber+0x7a>
        return 0 - sum;
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	425b      	negs	r3, r3
 8002dae:	e000      	b.n	8002db2 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8002db0:	68bb      	ldr	r3, [r7, #8]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 8002dbe:	b590      	push	{r4, r7, lr}
 8002dc0:	b087      	sub	sp, #28
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	60f8      	str	r0, [r7, #12]
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d027      	beq.n	8002e24 <ParseMAC+0x66>
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d024      	beq.n	8002e24 <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 8002dda:	e018      	b.n	8002e0e <ParseMAC+0x50>
    uint8_t done_count = 1;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b3a      	cmp	r3, #58	@ 0x3a
 8002de6:	d00d      	beq.n	8002e04 <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	75fa      	strb	r2, [r7, #23]
 8002dee:	461a      	mov	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	189c      	adds	r4, r3, r2
 8002df4:	f107 0316 	add.w	r3, r7, #22
 8002df8:	4619      	mov	r1, r3
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff ff58 	bl	8002cb0 <ParseHexNumber>
 8002e00:	4603      	mov	r3, r0
 8002e02:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 8002e04:	7dbb      	ldrb	r3, [r7, #22]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 8002e0e:	7dfb      	ldrb	r3, [r7, #23]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d906      	bls.n	8002e24 <ParseMAC+0x66>
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d803      	bhi.n	8002e24 <ParseMAC+0x66>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1db      	bne.n	8002ddc <ParseMAC+0x1e>
   }
  }
}
 8002e24:	bf00      	nop
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd90      	pop	{r4, r7, pc}

08002e2c <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d027      	beq.n	8002e92 <ParseIP+0x66>
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d024      	beq.n	8002e92 <ParseIP+0x66>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d921      	bls.n	8002e92 <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8002e4e:	e019      	b.n	8002e84 <ParseIP+0x58>
    uint8_t done_count = 1;
 8002e50:	2301      	movs	r3, #1
 8002e52:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e5a:	d00e      	beq.n	8002e7a <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 8002e5c:	f107 0316 	add.w	r3, r7, #22
 8002e60:	4619      	mov	r1, r3
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f7ff ff67 	bl	8002d36 <ParseNumber>
 8002e68:	4601      	mov	r1, r0
 8002e6a:	7dfb      	ldrb	r3, [r7, #23]
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	75fa      	strb	r2, [r7, #23]
 8002e70:	461a      	mov	r2, r3
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	4413      	add	r3, r2
 8002e76:	b2ca      	uxtb	r2, r1
 8002e78:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8002e7a:	7dbb      	ldrb	r3, [r7, #22]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4413      	add	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8002e84:	7dfb      	ldrb	r3, [r7, #23]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d803      	bhi.n	8002e92 <ParseIP+0x66>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1de      	bne.n	8002e50 <ParseIP+0x24>
   }
  }
}
 8002e92:	bf00      	nop
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	3302      	adds	r3, #2
 8002eae:	4940      	ldr	r1, [pc, #256]	@ (8002fb0 <AT_ParseInfo+0x114>)
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f00a fd97 	bl	800d9e4 <strtok>
 8002eb6:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8002eb8:	e071      	b.n	8002f9e <AT_ParseInfo+0x102>
    switch (num++) {
 8002eba:	7afb      	ldrb	r3, [r7, #11]
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	72fa      	strb	r2, [r7, #11]
 8002ec0:	2b06      	cmp	r3, #6
 8002ec2:	d866      	bhi.n	8002f92 <AT_ParseInfo+0xf6>
 8002ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8002ecc <AT_ParseInfo+0x30>)
 8002ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eca:	bf00      	nop
 8002ecc:	08002ee9 	.word	0x08002ee9
 8002ed0:	08002efd 	.word	0x08002efd
 8002ed4:	08002f15 	.word	0x08002f15
 8002ed8:	08002f2d 	.word	0x08002f2d
 8002edc:	08002f45 	.word	0x08002f45
 8002ee0:	08002f5d 	.word	0x08002f5d
 8002ee4:	08002f71 	.word	0x08002f71
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	221f      	movs	r2, #31
 8002eec:	68f9      	ldr	r1, [r7, #12]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f00a fd64 	bl	800d9bc <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	77da      	strb	r2, [r3, #31]
      break;
 8002efa:	e04b      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3320      	adds	r3, #32
 8002f00:	2217      	movs	r2, #23
 8002f02:	68f9      	ldr	r1, [r7, #12]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f00a fd59 	bl	800d9bc <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 8002f12:	e03f      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3338      	adds	r3, #56	@ 0x38
 8002f18:	220f      	movs	r2, #15
 8002f1a:	68f9      	ldr	r1, [r7, #12]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f00a fd4d 	bl	800d9bc <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002f2a:	e033      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3348      	adds	r3, #72	@ 0x48
 8002f30:	220f      	movs	r2, #15
 8002f32:	68f9      	ldr	r1, [r7, #12]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f00a fd41 	bl	800d9bc <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 8002f42:	e027      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3358      	adds	r3, #88	@ 0x58
 8002f48:	220f      	movs	r2, #15
 8002f4a:	68f9      	ldr	r1, [r7, #12]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f00a fd35 	bl	800d9bc <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8002f5a:	e01b      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff fee9 	bl	8002d36 <ParseNumber>
 8002f64:	4603      	mov	r3, r0
 8002f66:	461a      	mov	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002f6e:	e011      	b.n	8002f94 <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8002f70:	4910      	ldr	r1, [pc, #64]	@ (8002fb4 <AT_ParseInfo+0x118>)
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f00a fd36 	bl	800d9e4 <strtok>
 8002f78:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3368      	adds	r3, #104	@ 0x68
 8002f7e:	221f      	movs	r2, #31
 8002f80:	68f9      	ldr	r1, [r7, #12]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f00a fd1a 	bl	800d9bc <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8002f90:	e000      	b.n	8002f94 <AT_ParseInfo+0xf8>

    default: break;
 8002f92:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002f94:	4906      	ldr	r1, [pc, #24]	@ (8002fb0 <AT_ParseInfo+0x114>)
 8002f96:	2000      	movs	r0, #0
 8002f98:	f00a fd24 	bl	800d9e4 <strtok>
 8002f9c:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d18a      	bne.n	8002eba <AT_ParseInfo+0x1e>
  }
}
 8002fa4:	bf00      	nop
 8002fa6:	bf00      	nop
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	0800ed0c 	.word	0x0800ed0c
 8002fb4:	0800ed10 	.word	0x0800ed10

08002fb8 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3302      	adds	r3, #2
 8002fca:	4959      	ldr	r1, [pc, #356]	@ (8003130 <AT_ParseConnSettings+0x178>)
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f00a fd09 	bl	800d9e4 <strtok>
 8002fd2:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8002fd4:	e0a2      	b.n	800311c <AT_ParseConnSettings+0x164>
    switch (num++) {
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	73fa      	strb	r2, [r7, #15]
 8002fdc:	2b0b      	cmp	r3, #11
 8002fde:	f200 808c 	bhi.w	80030fa <AT_ParseConnSettings+0x142>
 8002fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe8 <AT_ParseConnSettings+0x30>)
 8002fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe8:	08003019 	.word	0x08003019
 8002fec:	0800302f 	.word	0x0800302f
 8002ff0:	08003047 	.word	0x08003047
 8002ff4:	0800305b 	.word	0x0800305b
 8002ff8:	0800306f 	.word	0x0800306f
 8002ffc:	08003083 	.word	0x08003083
 8003000:	08003093 	.word	0x08003093
 8003004:	080030a3 	.word	0x080030a3
 8003008:	080030b3 	.word	0x080030b3
 800300c:	080030c3 	.word	0x080030c3
 8003010:	080030d3 	.word	0x080030d3
 8003014:	080030e7 	.word	0x080030e7
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	2220      	movs	r2, #32
 800301c:	68b9      	ldr	r1, [r7, #8]
 800301e:	4618      	mov	r0, r3
 8003020:	f00a fccc 	bl	800d9bc <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 800302c:	e066      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	3321      	adds	r3, #33	@ 0x21
 8003032:	2220      	movs	r2, #32
 8003034:	68b9      	ldr	r1, [r7, #8]
 8003036:	4618      	mov	r0, r3
 8003038:	f00a fcc0 	bl	800d9bc <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 8003044:	e05a      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8003046:	2100      	movs	r1, #0
 8003048:	68b8      	ldr	r0, [r7, #8]
 800304a:	f7ff fe74 	bl	8002d36 <ParseNumber>
 800304e:	4603      	mov	r3, r0
 8003050:	b2da      	uxtb	r2, r3
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8003058:	e050      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 800305a:	2100      	movs	r1, #0
 800305c:	68b8      	ldr	r0, [r7, #8]
 800305e:	f7ff fe6a 	bl	8002d36 <ParseNumber>
 8003062:	4603      	mov	r3, r0
 8003064:	b2da      	uxtb	r2, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 800306c:	e046      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800306e:	2100      	movs	r1, #0
 8003070:	68b8      	ldr	r0, [r7, #8]
 8003072:	f7ff fe60 	bl	8002d36 <ParseNumber>
 8003076:	4603      	mov	r3, r0
 8003078:	b2da      	uxtb	r2, r3
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8003080:	e03c      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	3348      	adds	r3, #72	@ 0x48
 8003086:	2204      	movs	r2, #4
 8003088:	4619      	mov	r1, r3
 800308a:	68b8      	ldr	r0, [r7, #8]
 800308c:	f7ff fece 	bl	8002e2c <ParseIP>
      break;
 8003090:	e034      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	334c      	adds	r3, #76	@ 0x4c
 8003096:	2204      	movs	r2, #4
 8003098:	4619      	mov	r1, r3
 800309a:	68b8      	ldr	r0, [r7, #8]
 800309c:	f7ff fec6 	bl	8002e2c <ParseIP>
      break;
 80030a0:	e02c      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	3350      	adds	r3, #80	@ 0x50
 80030a6:	2204      	movs	r2, #4
 80030a8:	4619      	mov	r1, r3
 80030aa:	68b8      	ldr	r0, [r7, #8]
 80030ac:	f7ff febe 	bl	8002e2c <ParseIP>
      break;
 80030b0:	e024      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	3354      	adds	r3, #84	@ 0x54
 80030b6:	2204      	movs	r2, #4
 80030b8:	4619      	mov	r1, r3
 80030ba:	68b8      	ldr	r0, [r7, #8]
 80030bc:	f7ff feb6 	bl	8002e2c <ParseIP>
      break;
 80030c0:	e01c      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	3358      	adds	r3, #88	@ 0x58
 80030c6:	2204      	movs	r2, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	68b8      	ldr	r0, [r7, #8]
 80030cc:	f7ff feae 	bl	8002e2c <ParseIP>
      break;
 80030d0:	e014      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 80030d2:	2100      	movs	r1, #0
 80030d4:	68b8      	ldr	r0, [r7, #8]
 80030d6:	f7ff fe2e 	bl	8002d36 <ParseNumber>
 80030da:	4603      	mov	r3, r0
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 80030e4:	e00a      	b.n	80030fc <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 80030e6:	2100      	movs	r1, #0
 80030e8:	68b8      	ldr	r0, [r7, #8]
 80030ea:	f7ff fe24 	bl	8002d36 <ParseNumber>
 80030ee:	4603      	mov	r3, r0
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80030f8:	e000      	b.n	80030fc <AT_ParseConnSettings+0x144>

    default:
      break;
 80030fa:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80030fc:	490c      	ldr	r1, [pc, #48]	@ (8003130 <AT_ParseConnSettings+0x178>)
 80030fe:	2000      	movs	r0, #0
 8003100:	f00a fc70 	bl	800d9e4 <strtok>
 8003104:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <AT_ParseConnSettings+0x164>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	3b01      	subs	r3, #1
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b2c      	cmp	r3, #44	@ 0x2c
 8003114:	d102      	bne.n	800311c <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	3301      	adds	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	f47f af59 	bne.w	8002fd6 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	0800ed0c 	.word	0x0800ed0c

08003134 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8003134:	b590      	push	{r4, r7, lr}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800314e:	2b00      	cmp	r3, #0
 8003150:	d056      	beq.n	8003200 <AT_ExecuteCommand+0xcc>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8003158:	2b00      	cmp	r3, #0
 800315a:	d051      	beq.n	8003200 <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8003162:	68b8      	ldr	r0, [r7, #8]
 8003164:	f7fd f84c 	bl	8000200 <strlen>
 8003168:	4603      	mov	r3, r0
 800316a:	b299      	uxth	r1, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8003172:	461a      	mov	r2, r3
 8003174:	68b8      	ldr	r0, [r7, #8]
 8003176:	47a0      	blx	r4
 8003178:	4603      	mov	r3, r0
 800317a:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	2b00      	cmp	r3, #0
 8003180:	dd3e      	ble.n	8003200 <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 800318e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	4798      	blx	r3
 8003196:	4603      	mov	r3, r0
 8003198:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800319a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	dd27      	ble.n	80031f2 <AT_ExecuteCommand+0xbe>
 80031a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031a6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80031aa:	dc22      	bgt.n	80031f2 <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80031ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031b0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80031b4:	d105      	bne.n	80031c2 <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 80031b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29b      	uxth	r3, r3
 80031c0:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 80031c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if (strstr((char *)pdata, AT_OK_STRING))
 80031ce:	490f      	ldr	r1, [pc, #60]	@ (800320c <AT_ExecuteCommand+0xd8>)
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f00a fc63 	bl	800da9c <strstr>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <AT_ExecuteCommand+0xac>
      {
        return ES_WIFI_STATUS_OK;
 80031dc:	2300      	movs	r3, #0
 80031de:	e010      	b.n	8003202 <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 80031e0:	490b      	ldr	r1, [pc, #44]	@ (8003210 <AT_ExecuteCommand+0xdc>)
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f00a fc5a 	bl	800da9c <strstr>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <AT_ExecuteCommand+0xbe>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80031ee:	2305      	movs	r3, #5
 80031f0:	e007      	b.n	8003202 <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 80031f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031f6:	f113 0f04 	cmn.w	r3, #4
 80031fa:	d101      	bne.n	8003200 <AT_ExecuteCommand+0xcc>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 80031fc:	2306      	movs	r3, #6
 80031fe:	e000      	b.n	8003202 <AT_ExecuteCommand+0xce>
    }
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8003200:	2304      	movs	r3, #4
}
 8003202:	4618      	mov	r0, r3
 8003204:	371c      	adds	r7, #28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd90      	pop	{r4, r7, pc}
 800320a:	bf00      	nop
 800320c:	0800ed24 	.word	0x0800ed24
 8003210:	0800ed30 	.word	0x0800ed30

08003214 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8003222:	2300      	movs	r3, #0
 8003224:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  cmd_len = strlen((char*)cmd);
 800322e:	68b8      	ldr	r0, [r7, #8]
 8003230:	f7fc ffe6 	bl	8000200 <strlen>
 8003234:	4603      	mov	r3, r0
 8003236:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8003238:	8a7b      	ldrh	r3, [r7, #18]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <AT_RequestSendData+0x32>
 8003242:	2302      	movs	r3, #2
 8003244:	e05d      	b.n	8003302 <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800324c:	2b00      	cmp	r3, #0
 800324e:	d057      	beq.n	8003300 <AT_RequestSendData+0xec>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8003256:	2b00      	cmp	r3, #0
 8003258:	d052      	beq.n	8003300 <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8003266:	8a79      	ldrh	r1, [r7, #18]
 8003268:	68b8      	ldr	r0, [r7, #8]
 800326a:	4798      	blx	r3
 800326c:	4603      	mov	r3, r0
 800326e:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8003270:	8a3a      	ldrh	r2, [r7, #16]
 8003272:	8a7b      	ldrh	r3, [r7, #18]
 8003274:	429a      	cmp	r2, r3
 8003276:	d143      	bne.n	8003300 <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8003284:	8879      	ldrh	r1, [r7, #2]
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	4798      	blx	r3
 800328a:	4603      	mov	r3, r0
 800328c:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800328e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	429a      	cmp	r2, r3
 8003296:	d131      	bne.n	80032fc <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80032a4:	2100      	movs	r1, #0
 80032a6:	6a38      	ldr	r0, [r7, #32]
 80032a8:	4798      	blx	r3
 80032aa:	4603      	mov	r3, r0
 80032ac:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 80032ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	dd19      	ble.n	80032ea <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 80032b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80032ba:	6a3a      	ldr	r2, [r7, #32]
 80032bc:	4413      	add	r3, r2
 80032be:	2200      	movs	r2, #0
 80032c0:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 80032c2:	4912      	ldr	r1, [pc, #72]	@ (800330c <AT_RequestSendData+0xf8>)
 80032c4:	6a38      	ldr	r0, [r7, #32]
 80032c6:	f00a fbe9 	bl	800da9c <strstr>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <AT_RequestSendData+0xc0>
        {
          return ES_WIFI_STATUS_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	e016      	b.n	8003302 <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 80032d4:	490e      	ldr	r1, [pc, #56]	@ (8003310 <AT_RequestSendData+0xfc>)
 80032d6:	6a38      	ldr	r0, [r7, #32]
 80032d8:	f00a fbe0 	bl	800da9c <strstr>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <AT_RequestSendData+0xd2>
        {
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80032e2:	2305      	movs	r3, #5
 80032e4:	e00d      	b.n	8003302 <AT_RequestSendData+0xee>
        }
        else
        {
          return ES_WIFI_STATUS_ERROR;
 80032e6:	2302      	movs	r3, #2
 80032e8:	e00b      	b.n	8003302 <AT_RequestSendData+0xee>
        }
      }

      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 80032ea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80032ee:	f113 0f04 	cmn.w	r3, #4
 80032f2:	d101      	bne.n	80032f8 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80032f4:	2306      	movs	r3, #6
 80032f6:	e004      	b.n	8003302 <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 80032f8:	2302      	movs	r3, #2
 80032fa:	e002      	b.n	8003302 <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80032fc:	2302      	movs	r3, #2
 80032fe:	e000      	b.n	8003302 <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8003300:	2304      	movs	r3, #4
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	0800ed24 	.word	0x0800ed24
 8003310:	0800ed30 	.word	0x0800ed30

08003314 <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8003314:	b590      	push	{r4, r7, lr}
 8003316:	b087      	sub	sp, #28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003328:	613b      	str	r3, [r7, #16]

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 8087 	beq.w	8003444 <AT_RequestReceiveData+0x130>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 8081 	beq.w	8003444 <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8003348:	68b8      	ldr	r0, [r7, #8]
 800334a:	f7fc ff59 	bl	8000200 <strlen>
 800334e:	4603      	mov	r3, r0
 8003350:	b299      	uxth	r1, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8003358:	461a      	mov	r2, r3
 800335a:	68b8      	ldr	r0, [r7, #8]
 800335c:	47a0      	blx	r4
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	dd6f      	ble.n	8003444 <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8003370:	2100      	movs	r1, #0
 8003372:	6938      	ldr	r0, [r7, #16]
 8003374:	4798      	blx	r3
 8003376:	4603      	mov	r3, r0
 8003378:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b0d      	cmp	r3, #13
 8003380:	d104      	bne.n	800338c <AT_RequestReceiveData+0x78>
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	3301      	adds	r3, #1
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b0a      	cmp	r3, #10
 800338a:	d001      	beq.n	8003390 <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 800338c:	2304      	movs	r3, #4
 800338e:	e05a      	b.n	8003446 <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	3b02      	subs	r3, #2
 8003394:	617b      	str	r3, [r7, #20]
    p += 2;
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	3302      	adds	r3, #2
 800339a:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2b07      	cmp	r3, #7
 80033a0:	d94a      	bls.n	8003438 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 80033a2:	e002      	b.n	80033aa <AT_RequestReceiveData+0x96>
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d006      	beq.n	80033be <AT_RequestReceiveData+0xaa>
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	3b01      	subs	r3, #1
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4413      	add	r3, r2
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	2b15      	cmp	r3, #21
 80033bc:	d0f2      	beq.n	80033a4 <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4413      	add	r3, r2
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	3b08      	subs	r3, #8
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	4413      	add	r3, r2
 80033d0:	491f      	ldr	r1, [pc, #124]	@ (8003450 <AT_RequestReceiveData+0x13c>)
 80033d2:	4618      	mov	r0, r3
 80033d4:	f00a fb62 	bl	800da9c <strstr>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d016      	beq.n	800340c <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	3b08      	subs	r3, #8
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e8:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 80033ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ec:	881b      	ldrh	r3, [r3, #0]
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d202      	bcs.n	80033fa <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 80033f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f6:	887a      	ldrh	r2, [r7, #2]
 80033f8:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 80033fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	461a      	mov	r2, r3
 8003400:	6939      	ldr	r1, [r7, #16]
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f00a fbe3 	bl	800dbce <memcpy>
       return ES_WIFI_STATUS_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e01c      	b.n	8003446 <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	3b04      	subs	r3, #4
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4413      	add	r3, r2
 8003414:	2204      	movs	r2, #4
 8003416:	490f      	ldr	r1, [pc, #60]	@ (8003454 <AT_RequestReceiveData+0x140>)
 8003418:	4618      	mov	r0, r3
 800341a:	f00a fab7 	bl	800d98c <memcmp>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d104      	bne.n	800342e <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8003424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003426:	2200      	movs	r2, #0
 8003428:	801a      	strh	r2, [r3, #0]
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800342a:	2305      	movs	r3, #5
 800342c:	e00b      	b.n	8003446 <AT_RequestReceiveData+0x132>
     }

     *ReadData = 0;
 800342e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003430:	2200      	movs	r2, #0
 8003432:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8003434:	2305      	movs	r3, #5
 8003436:	e006      	b.n	8003446 <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	f113 0f04 	cmn.w	r3, #4
 800343e:	d101      	bne.n	8003444 <AT_RequestReceiveData+0x130>
   {
     return ES_WIFI_STATUS_MODULE_CRASH;
 8003440:	2306      	movs	r3, #6
 8003442:	e000      	b.n	8003446 <AT_RequestReceiveData+0x132>
   }
  }
 }

  return ES_WIFI_STATUS_IO_ERROR;
 8003444:	2304      	movs	r3, #4
}
 8003446:	4618      	mov	r0, r3
 8003448:	371c      	adds	r7, #28
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}
 800344e:	bf00      	nop
 8003450:	0800ed24 	.word	0x0800ed24
 8003454:	0800ed38 	.word	0x0800ed38

08003458 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003460:	2302      	movs	r3, #2
 8003462:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f247 5230 	movw	r2, #30000	@ 0x7530
 800346a:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003474:	2b00      	cmp	r3, #0
 8003476:	d01b      	beq.n	80034b0 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800347e:	2000      	movs	r0, #0
 8003480:	4798      	blx	r3
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d113      	bne.n	80034b0 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800348e:	461a      	mov	r2, r3
 8003490:	490a      	ldr	r1, [pc, #40]	@ (80034bc <ES_WIFI_Init+0x64>)
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff fe4e 	bl	8003134 <AT_ExecuteCommand>
 8003498:	4603      	mov	r3, r0
 800349a:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034a8:	4619      	mov	r1, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff fcf6 	bl	8002e9c <AT_ParseInfo>
    }
   }
  }
  return ret;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	0800ed40 	.word	0x0800ed40

080034c0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00b      	beq.n	80034ec <ES_WIFI_RegisterBusIO+0x2c>
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <ES_WIFI_RegisterBusIO+0x2c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <ES_WIFI_RegisterBusIO+0x2c>
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <ES_WIFI_RegisterBusIO+0x2c>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 80034ec:	2302      	movs	r3, #2
 80034ee:	e014      	b.n	800351a <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	69fa      	ldr	r2, [r7, #28]
 800350c:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
	...

08003528 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	4932      	ldr	r1, [pc, #200]	@ (8003608 <ES_WIFI_Connect+0xe0>)
 8003540:	4618      	mov	r0, r3
 8003542:	f00a f929 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003552:	461a      	mov	r2, r3
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f7ff fded 	bl	8003134 <AT_ExecuteCommand>
 800355a:	4603      	mov	r3, r0
 800355c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800355e:	7dfb      	ldrb	r3, [r7, #23]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d14b      	bne.n	80035fc <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	4927      	ldr	r1, [pc, #156]	@ (800360c <ES_WIFI_Connect+0xe4>)
 800356e:	4618      	mov	r0, r3
 8003570:	f00a f912 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003580:	461a      	mov	r2, r3
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f7ff fdd6 	bl	8003134 <AT_ExecuteCommand>
 8003588:	4603      	mov	r3, r0
 800358a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800358c:	7dfb      	ldrb	r3, [r7, #23]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d134      	bne.n	80035fc <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035a0:	78fa      	ldrb	r2, [r7, #3]
 80035a2:	491b      	ldr	r1, [pc, #108]	@ (8003610 <ES_WIFI_Connect+0xe8>)
 80035a4:	4618      	mov	r0, r3
 80035a6:	f00a f8f7 	bl	800d798 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035b6:	461a      	mov	r2, r3
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f7ff fdbb 	bl	8003134 <AT_ExecuteCommand>
 80035be:	4603      	mov	r3, r0
 80035c0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 80035c2:	7dfb      	ldrb	r3, [r7, #23]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d119      	bne.n	80035fc <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035ce:	4911      	ldr	r1, [pc, #68]	@ (8003614 <ES_WIFI_Connect+0xec>)
 80035d0:	4618      	mov	r0, r3
 80035d2:	f00a f8e1 	bl	800d798 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035e2:	461a      	mov	r2, r3
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f7ff fda5 	bl	8003134 <AT_ExecuteCommand>
 80035ea:	4603      	mov	r3, r0
 80035ec:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 80035ee:	7dfb      	ldrb	r3, [r7, #23]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d103      	bne.n	80035fc <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 80035fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	0800ed58 	.word	0x0800ed58
 800360c:	0800ed60 	.word	0x0800ed60
 8003610:	0800ed68 	.word	0x0800ed68
 8003614:	0800ed70 	.word	0x0800ed70

08003618 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003626:	4913      	ldr	r1, [pc, #76]	@ (8003674 <ES_WIFI_IsConnected+0x5c>)
 8003628:	4618      	mov	r0, r3
 800362a:	f00a f8b5 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800363a:	461a      	mov	r2, r3
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff fd79 	bl	8003134 <AT_ExecuteCommand>
 8003642:	4603      	mov	r3, r0
 8003644:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10b      	bne.n	8003664 <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003652:	2b31      	cmp	r3, #49	@ 0x31
 8003654:	bf0c      	ite	eq
 8003656:	2301      	moveq	r3, #1
 8003658:	2300      	movne	r3, #0
 800365a:	b2db      	uxtb	r3, r3
 800365c:	461a      	mov	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	0800ed74 	.word	0x0800ed74

08003678 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003686:	4910      	ldr	r1, [pc, #64]	@ (80036c8 <ES_WIFI_GetNetworkSettings+0x50>)
 8003688:	4618      	mov	r0, r3
 800368a:	f00a f885 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800369a:	461a      	mov	r2, r3
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f7ff fd49 	bl	8003134 <AT_ExecuteCommand>
 80036a2:	4603      	mov	r3, r0
 80036a4:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d108      	bne.n	80036be <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	338d      	adds	r3, #141	@ 0x8d
 80036b6:	4619      	mov	r1, r3
 80036b8:	4610      	mov	r0, r2
 80036ba:	f7ff fc7d 	bl	8002fb8 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 80036be:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	0800ed7c 	.word	0x0800ed7c

080036cc <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	4613      	mov	r3, r2
 80036d8:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80036e0:	4913      	ldr	r1, [pc, #76]	@ (8003730 <ES_WIFI_GetMACAddress+0x64>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f00a f858 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80036f4:	461a      	mov	r2, r3
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f7ff fd1c 	bl	8003134 <AT_ExecuteCommand>
 80036fc:	4603      	mov	r3, r0
 80036fe:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8003700:	7dfb      	ldrb	r3, [r7, #23]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10e      	bne.n	8003724 <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800370c:	3302      	adds	r3, #2
 800370e:	4909      	ldr	r1, [pc, #36]	@ (8003734 <ES_WIFI_GetMACAddress+0x68>)
 8003710:	4618      	mov	r0, r3
 8003712:	f00a f967 	bl	800d9e4 <strtok>
 8003716:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	461a      	mov	r2, r3
 800371c:	68b9      	ldr	r1, [r7, #8]
 800371e:	6938      	ldr	r0, [r7, #16]
 8003720:	f7ff fb4d 	bl	8002dbe <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 8003724:	7dfb      	ldrb	r3, [r7, #23]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	0800edcc 	.word	0x0800edcc
 8003734:	0800edd0 	.word	0x0800edd0

08003738 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8003738:	b590      	push	{r4, r7, lr}
 800373a:	b087      	sub	sp, #28
 800373c:	af02      	add	r7, sp, #8
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8003742:	2300      	movs	r3, #0
 8003744:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <ES_WIFI_StartClientConnection+0x1e>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b03      	cmp	r3, #3
 8003754:	d105      	bne.n	8003762 <ES_WIFI_StartClientConnection+0x2a>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	889b      	ldrh	r3, [r3, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <ES_WIFI_StartClientConnection+0x2a>
 800375e:	2302      	movs	r3, #2
 8003760:	e0c1      	b.n	80038e6 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	789b      	ldrb	r3, [r3, #2]
 800376c:	461a      	mov	r2, r3
 800376e:	4960      	ldr	r1, [pc, #384]	@ (80038f0 <ES_WIFI_StartClientConnection+0x1b8>)
 8003770:	f00a f812 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003780:	461a      	mov	r2, r3
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7ff fcd6 	bl	8003134 <AT_ExecuteCommand>
 8003788:	4603      	mov	r3, r0
 800378a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d114      	bne.n	80037bc <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	461a      	mov	r2, r3
 800379e:	4955      	ldr	r1, [pc, #340]	@ (80038f4 <ES_WIFI_StartClientConnection+0x1bc>)
 80037a0:	f009 fffa 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037b0:	461a      	mov	r2, r3
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f7ff fcbe 	bl	8003134 <AT_ExecuteCommand>
 80037b8:	4603      	mov	r3, r0
 80037ba:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d114      	bne.n	80037ec <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	88db      	ldrh	r3, [r3, #6]
 80037cc:	461a      	mov	r2, r3
 80037ce:	494a      	ldr	r1, [pc, #296]	@ (80038f8 <ES_WIFI_StartClientConnection+0x1c0>)
 80037d0:	f009 ffe2 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037e0:	461a      	mov	r2, r3
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff fca6 	bl	8003134 <AT_ExecuteCommand>
 80037e8:	4603      	mov	r3, r0
 80037ea:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d11c      	bne.n	800382c <ES_WIFI_StartClientConnection+0xf4>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <ES_WIFI_StartClientConnection+0xca>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d114      	bne.n	800382c <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	889b      	ldrh	r3, [r3, #4]
 800380c:	461a      	mov	r2, r3
 800380e:	493b      	ldr	r1, [pc, #236]	@ (80038fc <ES_WIFI_StartClientConnection+0x1c4>)
 8003810:	f009 ffc2 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003820:	461a      	mov	r2, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff fc86 	bl	8003134 <AT_ExecuteCommand>
 8003828:	4603      	mov	r3, r0
 800382a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d128      	bne.n	8003884 <ES_WIFI_StartClientConnection+0x14c>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <ES_WIFI_StartClientConnection+0x10a>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b03      	cmp	r3, #3
 8003840:	d120      	bne.n	8003884 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	7a1b      	ldrb	r3, [r3, #8]
 800384c:	4619      	mov	r1, r3
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	7a5b      	ldrb	r3, [r3, #9]
 8003852:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	7a9b      	ldrb	r3, [r3, #10]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003858:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	7adb      	ldrb	r3, [r3, #11]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	4623      	mov	r3, r4
 8003864:	460a      	mov	r2, r1
 8003866:	4926      	ldr	r1, [pc, #152]	@ (8003900 <ES_WIFI_StartClientConnection+0x1c8>)
 8003868:	f009 ff96 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003878:	461a      	mov	r2, r3
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7ff fc5a 	bl	8003134 <AT_ExecuteCommand>
 8003880:	4603      	mov	r3, r0
 8003882:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d116      	bne.n	80038b8 <ES_WIFI_StartClientConnection+0x180>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	2b03      	cmp	r3, #3
 8003890:	d112      	bne.n	80038b8 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003898:	491a      	ldr	r1, [pc, #104]	@ (8003904 <ES_WIFI_StartClientConnection+0x1cc>)
 800389a:	4618      	mov	r0, r3
 800389c:	f009 ff7c 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038ac:	461a      	mov	r2, r3
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7ff fc40 	bl	8003134 <AT_ExecuteCommand>
 80038b4:	4603      	mov	r3, r0
 80038b6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d112      	bne.n	80038e4 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038c4:	4910      	ldr	r1, [pc, #64]	@ (8003908 <ES_WIFI_StartClientConnection+0x1d0>)
 80038c6:	4618      	mov	r0, r3
 80038c8:	f009 ff66 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038d8:	461a      	mov	r2, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff fc2a 	bl	8003134 <AT_ExecuteCommand>
 80038e0:	4603      	mov	r3, r0
 80038e2:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd90      	pop	{r4, r7, pc}
 80038ee:	bf00      	nop
 80038f0:	0800ee34 	.word	0x0800ee34
 80038f4:	0800ee3c 	.word	0x0800ee3c
 80038f8:	0800ee44 	.word	0x0800ee44
 80038fc:	0800ee4c 	.word	0x0800ee4c
 8003900:	0800ee54 	.word	0x0800ee54
 8003904:	0800ee64 	.word	0x0800ee64
 8003908:	0800ee6c 	.word	0x0800ee6c

0800390c <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	789b      	ldrb	r3, [r3, #2]
 8003920:	461a      	mov	r2, r3
 8003922:	4915      	ldr	r1, [pc, #84]	@ (8003978 <ES_WIFI_StopClientConnection+0x6c>)
 8003924:	f009 ff38 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003934:	461a      	mov	r2, r3
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fbfc 	bl	8003134 <AT_ExecuteCommand>
 800393c:	4603      	mov	r3, r0
 800393e:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8003940:	7bfb      	ldrb	r3, [r7, #15]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d112      	bne.n	800396c <ES_WIFI_StopClientConnection+0x60>
  {
    sprintf((char*)Obj->CmdData,"P6=0\r");
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800394c:	490b      	ldr	r1, [pc, #44]	@ (800397c <ES_WIFI_StopClientConnection+0x70>)
 800394e:	4618      	mov	r0, r3
 8003950:	f009 ff22 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003960:	461a      	mov	r2, r3
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff fbe6 	bl	8003134 <AT_ExecuteCommand>
 8003968:	4603      	mov	r3, r0
 800396a:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();

  return ret;
 800396c:	7bfb      	ldrb	r3, [r7, #15]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	0800ee34 	.word	0x0800ee34
 800397c:	0800ee74 	.word	0x0800ee74

08003980 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af02      	add	r7, sp, #8
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	607a      	str	r2, [r7, #4]
 800398a:	461a      	mov	r2, r3
 800398c:	460b      	mov	r3, r1
 800398e:	72fb      	strb	r3, [r7, #11]
 8003990:	4613      	mov	r3, r2
 8003992:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003994:	2302      	movs	r3, #2
 8003996:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399a:	2b00      	cmp	r3, #0
 800399c:	d102      	bne.n	80039a4 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800399e:	2301      	movs	r3, #1
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	e001      	b.n	80039a8 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80039a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a6:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 80039a8:	893b      	ldrh	r3, [r7, #8]
 80039aa:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80039ae:	d302      	bcc.n	80039b6 <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 80039b0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80039b4:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	893a      	ldrh	r2, [r7, #8]
 80039ba:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039c2:	7afa      	ldrb	r2, [r7, #11]
 80039c4:	492d      	ldr	r1, [pc, #180]	@ (8003a7c <ES_WIFI_SendData+0xfc>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f009 fee6 	bl	800d798 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039d8:	461a      	mov	r2, r3
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f7ff fbaa 	bl	8003134 <AT_ExecuteCommand>
 80039e0:	4603      	mov	r3, r0
 80039e2:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 80039e4:	7cfb      	ldrb	r3, [r7, #19]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d13c      	bne.n	8003a64 <ES_WIFI_SendData+0xe4>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4923      	ldr	r1, [pc, #140]	@ (8003a80 <ES_WIFI_SendData+0x100>)
 80039f4:	4618      	mov	r0, r3
 80039f6:	f009 fecf 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a06:	461a      	mov	r2, r3
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f7ff fb93 	bl	8003134 <AT_ExecuteCommand>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8003a12:	7cfb      	ldrb	r3, [r7, #19]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d125      	bne.n	8003a64 <ES_WIFI_SendData+0xe4>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a1e:	893a      	ldrh	r2, [r7, #8]
 8003a20:	4918      	ldr	r1, [pc, #96]	@ (8003a84 <ES_WIFI_SendData+0x104>)
 8003a22:	4618      	mov	r0, r3
 8003a24:	f009 feb8 	bl	800d798 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a34:	893a      	ldrh	r2, [r7, #8]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f7ff fbe9 	bl	8003214 <AT_RequestSendData>
 8003a42:	4603      	mov	r3, r0
 8003a44:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 8003a46:	7cfb      	ldrb	r3, [r7, #19]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10b      	bne.n	8003a64 <ES_WIFI_SendData+0xe4>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a52:	490d      	ldr	r1, [pc, #52]	@ (8003a88 <ES_WIFI_SendData+0x108>)
 8003a54:	4618      	mov	r0, r3
 8003a56:	f00a f821 	bl	800da9c <strstr>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <ES_WIFI_SendData+0xe4>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
          ret = ES_WIFI_STATUS_ERROR;
 8003a60:	2302      	movs	r3, #2
 8003a62:	74fb      	strb	r3, [r7, #19]
  else
  {
   DEBUG("P0 command failed\n");
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8003a64:	7cfb      	ldrb	r3, [r7, #19]
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d102      	bne.n	8003a70 <ES_WIFI_SendData+0xf0>
  {
    *SentLen = 0;
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 8003a70:	7cfb      	ldrb	r3, [r7, #19]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	0800ee34 	.word	0x0800ee34
 8003a80:	0800ef10 	.word	0x0800ef10
 8003a84:	0800ef18 	.word	0x0800ef18
 8003a88:	0800ef24 	.word	0x0800ef24

08003a8c <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af02      	add	r7, sp, #8
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	607a      	str	r2, [r7, #4]
 8003a96:	461a      	mov	r2, r3
 8003a98:	460b      	mov	r3, r1
 8003a9a:	72fb      	strb	r3, [r7, #11]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	e001      	b.n	8003ab4 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 8003ab4:	893b      	ldrh	r3, [r7, #8]
 8003ab6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8003aba:	d862      	bhi.n	8003b82 <ES_WIFI_ReceiveData+0xf6>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003ac2:	7afa      	ldrb	r2, [r7, #11]
 8003ac4:	4931      	ldr	r1, [pc, #196]	@ (8003b8c <ES_WIFI_ReceiveData+0x100>)
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f009 fe66 	bl	800d798 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003ad8:	461a      	mov	r2, r3
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f7ff fb2a 	bl	8003134 <AT_ExecuteCommand>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d146      	bne.n	8003b78 <ES_WIFI_ReceiveData+0xec>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003af0:	893a      	ldrh	r2, [r7, #8]
 8003af2:	4927      	ldr	r1, [pc, #156]	@ (8003b90 <ES_WIFI_ReceiveData+0x104>)
 8003af4:	4618      	mov	r0, r3
 8003af6:	f009 fe4f 	bl	800d798 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003b06:	461a      	mov	r2, r3
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f7ff fb13 	bl	8003134 <AT_ExecuteCommand>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 8003b12:	7cfb      	ldrb	r3, [r7, #19]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d12b      	bne.n	8003b70 <ES_WIFI_ReceiveData+0xe4>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	491c      	ldr	r1, [pc, #112]	@ (8003b94 <ES_WIFI_ReceiveData+0x108>)
 8003b22:	4618      	mov	r0, r3
 8003b24:	f009 fe38 	bl	800d798 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003b34:	461a      	mov	r2, r3
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f7ff fafc 	bl	8003134 <AT_ExecuteCommand>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 8003b40:	7cfb      	ldrb	r3, [r7, #19]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d11d      	bne.n	8003b82 <ES_WIFI_ReceiveData+0xf6>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003b4c:	4912      	ldr	r1, [pc, #72]	@ (8003b98 <ES_WIFI_ReceiveData+0x10c>)
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f009 fe22 	bl	800d798 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003b5a:	893a      	ldrh	r2, [r7, #8]
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f7ff fbd5 	bl	8003314 <AT_RequestReceiveData>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	74fb      	strb	r3, [r7, #19]
 8003b6e:	e008      	b.n	8003b82 <ES_WIFI_ReceiveData+0xf6>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
        *Receivedlen = 0;
 8003b70:	6a3b      	ldr	r3, [r7, #32]
 8003b72:	2200      	movs	r2, #0
 8003b74:	801a      	strh	r2, [r3, #0]
 8003b76:	e004      	b.n	8003b82 <ES_WIFI_ReceiveData+0xf6>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
      issue15++;
 8003b78:	4b08      	ldr	r3, [pc, #32]	@ (8003b9c <ES_WIFI_ReceiveData+0x110>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	4a07      	ldr	r2, [pc, #28]	@ (8003b9c <ES_WIFI_ReceiveData+0x110>)
 8003b80:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8003b82:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	0800ee34 	.word	0x0800ee34
 8003b90:	0800ef2c 	.word	0x0800ef2c
 8003b94:	0800ef34 	.word	0x0800ef34
 8003b98:	0800ef3c 	.word	0x0800ef3c
 8003b9c:	20000c74 	.word	0x20000c74

08003ba0 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08c      	sub	sp, #48	@ 0x30
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 8003ba8:	4b57      	ldr	r3, [pc, #348]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	4a56      	ldr	r2, [pc, #344]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bb4:	4b54      	ldr	r3, [pc, #336]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bbc:	61bb      	str	r3, [r7, #24]
 8003bbe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bc0:	4b51      	ldr	r3, [pc, #324]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc4:	4a50      	ldr	r2, [pc, #320]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bc6:	f043 0302 	orr.w	r3, r3, #2
 8003bca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bcc:	4b4e      	ldr	r3, [pc, #312]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bdc:	4a4a      	ldr	r2, [pc, #296]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bde:	f043 0304 	orr.w	r3, r3, #4
 8003be2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be4:	4b48      	ldr	r3, [pc, #288]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bf0:	4b45      	ldr	r3, [pc, #276]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf4:	4a44      	ldr	r2, [pc, #272]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bf6:	f043 0310 	orr.w	r3, r3, #16
 8003bfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bfc:	4b42      	ldr	r3, [pc, #264]	@ (8003d08 <SPI_WIFI_MspInit+0x168>)
 8003bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003c0e:	483f      	ldr	r0, [pc, #252]	@ (8003d0c <SPI_WIFI_MspInit+0x16c>)
 8003c10:	f001 ffac 	bl	8005b6c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003c14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c18:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8003c26:	f107 031c 	add.w	r3, r7, #28
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4837      	ldr	r0, [pc, #220]	@ (8003d0c <SPI_WIFI_MspInit+0x16c>)
 8003c2e:	f001 fd01 	bl	8005634 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003c32:	2302      	movs	r3, #2
 8003c34:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8003c36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003c3a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c40:	2300      	movs	r3, #0
 8003c42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003c44:	f107 031c 	add.w	r3, r7, #28
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4831      	ldr	r0, [pc, #196]	@ (8003d10 <SPI_WIFI_MspInit+0x170>)
 8003c4c:	f001 fcf2 	bl	8005634 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003c50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c54:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c56:	2301      	movs	r3, #1
 8003c58:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003c66:	f107 031c 	add.w	r3, r7, #28
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4828      	ldr	r0, [pc, #160]	@ (8003d10 <SPI_WIFI_MspInit+0x170>)
 8003c6e:	f001 fce1 	bl	8005634 <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003c72:	2201      	movs	r2, #1
 8003c74:	2101      	movs	r1, #1
 8003c76:	4826      	ldr	r0, [pc, #152]	@ (8003d10 <SPI_WIFI_MspInit+0x170>)
 8003c78:	f001 ff78 	bl	8005b6c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c80:	2301      	movs	r3, #1
 8003c82:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c84:	2300      	movs	r3, #0
 8003c86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003c8c:	f107 031c 	add.w	r3, r7, #28
 8003c90:	4619      	mov	r1, r3
 8003c92:	481f      	ldr	r0, [pc, #124]	@ (8003d10 <SPI_WIFI_MspInit+0x170>)
 8003c94:	f001 fcce 	bl	8005634 <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003c98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c9c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003caa:	2306      	movs	r3, #6
 8003cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8003cae:	f107 031c 	add.w	r3, r7, #28
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4817      	ldr	r0, [pc, #92]	@ (8003d14 <SPI_WIFI_MspInit+0x174>)
 8003cb6:	f001 fcbd 	bl	8005634 <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cbe:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003ccc:	2306      	movs	r3, #6
 8003cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8003cd0:	f107 031c 	add.w	r3, r7, #28
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	480f      	ldr	r0, [pc, #60]	@ (8003d14 <SPI_WIFI_MspInit+0x174>)
 8003cd8:	f001 fcac 	bl	8005634 <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8003cdc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ce0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003cea:	2301      	movs	r3, #1
 8003cec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003cee:	2306      	movs	r3, #6
 8003cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003cf2:	f107 031c 	add.w	r3, r7, #28
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4806      	ldr	r0, [pc, #24]	@ (8003d14 <SPI_WIFI_MspInit+0x174>)
 8003cfa:	f001 fc9b 	bl	8005634 <HAL_GPIO_Init>
}
 8003cfe:	bf00      	nop
 8003d00:	3730      	adds	r7, #48	@ 0x30
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	48000400 	.word	0x48000400
 8003d10:	48001000 	.word	0x48001000
 8003d14:	48000800 	.word	0x48000800

08003d18 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 8003d26:	88fb      	ldrh	r3, [r7, #6]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d145      	bne.n	8003db8 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003d2c:	4b27      	ldr	r3, [pc, #156]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d2e:	4a28      	ldr	r2, [pc, #160]	@ (8003dd0 <SPI_WIFI_Init+0xb8>)
 8003d30:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003d32:	4826      	ldr	r0, [pc, #152]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d34:	f7ff ff34 	bl	8003ba0 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003d38:	4b24      	ldr	r3, [pc, #144]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d3a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d3e:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003d40:	4b22      	ldr	r3, [pc, #136]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8003d46:	4b21      	ldr	r3, [pc, #132]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d48:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8003d4c:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003d54:	4b1d      	ldr	r3, [pc, #116]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8003d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d60:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003d62:	4b1a      	ldr	r3, [pc, #104]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d64:	2210      	movs	r2, #16
 8003d66:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003d68:	4b18      	ldr	r3, [pc, #96]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003d6e:	4b17      	ldr	r3, [pc, #92]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003d74:	4b15      	ldr	r3, [pc, #84]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003d7a:	4b14      	ldr	r3, [pc, #80]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003d80:	4812      	ldr	r0, [pc, #72]	@ (8003dcc <SPI_WIFI_Init+0xb4>)
 8003d82:	f005 fb5c 	bl	800943e <HAL_SPI_Init>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d90:	e018      	b.n	8003dc4 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8003d92:	2200      	movs	r2, #0
 8003d94:	2100      	movs	r1, #0
 8003d96:	2007      	movs	r0, #7
 8003d98:	f001 f907 	bl	8004faa <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003d9c:	2007      	movs	r0, #7
 8003d9e:	f001 f920 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8003da2:	2200      	movs	r2, #0
 8003da4:	2100      	movs	r1, #0
 8003da6:	2033      	movs	r0, #51	@ 0x33
 8003da8:	f001 f8ff 	bl	8004faa <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003dac:	2033      	movs	r0, #51	@ 0x33
 8003dae:	f001 f918 	bl	8004fe2 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8003db2:	200a      	movs	r0, #10
 8003db4:	f000 fa08 	bl	80041c8 <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 8003db8:	f000 f80c 	bl	8003dd4 <SPI_WIFI_ResetModule>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	20000c78 	.word	0x20000c78
 8003dd0:	40003c00 	.word	0x40003c00

08003dd4 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003dda:	f000 ffdb 	bl	8004d94 <HAL_GetTick>
 8003dde:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003de0:	2300      	movs	r3, #0
 8003de2:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8003de4:	2200      	movs	r2, #0
 8003de6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dea:	4835      	ldr	r0, [pc, #212]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003dec:	f001 febe 	bl	8005b6c <HAL_GPIO_WritePin>
 8003df0:	200a      	movs	r0, #10
 8003df2:	f000 ffdb 	bl	8004dac <HAL_Delay>
 8003df6:	2201      	movs	r2, #1
 8003df8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dfc:	4830      	ldr	r0, [pc, #192]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003dfe:	f001 feb5 	bl	8005b6c <HAL_GPIO_WritePin>
 8003e02:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003e06:	f000 ffd1 	bl	8004dac <HAL_Delay>
  WIFI_ENABLE_NSS();
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	2101      	movs	r1, #1
 8003e0e:	482c      	ldr	r0, [pc, #176]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003e10:	f001 feac 	bl	8005b6c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003e14:	200f      	movs	r0, #15
 8003e16:	f000 f9d7 	bl	80041c8 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 8003e1a:	e02b      	b.n	8003e74 <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d907      	bls.n	8003e32 <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 8003e22:	2201      	movs	r2, #1
 8003e24:	2101      	movs	r1, #1
 8003e26:	4826      	ldr	r0, [pc, #152]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003e28:	f001 fea0 	bl	8005b6c <HAL_GPIO_WritePin>
      return -1;
 8003e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e30:	e042      	b.n	8003eb8 <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003e32:	7bfb      	ldrb	r3, [r7, #15]
 8003e34:	463a      	mov	r2, r7
 8003e36:	18d1      	adds	r1, r2, r3
 8003e38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	4821      	ldr	r0, [pc, #132]	@ (8003ec4 <SPI_WIFI_ResetModule+0xf0>)
 8003e40:	f005 fbdc 	bl	80095fc <HAL_SPI_Receive>
 8003e44:	4603      	mov	r3, r0
 8003e46:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 8003e4e:	f000 ffa1 	bl	8004d94 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e5c:	d202      	bcs.n	8003e64 <SPI_WIFI_ResetModule+0x90>
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d007      	beq.n	8003e74 <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 8003e64:	2201      	movs	r2, #1
 8003e66:	2101      	movs	r1, #1
 8003e68:	4815      	ldr	r0, [pc, #84]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003e6a:	f001 fe7f 	bl	8005b6c <HAL_GPIO_WritePin>
      return -1;
 8003e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e72:	e021      	b.n	8003eb8 <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 8003e74:	2102      	movs	r1, #2
 8003e76:	4812      	ldr	r0, [pc, #72]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003e78:	f001 fe60 	bl	8005b3c <HAL_GPIO_ReadPin>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d0cc      	beq.n	8003e1c <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 8003e82:	2201      	movs	r2, #1
 8003e84:	2101      	movs	r1, #1
 8003e86:	480e      	ldr	r0, [pc, #56]	@ (8003ec0 <SPI_WIFI_ResetModule+0xec>)
 8003e88:	f001 fe70 	bl	8005b6c <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003e8c:	783b      	ldrb	r3, [r7, #0]
 8003e8e:	2b15      	cmp	r3, #21
 8003e90:	d10e      	bne.n	8003eb0 <SPI_WIFI_ResetModule+0xdc>
 8003e92:	787b      	ldrb	r3, [r7, #1]
 8003e94:	2b15      	cmp	r3, #21
 8003e96:	d10b      	bne.n	8003eb0 <SPI_WIFI_ResetModule+0xdc>
 8003e98:	78bb      	ldrb	r3, [r7, #2]
 8003e9a:	2b0d      	cmp	r3, #13
 8003e9c:	d108      	bne.n	8003eb0 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003e9e:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003ea0:	2b0a      	cmp	r3, #10
 8003ea2:	d105      	bne.n	8003eb0 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003ea4:	793b      	ldrb	r3, [r7, #4]
 8003ea6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ea8:	d102      	bne.n	8003eb0 <SPI_WIFI_ResetModule+0xdc>
 8003eaa:	797b      	ldrb	r3, [r7, #5]
 8003eac:	2b20      	cmp	r3, #32
 8003eae:	d002      	beq.n	8003eb6 <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 8003eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb4:	e000      	b.n	8003eb8 <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3710      	adds	r7, #16
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	48001000 	.word	0x48001000
 8003ec4:	20000c78 	.word	0x20000c78

08003ec8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003ecc:	4802      	ldr	r0, [pc, #8]	@ (8003ed8 <SPI_WIFI_DeInit+0x10>)
 8003ece:	f005 fb59 	bl	8009584 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000c78 	.word	0x20000c78

08003edc <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003ee4:	f000 ff56 	bl	8004d94 <HAL_GetTick>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003eec:	e00a      	b.n	8003f04 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003eee:	f000 ff51 	bl	8004d94 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	1ad2      	subs	r2, r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d902      	bls.n	8003f04 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003efe:	f04f 33ff 	mov.w	r3, #4294967295
 8003f02:	e007      	b.n	8003f14 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003f04:	2102      	movs	r1, #2
 8003f06:	4805      	ldr	r0, [pc, #20]	@ (8003f1c <wait_cmddata_rdy_high+0x40>)
 8003f08:	f001 fe18 	bl	8005b3c <HAL_GPIO_ReadPin>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d1ed      	bne.n	8003eee <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	48001000 	.word	0x48001000

08003f20 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f28:	f000 ff34 	bl	8004d94 <HAL_GetTick>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8003f30:	e00a      	b.n	8003f48 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f32:	f000 ff2f 	bl	8004d94 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	1ad2      	subs	r2, r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d902      	bls.n	8003f48 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003f42:	f04f 33ff 	mov.w	r3, #4294967295
 8003f46:	e004      	b.n	8003f52 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8003f48:	4b04      	ldr	r3, [pc, #16]	@ (8003f5c <wait_cmddata_rdy_rising_event+0x3c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d0f0      	beq.n	8003f32 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003f50:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000ce4 	.word	0x20000ce4

08003f60 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f68:	f000 ff14 	bl	8004d94 <HAL_GetTick>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 8003f70:	e00a      	b.n	8003f88 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f72:	f000 ff0f 	bl	8004d94 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	1ad2      	subs	r2, r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d902      	bls.n	8003f88 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003f82:	f04f 33ff 	mov.w	r3, #4294967295
 8003f86:	e004      	b.n	8003f92 <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <wait_spi_rx_event+0x3c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d0f0      	beq.n	8003f72 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003f90:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000cdc 	.word	0x20000cdc

08003fa0 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003fa8:	f000 fef4 	bl	8004d94 <HAL_GetTick>
 8003fac:	4603      	mov	r3, r0
 8003fae:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 8003fb0:	e00a      	b.n	8003fc8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003fb2:	f000 feef 	bl	8004d94 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	1ad2      	subs	r2, r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d902      	bls.n	8003fc8 <wait_spi_tx_event+0x28>
    {
      return -1;
 8003fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc6:	e004      	b.n	8003fd2 <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 8003fc8:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <wait_spi_tx_event+0x3c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d0f0      	beq.n	8003fb2 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003fd0:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000ce0 	.word	0x20000ce0

08003fe0 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	460b      	mov	r3, r1
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	4834      	ldr	r0, [pc, #208]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 8003ff8:	f001 fdb8 	bl	8005b6c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003ffc:	2003      	movs	r0, #3
 8003ffe:	f000 f8e3 	bl	80041c8 <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff8b 	bl	8003f20 <wait_cmddata_rdy_rising_event>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	da02      	bge.n	8004016 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8004010:	f06f 0302 	mvn.w	r3, #2
 8004014:	e054      	b.n	80040c0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8004016:	2200      	movs	r2, #0
 8004018:	2101      	movs	r1, #1
 800401a:	482b      	ldr	r0, [pc, #172]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 800401c:	f001 fda6 	bl	8005b6c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8004020:	200f      	movs	r0, #15
 8004022:	f000 f8d1 	bl	80041c8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8004026:	e03d      	b.n	80040a4 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8004028:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800402c:	897b      	ldrh	r3, [r7, #10]
 800402e:	429a      	cmp	r2, r3
 8004030:	db02      	blt.n	8004038 <SPI_WIFI_ReceiveData+0x58>
 8004032:	897b      	ldrh	r3, [r7, #10]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d13c      	bne.n	80040b2 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8004038:	4b24      	ldr	r3, [pc, #144]	@ (80040cc <SPI_WIFI_ReceiveData+0xec>)
 800403a:	2201      	movs	r2, #1
 800403c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800403e:	f107 0314 	add.w	r3, r7, #20
 8004042:	2201      	movs	r2, #1
 8004044:	4619      	mov	r1, r3
 8004046:	4822      	ldr	r0, [pc, #136]	@ (80040d0 <SPI_WIFI_ReceiveData+0xf0>)
 8004048:	f005 feb8 	bl	8009dbc <HAL_SPI_Receive_IT>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d007      	beq.n	8004062 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8004052:	2201      	movs	r2, #1
 8004054:	2101      	movs	r1, #1
 8004056:	481c      	ldr	r0, [pc, #112]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 8004058:	f001 fd88 	bl	8005b6c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	e02e      	b.n	80040c0 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff ff7b 	bl	8003f60 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800406a:	7d3a      	ldrb	r2, [r7, #20]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3301      	adds	r3, #1
 8004074:	7d7a      	ldrb	r2, [r7, #21]
 8004076:	701a      	strb	r2, [r3, #0]
      length += 2;
 8004078:	8afb      	ldrh	r3, [r7, #22]
 800407a:	3302      	adds	r3, #2
 800407c:	b29b      	uxth	r3, r3
 800407e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	3302      	adds	r3, #2
 8004084:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 8004086:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800408a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800408e:	db09      	blt.n	80040a4 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8004090:	2201      	movs	r2, #1
 8004092:	2101      	movs	r1, #1
 8004094:	480c      	ldr	r0, [pc, #48]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 8004096:	f001 fd69 	bl	8005b6c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800409a:	f7ff fe9b 	bl	8003dd4 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800409e:	f06f 0303 	mvn.w	r3, #3
 80040a2:	e00d      	b.n	80040c0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 80040a4:	2102      	movs	r1, #2
 80040a6:	4808      	ldr	r0, [pc, #32]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 80040a8:	f001 fd48 	bl	8005b3c <HAL_GPIO_ReadPin>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d0ba      	beq.n	8004028 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 80040b2:	2201      	movs	r2, #1
 80040b4:	2101      	movs	r1, #1
 80040b6:	4804      	ldr	r0, [pc, #16]	@ (80040c8 <SPI_WIFI_ReceiveData+0xe8>)
 80040b8:	f001 fd58 	bl	8005b6c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 80040bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	48001000 	.word	0x48001000
 80040cc:	20000cdc 	.word	0x20000cdc
 80040d0:	20000c78 	.word	0x20000c78

080040d4 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	460b      	mov	r3, r1
 80040de:	607a      	str	r2, [r7, #4]
 80040e0:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fef9 	bl	8003edc <wait_cmddata_rdy_high>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	da02      	bge.n	80040f6 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295
 80040f4:	e04f      	b.n	8004196 <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 80040f6:	4b2a      	ldr	r3, [pc, #168]	@ (80041a0 <SPI_WIFI_SendData+0xcc>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80040fc:	2200      	movs	r2, #0
 80040fe:	2101      	movs	r1, #1
 8004100:	4828      	ldr	r0, [pc, #160]	@ (80041a4 <SPI_WIFI_SendData+0xd0>)
 8004102:	f001 fd33 	bl	8005b6c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8004106:	200f      	movs	r0, #15
 8004108:	f000 f85e 	bl	80041c8 <SPI_WIFI_DelayUs>
  if (len > 1)
 800410c:	897b      	ldrh	r3, [r7, #10]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d919      	bls.n	8004146 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8004112:	4b25      	ldr	r3, [pc, #148]	@ (80041a8 <SPI_WIFI_SendData+0xd4>)
 8004114:	2201      	movs	r2, #1
 8004116:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 8004118:	897b      	ldrh	r3, [r7, #10]
 800411a:	085b      	lsrs	r3, r3, #1
 800411c:	b29b      	uxth	r3, r3
 800411e:	461a      	mov	r2, r3
 8004120:	68f9      	ldr	r1, [r7, #12]
 8004122:	4822      	ldr	r0, [pc, #136]	@ (80041ac <SPI_WIFI_SendData+0xd8>)
 8004124:	f005 fdc2 	bl	8009cac <HAL_SPI_Transmit_IT>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800412e:	2201      	movs	r2, #1
 8004130:	2101      	movs	r1, #1
 8004132:	481c      	ldr	r0, [pc, #112]	@ (80041a4 <SPI_WIFI_SendData+0xd0>)
 8004134:	f001 fd1a 	bl	8005b6c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
 800413c:	e02b      	b.n	8004196 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff ff2d 	bl	8003fa0 <wait_spi_tx_event>
  }

  if (len & 1)
 8004146:	897b      	ldrh	r3, [r7, #10]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b00      	cmp	r3, #0
 800414e:	d020      	beq.n	8004192 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8004150:	897b      	ldrh	r3, [r7, #10]
 8004152:	3b01      	subs	r3, #1
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	4413      	add	r3, r2
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800415c:	230a      	movs	r3, #10
 800415e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8004160:	4b11      	ldr	r3, [pc, #68]	@ (80041a8 <SPI_WIFI_SendData+0xd4>)
 8004162:	2201      	movs	r2, #1
 8004164:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8004166:	f107 0314 	add.w	r3, r7, #20
 800416a:	2201      	movs	r2, #1
 800416c:	4619      	mov	r1, r3
 800416e:	480f      	ldr	r0, [pc, #60]	@ (80041ac <SPI_WIFI_SendData+0xd8>)
 8004170:	f005 fd9c 	bl	8009cac <HAL_SPI_Transmit_IT>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800417a:	2201      	movs	r2, #1
 800417c:	2101      	movs	r1, #1
 800417e:	4809      	ldr	r0, [pc, #36]	@ (80041a4 <SPI_WIFI_SendData+0xd0>)
 8004180:	f001 fcf4 	bl	8005b6c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8004184:	f04f 33ff 	mov.w	r3, #4294967295
 8004188:	e005      	b.n	8004196 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff ff07 	bl	8003fa0 <wait_spi_tx_event>
  }
  return len;
 8004192:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	20000ce4 	.word	0x20000ce4
 80041a4:	48001000 	.word	0x48001000
 80041a8:	20000ce0 	.word	0x20000ce0
 80041ac:	20000c78 	.word	0x20000c78

080041b0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fdf7 	bl	8004dac <HAL_Delay>
}
 80041be:	bf00      	nop
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80041d0:	2300      	movs	r3, #0
 80041d2:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 80041d8:	4b20      	ldr	r3, [pc, #128]	@ (800425c <SPI_WIFI_DelayUs+0x94>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d122      	bne.n	8004226 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 80041e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004260 <SPI_WIFI_DelayUs+0x98>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004264 <SPI_WIFI_DelayUs+0x9c>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	099b      	lsrs	r3, r3, #6
 80041ec:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80041ee:	2300      	movs	r3, #0
 80041f0:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80041f6:	f000 fdcd 	bl	8004d94 <HAL_GetTick>
 80041fa:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80041fc:	e002      	b.n	8004204 <SPI_WIFI_DelayUs+0x3c>
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	3b01      	subs	r3, #1
 8004202:	60bb      	str	r3, [r7, #8]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f9      	bne.n	80041fe <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 800420a:	f000 fdc3 	bl	8004d94 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	4a11      	ldr	r2, [pc, #68]	@ (800425c <SPI_WIFI_DelayUs+0x94>)
 8004216:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8004218:	4b10      	ldr	r3, [pc, #64]	@ (800425c <SPI_WIFI_DelayUs+0x94>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d102      	bne.n	8004226 <SPI_WIFI_DelayUs+0x5e>
 8004220:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <SPI_WIFI_DelayUs+0x94>)
 8004222:	2201      	movs	r2, #1
 8004224:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8004226:	4b0e      	ldr	r3, [pc, #56]	@ (8004260 <SPI_WIFI_DelayUs+0x98>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a0f      	ldr	r2, [pc, #60]	@ (8004268 <SPI_WIFI_DelayUs+0xa0>)
 800422c:	fba2 2303 	umull	r2, r3, r2, r3
 8004230:	0c9a      	lsrs	r2, r3, #18
 8004232:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <SPI_WIFI_DelayUs+0x94>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	fbb2 f3f3 	udiv	r3, r2, r3
 800423a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	697a      	ldr	r2, [r7, #20]
 8004240:	fb02 f303 	mul.w	r3, r2, r3
 8004244:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8004246:	e002      	b.n	800424e <SPI_WIFI_DelayUs+0x86>
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	3b01      	subs	r3, #1
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1f9      	bne.n	8004248 <SPI_WIFI_DelayUs+0x80>
  return;
 8004254:	bf00      	nop
}
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	20000ce8 	.word	0x20000ce8
 8004260:	20000004 	.word	0x20000004
 8004264:	10624dd3 	.word	0x10624dd3
 8004268:	431bde83 	.word	0x431bde83

0800426c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8004274:	4b06      	ldr	r3, [pc, #24]	@ (8004290 <HAL_SPI_RxCpltCallback+0x24>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800427c:	4b04      	ldr	r3, [pc, #16]	@ (8004290 <HAL_SPI_RxCpltCallback+0x24>)
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
  }
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	20000cdc 	.word	0x20000cdc

08004294 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800429c:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <HAL_SPI_TxCpltCallback+0x24>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80042a4:	4b04      	ldr	r3, [pc, #16]	@ (80042b8 <HAL_SPI_TxCpltCallback+0x24>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]
  }
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	20000ce0 	.word	0x20000ce0

080042bc <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 80042c0:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <SPI_WIFI_ISR+0x1c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d102      	bne.n	80042ce <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80042c8:	4b03      	ldr	r3, [pc, #12]	@ (80042d8 <SPI_WIFI_ISR+0x1c>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
   }
}
 80042ce:	bf00      	nop
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	20000ce4 	.word	0x20000ce4

080042dc <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 80042e6:	4b0d      	ldr	r3, [pc, #52]	@ (800431c <WIFI_Init+0x40>)
 80042e8:	9301      	str	r3, [sp, #4]
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <WIFI_Init+0x44>)
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004324 <WIFI_Init+0x48>)
 80042f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004328 <WIFI_Init+0x4c>)
 80042f2:	490e      	ldr	r1, [pc, #56]	@ (800432c <WIFI_Init+0x50>)
 80042f4:	480e      	ldr	r0, [pc, #56]	@ (8004330 <WIFI_Init+0x54>)
 80042f6:	f7ff f8e3 	bl	80034c0 <ES_WIFI_RegisterBusIO>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d107      	bne.n	8004310 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004300:	480b      	ldr	r0, [pc, #44]	@ (8004330 <WIFI_Init+0x54>)
 8004302:	f7ff f8a9 	bl	8003458 <ES_WIFI_Init>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 800430c:	2300      	movs	r3, #0
 800430e:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8004310:	79fb      	ldrb	r3, [r7, #7]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	08003fe1 	.word	0x08003fe1
 8004320:	080040d5 	.word	0x080040d5
 8004324:	080041b1 	.word	0x080041b1
 8004328:	08003ec9 	.word	0x08003ec9
 800432c:	08003d19 	.word	0x08003d19
 8004330:	20000cec 	.word	0x20000cec

08004334 <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	4613      	mov	r3, r2
 8004340:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8004346:	79fb      	ldrb	r3, [r7, #7]
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	68f9      	ldr	r1, [r7, #12]
 800434c:	4809      	ldr	r0, [pc, #36]	@ (8004374 <WIFI_Connect+0x40>)
 800434e:	f7ff f8eb 	bl	8003528 <ES_WIFI_Connect>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d107      	bne.n	8004368 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004358:	4806      	ldr	r0, [pc, #24]	@ (8004374 <WIFI_Connect+0x40>)
 800435a:	f7ff f98d 	bl	8003678 <ES_WIFI_GetNetworkSettings>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8004368:	7dfb      	ldrb	r3, [r7, #23]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000cec 	.word	0x20000cec

08004378 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00d      	beq.n	80043aa <WIFI_GetMAC_Address+0x32>
 800438e:	78fb      	ldrb	r3, [r7, #3]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 8004394:	78fb      	ldrb	r3, [r7, #3]
 8004396:	461a      	mov	r2, r3
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4806      	ldr	r0, [pc, #24]	@ (80043b4 <WIFI_GetMAC_Address+0x3c>)
 800439c:	f7ff f996 	bl	80036cc <ES_WIFI_GetMACAddress>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	20000cec 	.word	0x20000cec

080043b8 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d010      	beq.n	80043f0 <WIFI_GetIP_Address+0x38>
 80043ce:	78fb      	ldrb	r3, [r7, #3]
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	d90d      	bls.n	80043f0 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 80043d4:	4809      	ldr	r0, [pc, #36]	@ (80043fc <WIFI_GetIP_Address+0x44>)
 80043d6:	f7ff f91f 	bl	8003618 <ES_WIFI_IsConnected>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d107      	bne.n	80043f0 <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 80043e0:	4b06      	ldr	r3, [pc, #24]	@ (80043fc <WIFI_GetIP_Address+0x44>)
 80043e2:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 80043e6:	461a      	mov	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20000cec 	.word	0x20000cec

08004400 <WIFI_OpenClientConnection>:
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name,
                                        const uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08a      	sub	sp, #40	@ 0x28
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	607a      	str	r2, [r7, #4]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	460b      	mov	r3, r1
 800440e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	74bb      	strb	r3, [r7, #18]
  conn.RemotePort = port;
 800441c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800441e:	82bb      	strh	r3, [r7, #20]
  conn.LocalPort = local_port;
 8004420:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004422:	82fb      	strh	r3, [r7, #22]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004424:	7afb      	ldrb	r3, [r7, #11]
 8004426:	2b00      	cmp	r3, #0
 8004428:	bf14      	ite	ne
 800442a:	2301      	movne	r3, #1
 800442c:	2300      	moveq	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[1] = ipaddr[1];
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	3301      	adds	r3, #1
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	767b      	strb	r3, [r7, #25]
  conn.RemoteIP[2] = ipaddr[2];
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	3302      	adds	r3, #2
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	76bb      	strb	r3, [r7, #26]
  conn.RemoteIP[3] = ipaddr[3];
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	3303      	adds	r3, #3
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	76fb      	strb	r3, [r7, #27]

  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004450:	f107 0310 	add.w	r3, r7, #16
 8004454:	4619      	mov	r1, r3
 8004456:	4807      	ldr	r0, [pc, #28]	@ (8004474 <WIFI_OpenClientConnection+0x74>)
 8004458:	f7ff f96e 	bl	8003738 <ES_WIFI_StartClientConnection>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d102      	bne.n	8004468 <WIFI_OpenClientConnection+0x68>
  {
    ret = WIFI_STATUS_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8004468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800446c:	4618      	mov	r0, r3
 800446e:	3728      	adds	r7, #40	@ 0x28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	20000cec 	.word	0x20000cec

08004478 <WIFI_CloseClientConnection>:
  * @brief  Close client connection
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	77fb      	strb	r3, [r7, #31]
  ES_WIFI_Conn_t conn;
  conn.Number = (uint8_t)socket;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	72bb      	strb	r3, [r7, #10]

  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800448a:	f107 0308 	add.w	r3, r7, #8
 800448e:	4619      	mov	r1, r3
 8004490:	4806      	ldr	r0, [pc, #24]	@ (80044ac <WIFI_CloseClientConnection+0x34>)
 8004492:	f7ff fa3b 	bl	800390c <ES_WIFI_StopClientConnection>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <WIFI_CloseClientConnection+0x28>
  {
    ret = WIFI_STATUS_OK;
 800449c:	2300      	movs	r3, #0
 800449e:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80044a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3720      	adds	r7, #32
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000cec 	.word	0x20000cec

080044b0 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b088      	sub	sp, #32
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	b2d9      	uxtb	r1, r3
 80044c8:	88fa      	ldrh	r2, [r7, #6]
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	9301      	str	r3, [sp, #4]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	4613      	mov	r3, r2
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	4806      	ldr	r0, [pc, #24]	@ (80044f0 <WIFI_SendData+0x40>)
 80044d8:	f7ff fa52 	bl	8003980 <ES_WIFI_SendData>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80044e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3718      	adds	r7, #24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	20000cec 	.word	0x20000cec

080044f4 <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b088      	sub	sp, #32
 80044f8:	af02      	add	r7, sp, #8
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	603b      	str	r3, [r7, #0]
 8004500:	4613      	mov	r3, r2
 8004502:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	b2d9      	uxtb	r1, r3
 800450c:	88fa      	ldrh	r2, [r7, #6]
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	4613      	mov	r3, r2
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	4806      	ldr	r0, [pc, #24]	@ (8004534 <WIFI_ReceiveData+0x40>)
 800451c:	f7ff fab6 	bl	8003a8c <ES_WIFI_ReceiveData>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8004526:	2300      	movs	r3, #0
 8004528:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 800452a:	7dfb      	ldrb	r3, [r7, #23]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	20000cec 	.word	0x20000cec

08004538 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2120      	movs	r1, #32
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fb55 	bl	8004bf8 <SENSOR_IO_Read>
 800454e:	4603      	mov	r3, r0
 8004550:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	f023 0304 	bic.w	r3, r3, #4
 8004558:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	f043 0304 	orr.w	r3, r3, #4
 8004560:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004562:	7bfb      	ldrb	r3, [r7, #15]
 8004564:	f023 0303 	bic.w	r3, r3, #3
 8004568:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	f043 0301 	orr.w	r3, r3, #1
 8004570:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004572:	7bfb      	ldrb	r3, [r7, #15]
 8004574:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004578:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800457a:	88fb      	ldrh	r3, [r7, #6]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	2120      	movs	r1, #32
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fb1e 	bl	8004bc4 <SENSOR_IO_Write>
}
 8004588:	bf00      	nop
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800459a:	2300      	movs	r3, #0
 800459c:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800459e:	f000 fb07 	bl	8004bb0 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	210f      	movs	r1, #15
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 fb25 	bl	8004bf8 <SENSOR_IO_Read>
 80045ae:	4603      	mov	r3, r0
 80045b0:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	b2d8      	uxtb	r0, r3
 80045ca:	f107 020c 	add.w	r2, r7, #12
 80045ce:	2302      	movs	r3, #2
 80045d0:	21b0      	movs	r1, #176	@ 0xb0
 80045d2:	f000 fb2f 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80045d6:	7b3b      	ldrb	r3, [r7, #12]
 80045d8:	085b      	lsrs	r3, r3, #1
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80045de:	7b7b      	ldrb	r3, [r7, #13]
 80045e0:	085b      	lsrs	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80045e6:	88fb      	ldrh	r3, [r7, #6]
 80045e8:	b2d8      	uxtb	r0, r3
 80045ea:	f107 020c 	add.w	r2, r7, #12
 80045ee:	2302      	movs	r3, #2
 80045f0:	21b6      	movs	r1, #182	@ 0xb6
 80045f2:	f000 fb1f 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80045f6:	7b7b      	ldrb	r3, [r7, #13]
 80045f8:	b21b      	sxth	r3, r3
 80045fa:	021b      	lsls	r3, r3, #8
 80045fc:	b21a      	sxth	r2, r3
 80045fe:	7b3b      	ldrb	r3, [r7, #12]
 8004600:	b21b      	sxth	r3, r3
 8004602:	4313      	orrs	r3, r2
 8004604:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	b2d8      	uxtb	r0, r3
 800460a:	f107 020c 	add.w	r2, r7, #12
 800460e:	2302      	movs	r3, #2
 8004610:	21ba      	movs	r1, #186	@ 0xba
 8004612:	f000 fb0f 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004616:	7b7b      	ldrb	r3, [r7, #13]
 8004618:	b21b      	sxth	r3, r3
 800461a:	021b      	lsls	r3, r3, #8
 800461c:	b21a      	sxth	r2, r3
 800461e:	7b3b      	ldrb	r3, [r7, #12]
 8004620:	b21b      	sxth	r3, r3
 8004622:	4313      	orrs	r3, r2
 8004624:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	b2d8      	uxtb	r0, r3
 800462a:	f107 020c 	add.w	r2, r7, #12
 800462e:	2302      	movs	r3, #2
 8004630:	21a8      	movs	r1, #168	@ 0xa8
 8004632:	f000 faff 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004636:	7b7b      	ldrb	r3, [r7, #13]
 8004638:	b21b      	sxth	r3, r3
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	b21a      	sxth	r2, r3
 800463e:	7b3b      	ldrb	r3, [r7, #12]
 8004640:	b21b      	sxth	r3, r3
 8004642:	4313      	orrs	r3, r2
 8004644:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8004646:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800464a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	ee07 3a90 	vmov	s15, r3
 8004654:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004658:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800465c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800466a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800466e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004672:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	ee07 3a90 	vmov	s15, r3
 800467c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004684:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004688:	ee07 3a90 	vmov	s15, r3
 800468c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004694:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8004698:	edd7 7a04 	vldr	s15, [r7, #16]
 800469c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80046a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046a4:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 80046a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80046ac:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80046f0 <HTS221_H_ReadHumidity+0x134>
 80046b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b8:	dd01      	ble.n	80046be <HTS221_H_ReadHumidity+0x102>
 80046ba:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <HTS221_H_ReadHumidity+0x138>)
 80046bc:	e00a      	b.n	80046d4 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 80046be:	edd7 7a04 	vldr	s15, [r7, #16]
 80046c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ca:	d502      	bpl.n	80046d2 <HTS221_H_ReadHumidity+0x116>
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e000      	b.n	80046d4 <HTS221_H_ReadHumidity+0x118>
 80046d2:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 80046d4:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 80046d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80046da:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80046de:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80046e2:	eef0 7a66 	vmov.f32	s15, s13
}
 80046e6:	eeb0 0a67 	vmov.f32	s0, s15
 80046ea:	3720      	adds	r7, #32
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	447a0000 	.word	0x447a0000
 80046f4:	447a0000 	.word	0x447a0000

080046f8 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	6039      	str	r1, [r7, #0]
 8004702:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004704:	88fb      	ldrh	r3, [r7, #6]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2120      	movs	r1, #32
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fa74 	bl	8004bf8 <SENSOR_IO_Read>
 8004710:	4603      	mov	r3, r0
 8004712:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	f023 0304 	bic.w	r3, r3, #4
 800471a:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	f043 0304 	orr.w	r3, r3, #4
 8004722:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	f023 0303 	bic.w	r3, r3, #3
 800472a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800472c:	7bfb      	ldrb	r3, [r7, #15]
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800473a:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800473c:	88fb      	ldrh	r3, [r7, #6]
 800473e:	b2db      	uxtb	r3, r3
 8004740:	7bfa      	ldrb	r2, [r7, #15]
 8004742:	2120      	movs	r1, #32
 8004744:	4618      	mov	r0, r3
 8004746:	f000 fa3d 	bl	8004bc4 <SENSOR_IO_Write>
}
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b088      	sub	sp, #32
 8004756:	af00      	add	r7, sp, #0
 8004758:	4603      	mov	r3, r0
 800475a:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800475c:	88fb      	ldrh	r3, [r7, #6]
 800475e:	b2d8      	uxtb	r0, r3
 8004760:	f107 0208 	add.w	r2, r7, #8
 8004764:	2302      	movs	r3, #2
 8004766:	21b2      	movs	r1, #178	@ 0xb2
 8004768:	f000 fa64 	bl	8004c34 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2135      	movs	r1, #53	@ 0x35
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fa40 	bl	8004bf8 <SENSOR_IO_Read>
 8004778:	4603      	mov	r3, r0
 800477a:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800477c:	7ffb      	ldrb	r3, [r7, #31]
 800477e:	b21b      	sxth	r3, r3
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	b21b      	sxth	r3, r3
 8004784:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004788:	b21a      	sxth	r2, r3
 800478a:	7a3b      	ldrb	r3, [r7, #8]
 800478c:	b21b      	sxth	r3, r3
 800478e:	4313      	orrs	r3, r2
 8004790:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8004792:	7ffb      	ldrb	r3, [r7, #31]
 8004794:	b21b      	sxth	r3, r3
 8004796:	019b      	lsls	r3, r3, #6
 8004798:	b21b      	sxth	r3, r3
 800479a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800479e:	b21a      	sxth	r2, r3
 80047a0:	7a7b      	ldrb	r3, [r7, #9]
 80047a2:	b21b      	sxth	r3, r3
 80047a4:	4313      	orrs	r3, r2
 80047a6:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 80047a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80047ac:	10db      	asrs	r3, r3, #3
 80047ae:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 80047b0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047b4:	10db      	asrs	r3, r3, #3
 80047b6:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80047b8:	88fb      	ldrh	r3, [r7, #6]
 80047ba:	b2d8      	uxtb	r0, r3
 80047bc:	f107 0208 	add.w	r2, r7, #8
 80047c0:	2304      	movs	r3, #4
 80047c2:	21bc      	movs	r1, #188	@ 0xbc
 80047c4:	f000 fa36 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80047c8:	7a7b      	ldrb	r3, [r7, #9]
 80047ca:	b21b      	sxth	r3, r3
 80047cc:	021b      	lsls	r3, r3, #8
 80047ce:	b21a      	sxth	r2, r3
 80047d0:	7a3b      	ldrb	r3, [r7, #8]
 80047d2:	b21b      	sxth	r3, r3
 80047d4:	4313      	orrs	r3, r2
 80047d6:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80047d8:	7afb      	ldrb	r3, [r7, #11]
 80047da:	b21b      	sxth	r3, r3
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	b21a      	sxth	r2, r3
 80047e0:	7abb      	ldrb	r3, [r7, #10]
 80047e2:	b21b      	sxth	r3, r3
 80047e4:	4313      	orrs	r3, r2
 80047e6:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	b2d8      	uxtb	r0, r3
 80047ec:	f107 0208 	add.w	r2, r7, #8
 80047f0:	2302      	movs	r3, #2
 80047f2:	21aa      	movs	r1, #170	@ 0xaa
 80047f4:	f000 fa1e 	bl	8004c34 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80047f8:	7a7b      	ldrb	r3, [r7, #9]
 80047fa:	b21b      	sxth	r3, r3
 80047fc:	021b      	lsls	r3, r3, #8
 80047fe:	b21a      	sxth	r2, r3
 8004800:	7a3b      	ldrb	r3, [r7, #8]
 8004802:	b21b      	sxth	r3, r3
 8004804:	4313      	orrs	r3, r2
 8004806:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8004808:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800480c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	ee07 3a90 	vmov	s15, r3
 8004816:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800481a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800481e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	ee07 3a90 	vmov	s15, r3
 8004828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800482c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004830:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004834:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	ee07 3a90 	vmov	s15, r3
 800483e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004846:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800484a:	ee07 3a90 	vmov	s15, r3
 800484e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004856:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	ee07 3a90 	vmov	s15, r3
}
 8004860:	eeb0 0a67 	vmov.f32	s0, s15
 8004864:	3720      	adds	r7, #32
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10b      	bne.n	8004894 <BSP_LED_Init+0x28>
 800487c:	4b11      	ldr	r3, [pc, #68]	@ (80048c4 <BSP_LED_Init+0x58>)
 800487e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004880:	4a10      	ldr	r2, [pc, #64]	@ (80048c4 <BSP_LED_Init+0x58>)
 8004882:	f043 0302 	orr.w	r3, r3, #2
 8004886:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004888:	4b0e      	ldr	r3, [pc, #56]	@ (80048c4 <BSP_LED_Init+0x58>)
 800488a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	60bb      	str	r3, [r7, #8]
 8004892:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8004894:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004898:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800489a:	2301      	movs	r3, #1
 800489c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800489e:	2300      	movs	r3, #0
 80048a0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80048a2:	2302      	movs	r3, #2
 80048a4:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 80048a6:	79fb      	ldrb	r3, [r7, #7]
 80048a8:	4a07      	ldr	r2, [pc, #28]	@ (80048c8 <BSP_LED_Init+0x5c>)
 80048aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ae:	f107 020c 	add.w	r2, r7, #12
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 febd 	bl	8005634 <HAL_GPIO_Init>
}
 80048ba:	bf00      	nop
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	20000024 	.word	0x20000024

080048cc <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	4603      	mov	r3, r0
 80048d4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	4a06      	ldr	r2, [pc, #24]	@ (80048f4 <BSP_LED_On+0x28>)
 80048da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80048e2:	b291      	uxth	r1, r2
 80048e4:	2201      	movs	r2, #1
 80048e6:	4618      	mov	r0, r3
 80048e8:	f001 f940 	bl	8005b6c <HAL_GPIO_WritePin>
}
 80048ec:	bf00      	nop
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	20000024 	.word	0x20000024

080048f8 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08a      	sub	sp, #40	@ 0x28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	4603      	mov	r3, r0
 8004900:	6039      	str	r1, [r7, #0]
 8004902:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8004904:	79fb      	ldrb	r3, [r7, #7]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10b      	bne.n	8004922 <BSP_COM_Init+0x2a>
 800490a:	4b2d      	ldr	r3, [pc, #180]	@ (80049c0 <BSP_COM_Init+0xc8>)
 800490c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490e:	4a2c      	ldr	r2, [pc, #176]	@ (80049c0 <BSP_COM_Init+0xc8>)
 8004910:	f043 0302 	orr.w	r3, r3, #2
 8004914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004916:	4b2a      	ldr	r3, [pc, #168]	@ (80049c0 <BSP_COM_Init+0xc8>)
 8004918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10b      	bne.n	8004940 <BSP_COM_Init+0x48>
 8004928:	4b25      	ldr	r3, [pc, #148]	@ (80049c0 <BSP_COM_Init+0xc8>)
 800492a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492c:	4a24      	ldr	r2, [pc, #144]	@ (80049c0 <BSP_COM_Init+0xc8>)
 800492e:	f043 0302 	orr.w	r3, r3, #2
 8004932:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004934:	4b22      	ldr	r3, [pc, #136]	@ (80049c0 <BSP_COM_Init+0xc8>)
 8004936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8004940:	79fb      	ldrb	r3, [r7, #7]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10b      	bne.n	800495e <BSP_COM_Init+0x66>
 8004946:	4b1e      	ldr	r3, [pc, #120]	@ (80049c0 <BSP_COM_Init+0xc8>)
 8004948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800494a:	4a1d      	ldr	r2, [pc, #116]	@ (80049c0 <BSP_COM_Init+0xc8>)
 800494c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004950:	6613      	str	r3, [r2, #96]	@ 0x60
 8004952:	4b1b      	ldr	r3, [pc, #108]	@ (80049c0 <BSP_COM_Init+0xc8>)
 8004954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800495a:	60bb      	str	r3, [r7, #8]
 800495c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 800495e:	2340      	movs	r3, #64	@ 0x40
 8004960:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004962:	2302      	movs	r3, #2
 8004964:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004966:	2302      	movs	r3, #2
 8004968:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800496a:	2300      	movs	r3, #0
 800496c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 800496e:	2307      	movs	r3, #7
 8004970:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	4a13      	ldr	r2, [pc, #76]	@ (80049c4 <BSP_COM_Init+0xcc>)
 8004976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800497a:	f107 0214 	add.w	r2, r7, #20
 800497e:	4611      	mov	r1, r2
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fe57 	bl	8005634 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8004986:	2380      	movs	r3, #128	@ 0x80
 8004988:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 800498e:	2307      	movs	r3, #7
 8004990:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	4a0c      	ldr	r2, [pc, #48]	@ (80049c8 <BSP_COM_Init+0xd0>)
 8004996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800499a:	f107 0214 	add.w	r2, r7, #20
 800499e:	4611      	mov	r1, r2
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fe47 	bl	8005634 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	4a08      	ldr	r2, [pc, #32]	@ (80049cc <BSP_COM_Init+0xd4>)
 80049aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 80049b2:	6838      	ldr	r0, [r7, #0]
 80049b4:	f006 fbfc 	bl	800b1b0 <HAL_UART_Init>
}
 80049b8:	bf00      	nop
 80049ba:	3728      	adds	r7, #40	@ 0x28
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	40021000 	.word	0x40021000
 80049c4:	2000002c 	.word	0x2000002c
 80049c8:	20000030 	.word	0x20000030
 80049cc:	20000028 	.word	0x20000028

080049d0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b08a      	sub	sp, #40	@ 0x28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80049d8:	4b27      	ldr	r3, [pc, #156]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 80049da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049dc:	4a26      	ldr	r2, [pc, #152]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 80049de:	f043 0302 	orr.w	r3, r3, #2
 80049e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049e4:	4b24      	ldr	r3, [pc, #144]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 80049e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	613b      	str	r3, [r7, #16]
 80049ee:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80049f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80049f4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80049f6:	2312      	movs	r3, #18
 80049f8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80049fa:	2301      	movs	r3, #1
 80049fc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049fe:	2303      	movs	r3, #3
 8004a00:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8004a02:	2304      	movs	r3, #4
 8004a04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004a06:	f107 0314 	add.w	r3, r7, #20
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	481b      	ldr	r0, [pc, #108]	@ (8004a7c <I2Cx_MspInit+0xac>)
 8004a0e:	f000 fe11 	bl	8005634 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004a12:	f107 0314 	add.w	r3, r7, #20
 8004a16:	4619      	mov	r1, r3
 8004a18:	4818      	ldr	r0, [pc, #96]	@ (8004a7c <I2Cx_MspInit+0xac>)
 8004a1a:	f000 fe0b 	bl	8005634 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8004a1e:	4b16      	ldr	r3, [pc, #88]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a22:	4a15      	ldr	r2, [pc, #84]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a2a:	4b13      	ldr	r3, [pc, #76]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8004a36:	4b10      	ldr	r3, [pc, #64]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3a:	4a0f      	ldr	r2, [pc, #60]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a40:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8004a42:	4b0d      	ldr	r3, [pc, #52]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a46:	4a0c      	ldr	r2, [pc, #48]	@ (8004a78 <I2Cx_MspInit+0xa8>)
 8004a48:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004a4c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8004a4e:	2200      	movs	r2, #0
 8004a50:	210f      	movs	r1, #15
 8004a52:	2021      	movs	r0, #33	@ 0x21
 8004a54:	f000 faa9 	bl	8004faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8004a58:	2021      	movs	r0, #33	@ 0x21
 8004a5a:	f000 fac2 	bl	8004fe2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8004a5e:	2200      	movs	r2, #0
 8004a60:	210f      	movs	r1, #15
 8004a62:	2022      	movs	r0, #34	@ 0x22
 8004a64:	f000 faa1 	bl	8004faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8004a68:	2022      	movs	r0, #34	@ 0x22
 8004a6a:	f000 faba 	bl	8004fe2 <HAL_NVIC_EnableIRQ>
}
 8004a6e:	bf00      	nop
 8004a70:	3728      	adds	r7, #40	@ 0x28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	48000400 	.word	0x48000400

08004a80 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ad4 <I2Cx_Init+0x54>)
 8004a8c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a11      	ldr	r2, [pc, #68]	@ (8004ad8 <I2Cx_Init+0x58>)
 8004a92:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff ff89 	bl	80049d0 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f001 f884 	bl	8005bcc <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f001 fe3a 	bl	8006740 <HAL_I2CEx_ConfigAnalogFilter>
}
 8004acc:	bf00      	nop
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40005800 	.word	0x40005800
 8004ad8:	00702681 	.word	0x00702681

08004adc <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08a      	sub	sp, #40	@ 0x28
 8004ae0:	af04      	add	r7, sp, #16
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	4608      	mov	r0, r1
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	461a      	mov	r2, r3
 8004aea:	4603      	mov	r3, r0
 8004aec:	72fb      	strb	r3, [r7, #11]
 8004aee:	460b      	mov	r3, r1
 8004af0:	813b      	strh	r3, [r7, #8]
 8004af2:	4613      	mov	r3, r2
 8004af4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004afa:	7afb      	ldrb	r3, [r7, #11]
 8004afc:	b299      	uxth	r1, r3
 8004afe:	88f8      	ldrh	r0, [r7, #6]
 8004b00:	893a      	ldrh	r2, [r7, #8]
 8004b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b06:	9302      	str	r3, [sp, #8]
 8004b08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b0a:	9301      	str	r3, [sp, #4]
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	4603      	mov	r3, r0
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f001 fa38 	bl	8005f88 <HAL_I2C_Mem_Read>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004b1c:	7dfb      	ldrb	r3, [r7, #23]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004b22:	7afb      	ldrb	r3, [r7, #11]
 8004b24:	4619      	mov	r1, r3
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f832 	bl	8004b90 <I2Cx_Error>
  }
  return status;
 8004b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b08a      	sub	sp, #40	@ 0x28
 8004b3a:	af04      	add	r7, sp, #16
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	4608      	mov	r0, r1
 8004b40:	4611      	mov	r1, r2
 8004b42:	461a      	mov	r2, r3
 8004b44:	4603      	mov	r3, r0
 8004b46:	72fb      	strb	r3, [r7, #11]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	813b      	strh	r3, [r7, #8]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004b54:	7afb      	ldrb	r3, [r7, #11]
 8004b56:	b299      	uxth	r1, r3
 8004b58:	88f8      	ldrh	r0, [r7, #6]
 8004b5a:	893a      	ldrh	r2, [r7, #8]
 8004b5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b60:	9302      	str	r3, [sp, #8]
 8004b62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f001 f8f7 	bl	8005d60 <HAL_I2C_Mem_Write>
 8004b72:	4603      	mov	r3, r0
 8004b74:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d004      	beq.n	8004b86 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004b7c:	7afb      	ldrb	r3, [r7, #11]
 8004b7e:	4619      	mov	r1, r3
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 f805 	bl	8004b90 <I2Cx_Error>
  }
  return status;
 8004b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	460b      	mov	r3, r1
 8004b9a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f001 f8b0 	bl	8005d02 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7ff ff6c 	bl	8004a80 <I2Cx_Init>
}
 8004ba8:	bf00      	nop
 8004baa:	3708      	adds	r7, #8
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004bb4:	4802      	ldr	r0, [pc, #8]	@ (8004bc0 <SENSOR_IO_Init+0x10>)
 8004bb6:	f7ff ff63 	bl	8004a80 <I2Cx_Init>
}
 8004bba:	bf00      	nop
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	200015ec 	.word	0x200015ec

08004bc4 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	4603      	mov	r3, r0
 8004bcc:	71fb      	strb	r3, [r7, #7]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	71bb      	strb	r3, [r7, #6]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004bd6:	79bb      	ldrb	r3, [r7, #6]
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	79f9      	ldrb	r1, [r7, #7]
 8004bdc:	2301      	movs	r3, #1
 8004bde:	9301      	str	r3, [sp, #4]
 8004be0:	1d7b      	adds	r3, r7, #5
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	2301      	movs	r3, #1
 8004be6:	4803      	ldr	r0, [pc, #12]	@ (8004bf4 <SENSOR_IO_Write+0x30>)
 8004be8:	f7ff ffa5 	bl	8004b36 <I2Cx_WriteMultiple>
}
 8004bec:	bf00      	nop
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	200015ec 	.word	0x200015ec

08004bf8 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	4603      	mov	r3, r0
 8004c00:	460a      	mov	r2, r1
 8004c02:	71fb      	strb	r3, [r7, #7]
 8004c04:	4613      	mov	r3, r2
 8004c06:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004c0c:	79bb      	ldrb	r3, [r7, #6]
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	79f9      	ldrb	r1, [r7, #7]
 8004c12:	2301      	movs	r3, #1
 8004c14:	9301      	str	r3, [sp, #4]
 8004c16:	f107 030f 	add.w	r3, r7, #15
 8004c1a:	9300      	str	r3, [sp, #0]
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	4804      	ldr	r0, [pc, #16]	@ (8004c30 <SENSOR_IO_Read+0x38>)
 8004c20:	f7ff ff5c 	bl	8004adc <I2Cx_ReadMultiple>

  return read_value;
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	200015ec 	.word	0x200015ec

08004c34 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	603a      	str	r2, [r7, #0]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	71fb      	strb	r3, [r7, #7]
 8004c42:	460b      	mov	r3, r1
 8004c44:	71bb      	strb	r3, [r7, #6]
 8004c46:	4613      	mov	r3, r2
 8004c48:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004c4a:	79bb      	ldrb	r3, [r7, #6]
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	79f9      	ldrb	r1, [r7, #7]
 8004c50:	88bb      	ldrh	r3, [r7, #4]
 8004c52:	9301      	str	r3, [sp, #4]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	2301      	movs	r3, #1
 8004c5a:	4804      	ldr	r0, [pc, #16]	@ (8004c6c <SENSOR_IO_ReadMultiple+0x38>)
 8004c5c:	f7ff ff3e 	bl	8004adc <I2Cx_ReadMultiple>
 8004c60:	4603      	mov	r3, r0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	200015ec 	.word	0x200015ec

08004c70 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8004c7a:	4b09      	ldr	r3, [pc, #36]	@ (8004ca0 <BSP_TSENSOR_Init+0x30>)
 8004c7c:	4a09      	ldr	r2, [pc, #36]	@ (8004ca4 <BSP_TSENSOR_Init+0x34>)
 8004c7e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8004c80:	f7ff ff96 	bl	8004bb0 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8004c84:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <BSP_TSENSOR_Init+0x30>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	20be      	movs	r0, #190	@ 0xbe
 8004c8e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004c94:	79fb      	ldrb	r3, [r7, #7]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	200016d4 	.word	0x200016d4
 8004ca4:	20000014 	.word	0x20000014

08004ca8 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8004cac:	4b04      	ldr	r3, [pc, #16]	@ (8004cc0 <BSP_TSENSOR_ReadTemp+0x18>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	20be      	movs	r0, #190	@ 0xbe
 8004cb4:	4798      	blx	r3
 8004cb6:	eef0 7a40 	vmov.f32	s15, s0
}
 8004cba:	eeb0 0a67 	vmov.f32	s0, s15
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200016d4 	.word	0x200016d4

08004cc4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cce:	2003      	movs	r0, #3
 8004cd0:	f000 f960 	bl	8004f94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	f000 f80d 	bl	8004cf4 <HAL_InitTick>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	71fb      	strb	r3, [r7, #7]
 8004ce4:	e001      	b.n	8004cea <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004ce6:	f7fc fa19 	bl	800111c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004cea:	79fb      	ldrb	r3, [r7, #7]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3708      	adds	r7, #8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004d00:	4b17      	ldr	r3, [pc, #92]	@ (8004d60 <HAL_InitTick+0x6c>)
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d023      	beq.n	8004d50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004d08:	4b16      	ldr	r3, [pc, #88]	@ (8004d64 <HAL_InitTick+0x70>)
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	4b14      	ldr	r3, [pc, #80]	@ (8004d60 <HAL_InitTick+0x6c>)
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	4619      	mov	r1, r3
 8004d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 f96d 	bl	8004ffe <HAL_SYSTICK_Config>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10f      	bne.n	8004d4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b0f      	cmp	r3, #15
 8004d2e:	d809      	bhi.n	8004d44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d30:	2200      	movs	r2, #0
 8004d32:	6879      	ldr	r1, [r7, #4]
 8004d34:	f04f 30ff 	mov.w	r0, #4294967295
 8004d38:	f000 f937 	bl	8004faa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004d68 <HAL_InitTick+0x74>)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	e007      	b.n	8004d54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	73fb      	strb	r3, [r7, #15]
 8004d48:	e004      	b.n	8004d54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	73fb      	strb	r3, [r7, #15]
 8004d4e:	e001      	b.n	8004d54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	20000038 	.word	0x20000038
 8004d64:	20000004 	.word	0x20000004
 8004d68:	20000034 	.word	0x20000034

08004d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004d70:	4b06      	ldr	r3, [pc, #24]	@ (8004d8c <HAL_IncTick+0x20>)
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	4b06      	ldr	r3, [pc, #24]	@ (8004d90 <HAL_IncTick+0x24>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	4a04      	ldr	r2, [pc, #16]	@ (8004d90 <HAL_IncTick+0x24>)
 8004d7e:	6013      	str	r3, [r2, #0]
}
 8004d80:	bf00      	nop
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	20000038 	.word	0x20000038
 8004d90:	200016d8 	.word	0x200016d8

08004d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  return uwTick;
 8004d98:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <HAL_GetTick+0x14>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	200016d8 	.word	0x200016d8

08004dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004db4:	f7ff ffee 	bl	8004d94 <HAL_GetTick>
 8004db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d005      	beq.n	8004dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8004df0 <HAL_Delay+0x44>)
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004dd2:	bf00      	nop
 8004dd4:	f7ff ffde 	bl	8004d94 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d8f7      	bhi.n	8004dd4 <HAL_Delay+0x28>
  {
  }
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	20000038 	.word	0x20000038

08004df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e04:	4b0c      	ldr	r3, [pc, #48]	@ (8004e38 <__NVIC_SetPriorityGrouping+0x44>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e10:	4013      	ands	r3, r2
 8004e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e26:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <__NVIC_SetPriorityGrouping+0x44>)
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	60d3      	str	r3, [r2, #12]
}
 8004e2c:	bf00      	nop
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	e000ed00 	.word	0xe000ed00

08004e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e40:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <__NVIC_GetPriorityGrouping+0x18>)
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	f003 0307 	and.w	r3, r3, #7
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	e000ed00 	.word	0xe000ed00

08004e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	db0b      	blt.n	8004e82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	f003 021f 	and.w	r2, r3, #31
 8004e70:	4907      	ldr	r1, [pc, #28]	@ (8004e90 <__NVIC_EnableIRQ+0x38>)
 8004e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	2001      	movs	r0, #1
 8004e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	e000e100 	.word	0xe000e100

08004e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	6039      	str	r1, [r7, #0]
 8004e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	db0a      	blt.n	8004ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	490c      	ldr	r1, [pc, #48]	@ (8004ee0 <__NVIC_SetPriority+0x4c>)
 8004eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eb2:	0112      	lsls	r2, r2, #4
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	440b      	add	r3, r1
 8004eb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ebc:	e00a      	b.n	8004ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	4908      	ldr	r1, [pc, #32]	@ (8004ee4 <__NVIC_SetPriority+0x50>)
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
 8004ec6:	f003 030f 	and.w	r3, r3, #15
 8004eca:	3b04      	subs	r3, #4
 8004ecc:	0112      	lsls	r2, r2, #4
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	761a      	strb	r2, [r3, #24]
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	e000e100 	.word	0xe000e100
 8004ee4:	e000ed00 	.word	0xe000ed00

08004ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b089      	sub	sp, #36	@ 0x24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f1c3 0307 	rsb	r3, r3, #7
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	bf28      	it	cs
 8004f06:	2304      	movcs	r3, #4
 8004f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	3304      	adds	r3, #4
 8004f0e:	2b06      	cmp	r3, #6
 8004f10:	d902      	bls.n	8004f18 <NVIC_EncodePriority+0x30>
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	3b03      	subs	r3, #3
 8004f16:	e000      	b.n	8004f1a <NVIC_EncodePriority+0x32>
 8004f18:	2300      	movs	r3, #0
 8004f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43da      	mvns	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	401a      	ands	r2, r3
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f30:	f04f 31ff 	mov.w	r1, #4294967295
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	fa01 f303 	lsl.w	r3, r1, r3
 8004f3a:	43d9      	mvns	r1, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f40:	4313      	orrs	r3, r2
         );
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3724      	adds	r7, #36	@ 0x24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f60:	d301      	bcc.n	8004f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f62:	2301      	movs	r3, #1
 8004f64:	e00f      	b.n	8004f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f66:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <SysTick_Config+0x40>)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f6e:	210f      	movs	r1, #15
 8004f70:	f04f 30ff 	mov.w	r0, #4294967295
 8004f74:	f7ff ff8e 	bl	8004e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f78:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <SysTick_Config+0x40>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f7e:	4b04      	ldr	r3, [pc, #16]	@ (8004f90 <SysTick_Config+0x40>)
 8004f80:	2207      	movs	r2, #7
 8004f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	e000e010 	.word	0xe000e010

08004f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff ff29 	bl	8004df4 <__NVIC_SetPriorityGrouping>
}
 8004fa2:	bf00      	nop
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b086      	sub	sp, #24
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	607a      	str	r2, [r7, #4]
 8004fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004fbc:	f7ff ff3e 	bl	8004e3c <__NVIC_GetPriorityGrouping>
 8004fc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	6978      	ldr	r0, [r7, #20]
 8004fc8:	f7ff ff8e 	bl	8004ee8 <NVIC_EncodePriority>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff ff5d 	bl	8004e94 <__NVIC_SetPriority>
}
 8004fda:	bf00      	nop
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b082      	sub	sp, #8
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	4603      	mov	r3, r0
 8004fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7ff ff31 	bl	8004e58 <__NVIC_EnableIRQ>
}
 8004ff6:	bf00      	nop
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b082      	sub	sp, #8
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f7ff ffa2 	bl	8004f50 <SysTick_Config>
 800500c:	4603      	mov	r3, r0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b082      	sub	sp, #8
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e014      	b.n	8005052 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	791b      	ldrb	r3, [r3, #4]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d105      	bne.n	800503e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f7fc f893 	bl	8001164 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2202      	movs	r2, #2
 8005042:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}

0800505a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	795b      	ldrb	r3, [r3, #5]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d101      	bne.n	8005070 <HAL_DAC_Start+0x16>
 800506c:	2302      	movs	r3, #2
 800506e:	e040      	b.n	80050f2 <HAL_DAC_Start+0x98>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2202      	movs	r2, #2
 800507a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6819      	ldr	r1, [r3, #0]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	f003 0310 	and.w	r3, r3, #16
 8005088:	2201      	movs	r2, #1
 800508a:	409a      	lsls	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10f      	bne.n	80050ba <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d11d      	bne.n	80050e4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	605a      	str	r2, [r3, #4]
 80050b8:	e014      	b.n	80050e4 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	2102      	movs	r1, #2
 80050cc:	fa01 f303 	lsl.w	r3, r1, r3
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d107      	bne.n	80050e4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f042 0202 	orr.w	r2, r2, #2
 80050e2:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr

080050fe <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b082      	sub	sp, #8
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005110:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005114:	d120      	bne.n	8005158 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005120:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005124:	d118      	bne.n	8005158 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2204      	movs	r2, #4
 800512a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	f043 0201 	orr.w	r2, r3, #1
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005140:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005150:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f852 	bl	80051fc <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005162:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005166:	d120      	bne.n	80051aa <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005172:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005176:	d118      	bne.n	80051aa <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2204      	movs	r2, #4
 800517c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f043 0202 	orr.w	r2, r3, #2
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005192:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80051a2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 f97f 	bl	80054a8 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 80051aa:	bf00      	nop
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b087      	sub	sp, #28
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	60f8      	str	r0, [r7, #12]
 80051ba:	60b9      	str	r1, [r7, #8]
 80051bc:	607a      	str	r2, [r7, #4]
 80051be:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80051c0:	2300      	movs	r3, #0
 80051c2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d105      	bne.n	80051dc <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4413      	add	r3, r2
 80051d6:	3308      	adds	r3, #8
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	e004      	b.n	80051e6 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4413      	add	r3, r2
 80051e2:	3314      	adds	r3, #20
 80051e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	461a      	mov	r2, r3
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	795b      	ldrb	r3, [r3, #5]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d101      	bne.n	800522c <HAL_DAC_ConfigChannel+0x1c>
 8005228:	2302      	movs	r3, #2
 800522a:	e137      	b.n	800549c <HAL_DAC_ConfigChannel+0x28c>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2202      	movs	r2, #2
 8005236:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	2b04      	cmp	r3, #4
 800523e:	f040 8081 	bne.w	8005344 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005242:	f7ff fda7 	bl	8004d94 <HAL_GetTick>
 8005246:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d140      	bne.n	80052d0 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800524e:	e018      	b.n	8005282 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005250:	f7ff fda0 	bl	8004d94 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b01      	cmp	r3, #1
 800525c:	d911      	bls.n	8005282 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005264:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00a      	beq.n	8005282 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	f043 0208 	orr.w	r2, r3, #8
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2203      	movs	r2, #3
 800527c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e10c      	b.n	800549c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1df      	bne.n	8005250 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8005290:	2001      	movs	r0, #1
 8005292:	f7ff fd8b 	bl	8004dac <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	69d2      	ldr	r2, [r2, #28]
 800529e:	641a      	str	r2, [r3, #64]	@ 0x40
 80052a0:	e023      	b.n	80052ea <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80052a2:	f7ff fd77 	bl	8004d94 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d90f      	bls.n	80052d0 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	da0a      	bge.n	80052d0 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f043 0208 	orr.w	r2, r3, #8
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2203      	movs	r2, #3
 80052ca:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e0e5      	b.n	800549c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	dbe3      	blt.n	80052a2 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80052da:	2001      	movs	r0, #1
 80052dc:	f7ff fd66 	bl	8004dac <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	69d2      	ldr	r2, [r2, #28]
 80052e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f003 0310 	and.w	r3, r3, #16
 80052f6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80052fa:	fa01 f303 	lsl.w	r3, r1, r3
 80052fe:	43db      	mvns	r3, r3
 8005300:	ea02 0103 	and.w	r1, r2, r3
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	6a1a      	ldr	r2, [r3, #32]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	409a      	lsls	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f003 0310 	and.w	r3, r3, #16
 8005324:	21ff      	movs	r1, #255	@ 0xff
 8005326:	fa01 f303 	lsl.w	r3, r1, r3
 800532a:	43db      	mvns	r3, r3
 800532c:	ea02 0103 	and.w	r1, r2, r3
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f003 0310 	and.w	r3, r3, #16
 800533a:	409a      	lsls	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d11d      	bne.n	8005388 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005352:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	221f      	movs	r2, #31
 800535c:	fa02 f303 	lsl.w	r3, r2, r3
 8005360:	43db      	mvns	r3, r3
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	4013      	ands	r3, r2
 8005366:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	fa02 f303 	lsl.w	r3, r2, r3
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	4313      	orrs	r3, r2
 800537e:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	69fa      	ldr	r2, [r7, #28]
 8005386:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538e:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f003 0310 	and.w	r3, r3, #16
 8005396:	2207      	movs	r2, #7
 8005398:	fa02 f303 	lsl.w	r3, r2, r3
 800539c:	43db      	mvns	r3, r3
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	4013      	ands	r3, r2
 80053a2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	fa02 f303 	lsl.w	r3, r2, r3
 80053c2:	69fa      	ldr	r2, [r7, #28]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	69fa      	ldr	r2, [r7, #28]
 80053ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6819      	ldr	r1, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f003 0310 	and.w	r3, r3, #16
 80053dc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80053e0:	fa02 f303 	lsl.w	r3, r2, r3
 80053e4:	43da      	mvns	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	400a      	ands	r2, r1
 80053ec:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f003 0310 	and.w	r3, r3, #16
 80053fc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	43db      	mvns	r3, r3
 8005406:	69fa      	ldr	r2, [r7, #28]
 8005408:	4013      	ands	r3, r2
 800540a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	697a      	ldr	r2, [r7, #20]
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	4313      	orrs	r3, r2
 8005422:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800542c:	d104      	bne.n	8005438 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005434:	61fb      	str	r3, [r7, #28]
 8005436:	e018      	b.n	800546a <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d104      	bne.n	800544a <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005446:	61fb      	str	r3, [r7, #28]
 8005448:	e00f      	b.n	800546a <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 800544a:	f002 fca9 	bl	8007da0 <HAL_RCC_GetHCLKFreq>
 800544e:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	4a14      	ldr	r2, [pc, #80]	@ (80054a4 <HAL_DAC_ConfigChannel+0x294>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d904      	bls.n	8005462 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800545e:	61fb      	str	r3, [r7, #28]
 8005460:	e003      	b.n	800546a <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005468:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6819      	ldr	r1, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f003 0310 	and.w	r3, r3, #16
 800547e:	22c0      	movs	r2, #192	@ 0xc0
 8005480:	fa02 f303 	lsl.w	r3, r2, r3
 8005484:	43da      	mvns	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	400a      	ands	r2, r1
 800548c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2201      	movs	r2, #1
 8005492:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3720      	adds	r7, #32
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	04c4b400 	.word	0x04c4b400

080054a8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d008      	beq.n	80054e6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2204      	movs	r2, #4
 80054d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e040      	b.n	8005568 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 020e 	bic.w	r2, r2, #14
 80054f4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005500:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005504:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0201 	bic.w	r2, r2, #1
 8005514:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551a:	f003 021c 	and.w	r2, r3, #28
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	2101      	movs	r1, #1
 8005524:	fa01 f202 	lsl.w	r2, r1, r2
 8005528:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005532:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00c      	beq.n	8005556 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005546:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800554a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005554:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005566:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d005      	beq.n	8005598 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2204      	movs	r2, #4
 8005590:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	73fb      	strb	r3, [r7, #15]
 8005596:	e047      	b.n	8005628 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020e 	bic.w	r2, r2, #14
 80055a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0201 	bic.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055cc:	f003 021c 	and.w	r2, r3, #28
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d4:	2101      	movs	r1, #1
 80055d6:	fa01 f202 	lsl.w	r2, r1, r2
 80055da:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055e4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00c      	beq.n	8005608 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055fc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005606:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	4798      	blx	r3
    }
  }
  return status;
 8005628:	7bfb      	ldrb	r3, [r7, #15]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
	...

08005634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005634:	b480      	push	{r7}
 8005636:	b087      	sub	sp, #28
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005642:	e166      	b.n	8005912 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	2101      	movs	r1, #1
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	fa01 f303 	lsl.w	r3, r1, r3
 8005650:	4013      	ands	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8158 	beq.w	800590c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f003 0303 	and.w	r3, r3, #3
 8005664:	2b01      	cmp	r3, #1
 8005666:	d005      	beq.n	8005674 <HAL_GPIO_Init+0x40>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d130      	bne.n	80056d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	2203      	movs	r2, #3
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	43db      	mvns	r3, r3
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	4013      	ands	r3, r2
 800568a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	fa02 f303 	lsl.w	r3, r2, r3
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	4313      	orrs	r3, r2
 800569c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80056aa:	2201      	movs	r2, #1
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	43db      	mvns	r3, r3
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	4013      	ands	r3, r2
 80056b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	091b      	lsrs	r3, r3, #4
 80056c0:	f003 0201 	and.w	r2, r3, #1
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f003 0303 	and.w	r3, r3, #3
 80056de:	2b03      	cmp	r3, #3
 80056e0:	d017      	beq.n	8005712 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	2203      	movs	r2, #3
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43db      	mvns	r3, r3
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	4013      	ands	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689a      	ldr	r2, [r3, #8]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f003 0303 	and.w	r3, r3, #3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d123      	bne.n	8005766 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	08da      	lsrs	r2, r3, #3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3208      	adds	r2, #8
 8005726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800572a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f003 0307 	and.w	r3, r3, #7
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	220f      	movs	r2, #15
 8005736:	fa02 f303 	lsl.w	r3, r2, r3
 800573a:	43db      	mvns	r3, r3
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	4013      	ands	r3, r2
 8005740:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	691a      	ldr	r2, [r3, #16]
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	fa02 f303 	lsl.w	r3, r2, r3
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	4313      	orrs	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	08da      	lsrs	r2, r3, #3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	3208      	adds	r2, #8
 8005760:	6939      	ldr	r1, [r7, #16]
 8005762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	2203      	movs	r2, #3
 8005772:	fa02 f303 	lsl.w	r3, r2, r3
 8005776:	43db      	mvns	r3, r3
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	4013      	ands	r3, r2
 800577c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f003 0203 	and.w	r2, r3, #3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	005b      	lsls	r3, r3, #1
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	4313      	orrs	r3, r2
 8005792:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80b2 	beq.w	800590c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057a8:	4b61      	ldr	r3, [pc, #388]	@ (8005930 <HAL_GPIO_Init+0x2fc>)
 80057aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057ac:	4a60      	ldr	r2, [pc, #384]	@ (8005930 <HAL_GPIO_Init+0x2fc>)
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80057b4:	4b5e      	ldr	r3, [pc, #376]	@ (8005930 <HAL_GPIO_Init+0x2fc>)
 80057b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	60bb      	str	r3, [r7, #8]
 80057be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80057c0:	4a5c      	ldr	r2, [pc, #368]	@ (8005934 <HAL_GPIO_Init+0x300>)
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	089b      	lsrs	r3, r3, #2
 80057c6:	3302      	adds	r3, #2
 80057c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f003 0303 	and.w	r3, r3, #3
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	220f      	movs	r2, #15
 80057d8:	fa02 f303 	lsl.w	r3, r2, r3
 80057dc:	43db      	mvns	r3, r3
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4013      	ands	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80057ea:	d02b      	beq.n	8005844 <HAL_GPIO_Init+0x210>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a52      	ldr	r2, [pc, #328]	@ (8005938 <HAL_GPIO_Init+0x304>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d025      	beq.n	8005840 <HAL_GPIO_Init+0x20c>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a51      	ldr	r2, [pc, #324]	@ (800593c <HAL_GPIO_Init+0x308>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d01f      	beq.n	800583c <HAL_GPIO_Init+0x208>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a50      	ldr	r2, [pc, #320]	@ (8005940 <HAL_GPIO_Init+0x30c>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d019      	beq.n	8005838 <HAL_GPIO_Init+0x204>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a4f      	ldr	r2, [pc, #316]	@ (8005944 <HAL_GPIO_Init+0x310>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d013      	beq.n	8005834 <HAL_GPIO_Init+0x200>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a4e      	ldr	r2, [pc, #312]	@ (8005948 <HAL_GPIO_Init+0x314>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d00d      	beq.n	8005830 <HAL_GPIO_Init+0x1fc>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a4d      	ldr	r2, [pc, #308]	@ (800594c <HAL_GPIO_Init+0x318>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d007      	beq.n	800582c <HAL_GPIO_Init+0x1f8>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a4c      	ldr	r2, [pc, #304]	@ (8005950 <HAL_GPIO_Init+0x31c>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d101      	bne.n	8005828 <HAL_GPIO_Init+0x1f4>
 8005824:	2307      	movs	r3, #7
 8005826:	e00e      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005828:	2308      	movs	r3, #8
 800582a:	e00c      	b.n	8005846 <HAL_GPIO_Init+0x212>
 800582c:	2306      	movs	r3, #6
 800582e:	e00a      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005830:	2305      	movs	r3, #5
 8005832:	e008      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005834:	2304      	movs	r3, #4
 8005836:	e006      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005838:	2303      	movs	r3, #3
 800583a:	e004      	b.n	8005846 <HAL_GPIO_Init+0x212>
 800583c:	2302      	movs	r3, #2
 800583e:	e002      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005840:	2301      	movs	r3, #1
 8005842:	e000      	b.n	8005846 <HAL_GPIO_Init+0x212>
 8005844:	2300      	movs	r3, #0
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	f002 0203 	and.w	r2, r2, #3
 800584c:	0092      	lsls	r2, r2, #2
 800584e:	4093      	lsls	r3, r2
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005856:	4937      	ldr	r1, [pc, #220]	@ (8005934 <HAL_GPIO_Init+0x300>)
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	089b      	lsrs	r3, r3, #2
 800585c:	3302      	adds	r3, #2
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005864:	4b3b      	ldr	r3, [pc, #236]	@ (8005954 <HAL_GPIO_Init+0x320>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	43db      	mvns	r3, r3
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4013      	ands	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005888:	4a32      	ldr	r2, [pc, #200]	@ (8005954 <HAL_GPIO_Init+0x320>)
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800588e:	4b31      	ldr	r3, [pc, #196]	@ (8005954 <HAL_GPIO_Init+0x320>)
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	43db      	mvns	r3, r3
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	4013      	ands	r3, r2
 800589c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d003      	beq.n	80058b2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80058b2:	4a28      	ldr	r2, [pc, #160]	@ (8005954 <HAL_GPIO_Init+0x320>)
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80058b8:	4b26      	ldr	r3, [pc, #152]	@ (8005954 <HAL_GPIO_Init+0x320>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	43db      	mvns	r3, r3
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4013      	ands	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80058dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005954 <HAL_GPIO_Init+0x320>)
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80058e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005954 <HAL_GPIO_Init+0x320>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	43db      	mvns	r3, r3
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	4013      	ands	r3, r2
 80058f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005906:	4a13      	ldr	r2, [pc, #76]	@ (8005954 <HAL_GPIO_Init+0x320>)
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	3301      	adds	r3, #1
 8005910:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	fa22 f303 	lsr.w	r3, r2, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	f47f ae91 	bne.w	8005644 <HAL_GPIO_Init+0x10>
  }
}
 8005922:	bf00      	nop
 8005924:	bf00      	nop
 8005926:	371c      	adds	r7, #28
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	40021000 	.word	0x40021000
 8005934:	40010000 	.word	0x40010000
 8005938:	48000400 	.word	0x48000400
 800593c:	48000800 	.word	0x48000800
 8005940:	48000c00 	.word	0x48000c00
 8005944:	48001000 	.word	0x48001000
 8005948:	48001400 	.word	0x48001400
 800594c:	48001800 	.word	0x48001800
 8005950:	48001c00 	.word	0x48001c00
 8005954:	40010400 	.word	0x40010400

08005958 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005958:	b480      	push	{r7}
 800595a:	b087      	sub	sp, #28
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005962:	2300      	movs	r3, #0
 8005964:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005966:	e0c9      	b.n	8005afc <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005968:	2201      	movs	r2, #1
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	4013      	ands	r3, r2
 8005974:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80bc 	beq.w	8005af6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800597e:	4a66      	ldr	r2, [pc, #408]	@ (8005b18 <HAL_GPIO_DeInit+0x1c0>)
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	089b      	lsrs	r3, r3, #2
 8005984:	3302      	adds	r3, #2
 8005986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800598a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	220f      	movs	r2, #15
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	4013      	ands	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80059a6:	d02b      	beq.n	8005a00 <HAL_GPIO_DeInit+0xa8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a5c      	ldr	r2, [pc, #368]	@ (8005b1c <HAL_GPIO_DeInit+0x1c4>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d025      	beq.n	80059fc <HAL_GPIO_DeInit+0xa4>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a5b      	ldr	r2, [pc, #364]	@ (8005b20 <HAL_GPIO_DeInit+0x1c8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d01f      	beq.n	80059f8 <HAL_GPIO_DeInit+0xa0>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a5a      	ldr	r2, [pc, #360]	@ (8005b24 <HAL_GPIO_DeInit+0x1cc>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d019      	beq.n	80059f4 <HAL_GPIO_DeInit+0x9c>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a59      	ldr	r2, [pc, #356]	@ (8005b28 <HAL_GPIO_DeInit+0x1d0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d013      	beq.n	80059f0 <HAL_GPIO_DeInit+0x98>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a58      	ldr	r2, [pc, #352]	@ (8005b2c <HAL_GPIO_DeInit+0x1d4>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00d      	beq.n	80059ec <HAL_GPIO_DeInit+0x94>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a57      	ldr	r2, [pc, #348]	@ (8005b30 <HAL_GPIO_DeInit+0x1d8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d007      	beq.n	80059e8 <HAL_GPIO_DeInit+0x90>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a56      	ldr	r2, [pc, #344]	@ (8005b34 <HAL_GPIO_DeInit+0x1dc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d101      	bne.n	80059e4 <HAL_GPIO_DeInit+0x8c>
 80059e0:	2307      	movs	r3, #7
 80059e2:	e00e      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059e4:	2308      	movs	r3, #8
 80059e6:	e00c      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059e8:	2306      	movs	r3, #6
 80059ea:	e00a      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059ec:	2305      	movs	r3, #5
 80059ee:	e008      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059f0:	2304      	movs	r3, #4
 80059f2:	e006      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059f4:	2303      	movs	r3, #3
 80059f6:	e004      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e002      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 80059fc:	2301      	movs	r3, #1
 80059fe:	e000      	b.n	8005a02 <HAL_GPIO_DeInit+0xaa>
 8005a00:	2300      	movs	r3, #0
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	f002 0203 	and.w	r2, r2, #3
 8005a08:	0092      	lsls	r2, r2, #2
 8005a0a:	4093      	lsls	r3, r2
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d132      	bne.n	8005a78 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005a12:	4b49      	ldr	r3, [pc, #292]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	4947      	ldr	r1, [pc, #284]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005a20:	4b45      	ldr	r3, [pc, #276]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	43db      	mvns	r3, r3
 8005a28:	4943      	ldr	r1, [pc, #268]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005a2e:	4b42      	ldr	r3, [pc, #264]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a30:	68da      	ldr	r2, [r3, #12]
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	43db      	mvns	r3, r3
 8005a36:	4940      	ldr	r1, [pc, #256]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a38:	4013      	ands	r3, r2
 8005a3a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005a3c:	4b3e      	ldr	r3, [pc, #248]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	43db      	mvns	r3, r3
 8005a44:	493c      	ldr	r1, [pc, #240]	@ (8005b38 <HAL_GPIO_DeInit+0x1e0>)
 8005a46:	4013      	ands	r3, r2
 8005a48:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	f003 0303 	and.w	r3, r3, #3
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	220f      	movs	r2, #15
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005a5a:	4a2f      	ldr	r2, [pc, #188]	@ (8005b18 <HAL_GPIO_DeInit+0x1c0>)
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	089b      	lsrs	r3, r3, #2
 8005a60:	3302      	adds	r3, #2
 8005a62:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	43da      	mvns	r2, r3
 8005a6a:	482b      	ldr	r0, [pc, #172]	@ (8005b18 <HAL_GPIO_DeInit+0x1c0>)
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	089b      	lsrs	r3, r3, #2
 8005a70:	400a      	ands	r2, r1
 8005a72:	3302      	adds	r3, #2
 8005a74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	2103      	movs	r1, #3
 8005a82:	fa01 f303 	lsl.w	r3, r1, r3
 8005a86:	431a      	orrs	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	08da      	lsrs	r2, r3, #3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3208      	adds	r2, #8
 8005a94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	220f      	movs	r2, #15
 8005aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa6:	43db      	mvns	r3, r3
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	08d2      	lsrs	r2, r2, #3
 8005aac:	4019      	ands	r1, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	3208      	adds	r2, #8
 8005ab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689a      	ldr	r2, [r3, #8]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	2103      	movs	r1, #3
 8005ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	401a      	ands	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685a      	ldr	r2, [r3, #4]
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad8:	43db      	mvns	r3, r3
 8005ada:	401a      	ands	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	2103      	movs	r1, #3
 8005aea:	fa01 f303 	lsl.w	r3, r1, r3
 8005aee:	43db      	mvns	r3, r3
 8005af0:	401a      	ands	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	3301      	adds	r3, #1
 8005afa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005afc:	683a      	ldr	r2, [r7, #0]
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	fa22 f303 	lsr.w	r3, r2, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f47f af2f 	bne.w	8005968 <HAL_GPIO_DeInit+0x10>
  }
}
 8005b0a:	bf00      	nop
 8005b0c:	bf00      	nop
 8005b0e:	371c      	adds	r7, #28
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	40010000 	.word	0x40010000
 8005b1c:	48000400 	.word	0x48000400
 8005b20:	48000800 	.word	0x48000800
 8005b24:	48000c00 	.word	0x48000c00
 8005b28:	48001000 	.word	0x48001000
 8005b2c:	48001400 	.word	0x48001400
 8005b30:	48001800 	.word	0x48001800
 8005b34:	48001c00 	.word	0x48001c00
 8005b38:	40010400 	.word	0x40010400

08005b3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	460b      	mov	r3, r1
 8005b46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	887b      	ldrh	r3, [r7, #2]
 8005b4e:	4013      	ands	r3, r2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d002      	beq.n	8005b5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b54:	2301      	movs	r3, #1
 8005b56:	73fb      	strb	r3, [r7, #15]
 8005b58:	e001      	b.n	8005b5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	807b      	strh	r3, [r7, #2]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b7c:	787b      	ldrb	r3, [r7, #1]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b82:	887a      	ldrh	r2, [r7, #2]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b88:	e002      	b.n	8005b90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b8a:	887a      	ldrh	r2, [r7, #2]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ba6:	4b08      	ldr	r3, [pc, #32]	@ (8005bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ba8:	695a      	ldr	r2, [r3, #20]
 8005baa:	88fb      	ldrh	r3, [r7, #6]
 8005bac:	4013      	ands	r3, r2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d006      	beq.n	8005bc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bb2:	4a05      	ldr	r2, [pc, #20]	@ (8005bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bb4:	88fb      	ldrh	r3, [r7, #6]
 8005bb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fc ffc9 	bl	8002b52 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40010400 	.word	0x40010400

08005bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e08d      	b.n	8005cfa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d106      	bne.n	8005bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fb fafc 	bl	80011f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2224      	movs	r2, #36	@ 0x24
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 0201 	bic.w	r2, r2, #1
 8005c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d107      	bne.n	8005c46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c42:	609a      	str	r2, [r3, #8]
 8005c44:	e006      	b.n	8005c54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d108      	bne.n	8005c6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685a      	ldr	r2, [r3, #4]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c6a:	605a      	str	r2, [r3, #4]
 8005c6c:	e007      	b.n	8005c7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6812      	ldr	r2, [r2, #0]
 8005c88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ca0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	691a      	ldr	r2, [r3, #16]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	69d9      	ldr	r1, [r3, #28]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a1a      	ldr	r2, [r3, #32]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0201 	orr.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b082      	sub	sp, #8
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d101      	bne.n	8005d14 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e021      	b.n	8005d58 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2224      	movs	r2, #36	@ 0x24
 8005d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0201 	bic.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7fb fabd 	bl	80012ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af02      	add	r7, sp, #8
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	4608      	mov	r0, r1
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	817b      	strh	r3, [r7, #10]
 8005d72:	460b      	mov	r3, r1
 8005d74:	813b      	strh	r3, [r7, #8]
 8005d76:	4613      	mov	r3, r2
 8005d78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	f040 80f9 	bne.w	8005f7a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d002      	beq.n	8005d94 <HAL_I2C_Mem_Write+0x34>
 8005d8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d105      	bne.n	8005da0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e0ed      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d101      	bne.n	8005dae <HAL_I2C_Mem_Write+0x4e>
 8005daa:	2302      	movs	r3, #2
 8005dac:	e0e6      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005db6:	f7fe ffed 	bl	8004d94 <HAL_GetTick>
 8005dba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	2319      	movs	r3, #25
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fac3 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d001      	beq.n	8005dd8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e0d1      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2221      	movs	r2, #33	@ 0x21
 8005ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2240      	movs	r2, #64	@ 0x40
 8005de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a3a      	ldr	r2, [r7, #32]
 8005df2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e00:	88f8      	ldrh	r0, [r7, #6]
 8005e02:	893a      	ldrh	r2, [r7, #8]
 8005e04:	8979      	ldrh	r1, [r7, #10]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	9301      	str	r3, [sp, #4]
 8005e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	4603      	mov	r3, r0
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 f9d3 	bl	80061bc <I2C_RequestMemoryWrite>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e0a9      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2bff      	cmp	r3, #255	@ 0xff
 8005e30:	d90e      	bls.n	8005e50 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	22ff      	movs	r2, #255	@ 0xff
 8005e36:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e3c:	b2da      	uxtb	r2, r3
 8005e3e:	8979      	ldrh	r1, [r7, #10]
 8005e40:	2300      	movs	r3, #0
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fc47 	bl	80066dc <I2C_TransferConfig>
 8005e4e:	e00f      	b.n	8005e70 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e5e:	b2da      	uxtb	r2, r3
 8005e60:	8979      	ldrh	r1, [r7, #10]
 8005e62:	2300      	movs	r3, #0
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 fc36 	bl	80066dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 fac6 	bl	8006406 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e07b      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e88:	781a      	ldrb	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d034      	beq.n	8005f28 <HAL_I2C_Mem_Write+0x1c8>
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d130      	bne.n	8005f28 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	9300      	str	r3, [sp, #0]
 8005eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ecc:	2200      	movs	r2, #0
 8005ece:	2180      	movs	r1, #128	@ 0x80
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 fa3f 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e04d      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	2bff      	cmp	r3, #255	@ 0xff
 8005ee8:	d90e      	bls.n	8005f08 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	22ff      	movs	r2, #255	@ 0xff
 8005eee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	8979      	ldrh	r1, [r7, #10]
 8005ef8:	2300      	movs	r3, #0
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 fbeb 	bl	80066dc <I2C_TransferConfig>
 8005f06:	e00f      	b.n	8005f28 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	8979      	ldrh	r1, [r7, #10]
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f000 fbda 	bl	80066dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d19e      	bne.n	8005e70 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 faac 	bl	8006494 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d001      	beq.n	8005f46 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e01a      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6859      	ldr	r1, [r3, #4]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <HAL_I2C_Mem_Write+0x224>)
 8005f5a:	400b      	ands	r3, r1
 8005f5c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2220      	movs	r2, #32
 8005f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	e000      	b.n	8005f7c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005f7a:	2302      	movs	r3, #2
  }
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3718      	adds	r7, #24
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	fe00e800 	.word	0xfe00e800

08005f88 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	4608      	mov	r0, r1
 8005f92:	4611      	mov	r1, r2
 8005f94:	461a      	mov	r2, r3
 8005f96:	4603      	mov	r3, r0
 8005f98:	817b      	strh	r3, [r7, #10]
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	813b      	strh	r3, [r7, #8]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	f040 80fd 	bne.w	80061aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <HAL_I2C_Mem_Read+0x34>
 8005fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d105      	bne.n	8005fc8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fc2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e0f1      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d101      	bne.n	8005fd6 <HAL_I2C_Mem_Read+0x4e>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e0ea      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fde:	f7fe fed9 	bl	8004d94 <HAL_GetTick>
 8005fe2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	2319      	movs	r3, #25
 8005fea:	2201      	movs	r2, #1
 8005fec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f000 f9af 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d001      	beq.n	8006000 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e0d5      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2222      	movs	r2, #34	@ 0x22
 8006004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2240      	movs	r2, #64	@ 0x40
 800600c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6a3a      	ldr	r2, [r7, #32]
 800601a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006020:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006028:	88f8      	ldrh	r0, [r7, #6]
 800602a:	893a      	ldrh	r2, [r7, #8]
 800602c:	8979      	ldrh	r1, [r7, #10]
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	9301      	str	r3, [sp, #4]
 8006032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	4603      	mov	r3, r0
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f000 f913 	bl	8006264 <I2C_RequestMemoryRead>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e0ad      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006054:	b29b      	uxth	r3, r3
 8006056:	2bff      	cmp	r3, #255	@ 0xff
 8006058:	d90e      	bls.n	8006078 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006064:	b2da      	uxtb	r2, r3
 8006066:	8979      	ldrh	r1, [r7, #10]
 8006068:	4b52      	ldr	r3, [pc, #328]	@ (80061b4 <HAL_I2C_Mem_Read+0x22c>)
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 fb33 	bl	80066dc <I2C_TransferConfig>
 8006076:	e00f      	b.n	8006098 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006086:	b2da      	uxtb	r2, r3
 8006088:	8979      	ldrh	r1, [r7, #10]
 800608a:	4b4a      	ldr	r3, [pc, #296]	@ (80061b4 <HAL_I2C_Mem_Read+0x22c>)
 800608c:	9300      	str	r3, [sp, #0]
 800608e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fb22 	bl	80066dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609e:	2200      	movs	r2, #0
 80060a0:	2104      	movs	r1, #4
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f956 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e07c      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060bc:	b2d2      	uxtb	r2, r2
 80060be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060da:	b29b      	uxth	r3, r3
 80060dc:	3b01      	subs	r3, #1
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d034      	beq.n	8006158 <HAL_I2C_Mem_Read+0x1d0>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d130      	bne.n	8006158 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fc:	2200      	movs	r2, #0
 80060fe:	2180      	movs	r1, #128	@ 0x80
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 f927 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e04d      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006114:	b29b      	uxth	r3, r3
 8006116:	2bff      	cmp	r3, #255	@ 0xff
 8006118:	d90e      	bls.n	8006138 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2201      	movs	r2, #1
 800611e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006124:	b2da      	uxtb	r2, r3
 8006126:	8979      	ldrh	r1, [r7, #10]
 8006128:	2300      	movs	r3, #0
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 fad3 	bl	80066dc <I2C_TransferConfig>
 8006136:	e00f      	b.n	8006158 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006146:	b2da      	uxtb	r2, r3
 8006148:	8979      	ldrh	r1, [r7, #10]
 800614a:	2300      	movs	r3, #0
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f000 fac2 	bl	80066dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d19a      	bne.n	8006098 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f000 f994 	bl	8006494 <I2C_WaitOnSTOPFlagUntilTimeout>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e01a      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2220      	movs	r2, #32
 800617c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6859      	ldr	r1, [r3, #4]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	4b0b      	ldr	r3, [pc, #44]	@ (80061b8 <HAL_I2C_Mem_Read+0x230>)
 800618a:	400b      	ands	r3, r1
 800618c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2220      	movs	r2, #32
 8006192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80061a6:	2300      	movs	r3, #0
 80061a8:	e000      	b.n	80061ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80061aa:	2302      	movs	r3, #2
  }
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	80002400 	.word	0x80002400
 80061b8:	fe00e800 	.word	0xfe00e800

080061bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af02      	add	r7, sp, #8
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	4608      	mov	r0, r1
 80061c6:	4611      	mov	r1, r2
 80061c8:	461a      	mov	r2, r3
 80061ca:	4603      	mov	r3, r0
 80061cc:	817b      	strh	r3, [r7, #10]
 80061ce:	460b      	mov	r3, r1
 80061d0:	813b      	strh	r3, [r7, #8]
 80061d2:	4613      	mov	r3, r2
 80061d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	8979      	ldrh	r1, [r7, #10]
 80061dc:	4b20      	ldr	r3, [pc, #128]	@ (8006260 <I2C_RequestMemoryWrite+0xa4>)
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fa79 	bl	80066dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ea:	69fa      	ldr	r2, [r7, #28]
 80061ec:	69b9      	ldr	r1, [r7, #24]
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f000 f909 	bl	8006406 <I2C_WaitOnTXISFlagUntilTimeout>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e02c      	b.n	8006258 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061fe:	88fb      	ldrh	r3, [r7, #6]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d105      	bne.n	8006210 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006204:	893b      	ldrh	r3, [r7, #8]
 8006206:	b2da      	uxtb	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	629a      	str	r2, [r3, #40]	@ 0x28
 800620e:	e015      	b.n	800623c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006210:	893b      	ldrh	r3, [r7, #8]
 8006212:	0a1b      	lsrs	r3, r3, #8
 8006214:	b29b      	uxth	r3, r3
 8006216:	b2da      	uxtb	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800621e:	69fa      	ldr	r2, [r7, #28]
 8006220:	69b9      	ldr	r1, [r7, #24]
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f000 f8ef 	bl	8006406 <I2C_WaitOnTXISFlagUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e012      	b.n	8006258 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006232:	893b      	ldrh	r3, [r7, #8]
 8006234:	b2da      	uxtb	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	2200      	movs	r2, #0
 8006244:	2180      	movs	r1, #128	@ 0x80
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f884 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e000      	b.n	8006258 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	80002000 	.word	0x80002000

08006264 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af02      	add	r7, sp, #8
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	4608      	mov	r0, r1
 800626e:	4611      	mov	r1, r2
 8006270:	461a      	mov	r2, r3
 8006272:	4603      	mov	r3, r0
 8006274:	817b      	strh	r3, [r7, #10]
 8006276:	460b      	mov	r3, r1
 8006278:	813b      	strh	r3, [r7, #8]
 800627a:	4613      	mov	r3, r2
 800627c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800627e:	88fb      	ldrh	r3, [r7, #6]
 8006280:	b2da      	uxtb	r2, r3
 8006282:	8979      	ldrh	r1, [r7, #10]
 8006284:	4b20      	ldr	r3, [pc, #128]	@ (8006308 <I2C_RequestMemoryRead+0xa4>)
 8006286:	9300      	str	r3, [sp, #0]
 8006288:	2300      	movs	r3, #0
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f000 fa26 	bl	80066dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006290:	69fa      	ldr	r2, [r7, #28]
 8006292:	69b9      	ldr	r1, [r7, #24]
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 f8b6 	bl	8006406 <I2C_WaitOnTXISFlagUntilTimeout>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e02c      	b.n	80062fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062a4:	88fb      	ldrh	r3, [r7, #6]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d105      	bne.n	80062b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062aa:	893b      	ldrh	r3, [r7, #8]
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80062b4:	e015      	b.n	80062e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062b6:	893b      	ldrh	r3, [r7, #8]
 80062b8:	0a1b      	lsrs	r3, r3, #8
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062c4:	69fa      	ldr	r2, [r7, #28]
 80062c6:	69b9      	ldr	r1, [r7, #24]
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f000 f89c 	bl	8006406 <I2C_WaitOnTXISFlagUntilTimeout>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e012      	b.n	80062fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062d8:	893b      	ldrh	r3, [r7, #8]
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	2200      	movs	r2, #0
 80062ea:	2140      	movs	r1, #64	@ 0x40
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 f831 	bl	8006354 <I2C_WaitOnFlagUntilTimeout>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e000      	b.n	80062fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	80002000 	.word	0x80002000

0800630c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b02      	cmp	r3, #2
 8006320:	d103      	bne.n	800632a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2200      	movs	r2, #0
 8006328:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	2b01      	cmp	r3, #1
 8006336:	d007      	beq.n	8006348 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699a      	ldr	r2, [r3, #24]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0201 	orr.w	r2, r2, #1
 8006346:	619a      	str	r2, [r3, #24]
  }
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	4613      	mov	r3, r2
 8006362:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006364:	e03b      	b.n	80063de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006366:	69ba      	ldr	r2, [r7, #24]
 8006368:	6839      	ldr	r1, [r7, #0]
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 f8d6 	bl	800651c <I2C_IsErrorOccurred>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e041      	b.n	80063fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d02d      	beq.n	80063de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006382:	f7fe fd07 	bl	8004d94 <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	429a      	cmp	r2, r3
 8006390:	d302      	bcc.n	8006398 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d122      	bne.n	80063de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699a      	ldr	r2, [r3, #24]
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	4013      	ands	r3, r2
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	bf0c      	ite	eq
 80063a8:	2301      	moveq	r3, #1
 80063aa:	2300      	movne	r3, #0
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	461a      	mov	r2, r3
 80063b0:	79fb      	ldrb	r3, [r7, #7]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d113      	bne.n	80063de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	f043 0220 	orr.w	r2, r3, #32
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e00f      	b.n	80063fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	699a      	ldr	r2, [r3, #24]
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	4013      	ands	r3, r2
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	bf0c      	ite	eq
 80063ee:	2301      	moveq	r3, #1
 80063f0:	2300      	movne	r3, #0
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	461a      	mov	r2, r3
 80063f6:	79fb      	ldrb	r3, [r7, #7]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d0b4      	beq.n	8006366 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b084      	sub	sp, #16
 800640a:	af00      	add	r7, sp, #0
 800640c:	60f8      	str	r0, [r7, #12]
 800640e:	60b9      	str	r1, [r7, #8]
 8006410:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006412:	e033      	b.n	800647c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 f87f 	bl	800651c <I2C_IsErrorOccurred>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e031      	b.n	800648c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642e:	d025      	beq.n	800647c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006430:	f7fe fcb0 	bl	8004d94 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	429a      	cmp	r2, r3
 800643e:	d302      	bcc.n	8006446 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d11a      	bne.n	800647c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	699b      	ldr	r3, [r3, #24]
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b02      	cmp	r3, #2
 8006452:	d013      	beq.n	800647c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006458:	f043 0220 	orr.w	r2, r3, #32
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2220      	movs	r2, #32
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e007      	b.n	800648c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	f003 0302 	and.w	r3, r3, #2
 8006486:	2b02      	cmp	r3, #2
 8006488:	d1c4      	bne.n	8006414 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064a0:	e02f      	b.n	8006502 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 f838 	bl	800651c <I2C_IsErrorOccurred>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d001      	beq.n	80064b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e02d      	b.n	8006512 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064b6:	f7fe fc6d 	bl	8004d94 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	68ba      	ldr	r2, [r7, #8]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d302      	bcc.n	80064cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d11a      	bne.n	8006502 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	f003 0320 	and.w	r3, r3, #32
 80064d6:	2b20      	cmp	r3, #32
 80064d8:	d013      	beq.n	8006502 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064de:	f043 0220 	orr.w	r2, r3, #32
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e007      	b.n	8006512 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b20      	cmp	r3, #32
 800650e:	d1c8      	bne.n	80064a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b08a      	sub	sp, #40	@ 0x28
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006536:	2300      	movs	r3, #0
 8006538:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	f003 0310 	and.w	r3, r3, #16
 8006544:	2b00      	cmp	r3, #0
 8006546:	d068      	beq.n	800661a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2210      	movs	r2, #16
 800654e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006550:	e049      	b.n	80065e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006558:	d045      	beq.n	80065e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800655a:	f7fe fc1b 	bl	8004d94 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	429a      	cmp	r2, r3
 8006568:	d302      	bcc.n	8006570 <I2C_IsErrorOccurred+0x54>
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d13a      	bne.n	80065e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800657a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006582:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800658e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006592:	d121      	bne.n	80065d8 <I2C_IsErrorOccurred+0xbc>
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800659a:	d01d      	beq.n	80065d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800659c:	7cfb      	ldrb	r3, [r7, #19]
 800659e:	2b20      	cmp	r3, #32
 80065a0:	d01a      	beq.n	80065d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065b2:	f7fe fbef 	bl	8004d94 <HAL_GetTick>
 80065b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065b8:	e00e      	b.n	80065d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065ba:	f7fe fbeb 	bl	8004d94 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b19      	cmp	r3, #25
 80065c6:	d907      	bls.n	80065d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065c8:	6a3b      	ldr	r3, [r7, #32]
 80065ca:	f043 0320 	orr.w	r3, r3, #32
 80065ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80065d6:	e006      	b.n	80065e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f003 0320 	and.w	r3, r3, #32
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d1e9      	bne.n	80065ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	699b      	ldr	r3, [r3, #24]
 80065ec:	f003 0320 	and.w	r3, r3, #32
 80065f0:	2b20      	cmp	r3, #32
 80065f2:	d003      	beq.n	80065fc <I2C_IsErrorOccurred+0xe0>
 80065f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d0aa      	beq.n	8006552 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80065fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006600:	2b00      	cmp	r3, #0
 8006602:	d103      	bne.n	800660c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2220      	movs	r2, #32
 800660a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	f043 0304 	orr.w	r3, r3, #4
 8006612:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00b      	beq.n	8006644 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800662c:	6a3b      	ldr	r3, [r7, #32]
 800662e:	f043 0301 	orr.w	r3, r3, #1
 8006632:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800663c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00b      	beq.n	8006666 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800664e:	6a3b      	ldr	r3, [r7, #32]
 8006650:	f043 0308 	orr.w	r3, r3, #8
 8006654:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800665e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	f043 0302 	orr.w	r3, r3, #2
 8006676:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006680:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01c      	beq.n	80066ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f7ff fe3b 	bl	800630c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6859      	ldr	r1, [r3, #4]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	4b0d      	ldr	r3, [pc, #52]	@ (80066d8 <I2C_IsErrorOccurred+0x1bc>)
 80066a2:	400b      	ands	r3, r1
 80066a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066aa:	6a3b      	ldr	r3, [r7, #32]
 80066ac:	431a      	orrs	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2220      	movs	r2, #32
 80066b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3728      	adds	r7, #40	@ 0x28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	fe00e800 	.word	0xfe00e800

080066dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80066dc:	b480      	push	{r7}
 80066de:	b087      	sub	sp, #28
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	607b      	str	r3, [r7, #4]
 80066e6:	460b      	mov	r3, r1
 80066e8:	817b      	strh	r3, [r7, #10]
 80066ea:	4613      	mov	r3, r2
 80066ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066ee:	897b      	ldrh	r3, [r7, #10]
 80066f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066f4:	7a7b      	ldrb	r3, [r7, #9]
 80066f6:	041b      	lsls	r3, r3, #16
 80066f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006702:	6a3b      	ldr	r3, [r7, #32]
 8006704:	4313      	orrs	r3, r2
 8006706:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800670a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	6a3b      	ldr	r3, [r7, #32]
 8006714:	0d5b      	lsrs	r3, r3, #21
 8006716:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800671a:	4b08      	ldr	r3, [pc, #32]	@ (800673c <I2C_TransferConfig+0x60>)
 800671c:	430b      	orrs	r3, r1
 800671e:	43db      	mvns	r3, r3
 8006720:	ea02 0103 	and.w	r1, r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800672e:	bf00      	nop
 8006730:	371c      	adds	r7, #28
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	03ff63ff 	.word	0x03ff63ff

08006740 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b20      	cmp	r3, #32
 8006754:	d138      	bne.n	80067c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800675c:	2b01      	cmp	r3, #1
 800675e:	d101      	bne.n	8006764 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006760:	2302      	movs	r3, #2
 8006762:	e032      	b.n	80067ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2224      	movs	r2, #36	@ 0x24
 8006770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f022 0201 	bic.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006792:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6819      	ldr	r1, [r3, #0]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	430a      	orrs	r2, r1
 80067a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0201 	orr.w	r2, r2, #1
 80067b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067c4:	2300      	movs	r3, #0
 80067c6:	e000      	b.n	80067ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067c8:	2302      	movs	r3, #2
  }
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b085      	sub	sp, #20
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
 80067de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b20      	cmp	r3, #32
 80067ea:	d139      	bne.n	8006860 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d101      	bne.n	80067fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80067f6:	2302      	movs	r3, #2
 80067f8:	e033      	b.n	8006862 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2224      	movs	r2, #36	@ 0x24
 8006806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 0201 	bic.w	r2, r2, #1
 8006818:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006828:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	021b      	lsls	r3, r3, #8
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4313      	orrs	r3, r2
 8006832:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f042 0201 	orr.w	r2, r2, #1
 800684a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2220      	movs	r2, #32
 8006850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800685c:	2300      	movs	r3, #0
 800685e:	e000      	b.n	8006862 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006860:	2302      	movs	r3, #2
  }
}
 8006862:	4618      	mov	r0, r3
 8006864:	3714      	adds	r7, #20
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
	...

08006870 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af02      	add	r7, sp, #8
 8006876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006878:	2300      	movs	r3, #0
 800687a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800687c:	f7fe fa8a 	bl	8004d94 <HAL_GetTick>
 8006880:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d102      	bne.n	800688e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	73fb      	strb	r3, [r7, #15]
 800688c:	e092      	b.n	80069b4 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006898:	2b00      	cmp	r3, #0
 800689a:	f040 808b 	bne.w	80069b4 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7fa fd28 	bl	80012f4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80068a4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fad0 	bl	8006e4e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689a      	ldr	r2, [r3, #8]
 80068b4:	4b42      	ldr	r3, [pc, #264]	@ (80069c0 <HAL_OSPI_Init+0x150>)
 80068b6:	4013      	ands	r3, r2
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68d1      	ldr	r1, [r2, #12]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6912      	ldr	r2, [r2, #16]
 80068c0:	3a01      	subs	r2, #1
 80068c2:	0412      	lsls	r2, r2, #16
 80068c4:	4311      	orrs	r1, r2
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	6952      	ldr	r2, [r2, #20]
 80068ca:	3a01      	subs	r2, #1
 80068cc:	0212      	lsls	r2, r2, #8
 80068ce:	4311      	orrs	r1, r2
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80068d4:	4311      	orrs	r1, r2
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	69d2      	ldr	r2, [r2, #28]
 80068da:	4311      	orrs	r1, r2
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	6812      	ldr	r2, [r2, #0]
 80068e0:	430b      	orrs	r3, r1
 80068e2:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	0412      	lsls	r2, r2, #16
 80068ee:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	3b01      	subs	r3, #1
 8006900:	021a      	lsls	r2, r3, #8
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	2200      	movs	r2, #0
 8006914:	2120      	movs	r1, #32
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 faa8 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 800691c:	4603      	mov	r3, r0
 800691e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d146      	bne.n	80069b4 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	1e5a      	subs	r2, r3, #1
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689a      	ldr	r2, [r3, #8]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800695c:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006968:	431a      	orrs	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f042 0201 	orr.w	r2, r2, #1
 8006982:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	2b02      	cmp	r3, #2
 800698a:	d107      	bne.n	800699c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f042 0202 	orr.w	r2, r2, #2
 800699a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069a4:	d103      	bne.n	80069ae <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80069ac:	e002      	b.n	80069b4 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2202      	movs	r2, #2
 80069b2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	f8e0f8f4 	.word	0xf8e0f8f4

080069c4 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069cc:	2300      	movs	r3, #0
 80069ce:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d102      	bne.n	80069dc <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	73fb      	strb	r3, [r7, #15]
 80069da:	e015      	b.n	8006a08 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0201 	bic.w	r2, r2, #1
 80069ea:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689a      	ldr	r2, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0202 	bic.w	r2, r2, #2
 80069fa:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f7fa fcb9 	bl	8001374 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08a      	sub	sp, #40	@ 0x28
 8006a16:	af02      	add	r7, sp, #8
 8006a18:	60f8      	str	r0, [r7, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8006a1e:	f7fe f9b9 	bl	8004d94 <HAL_GetTick>
 8006a22:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a28:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d104      	bne.n	8006a40 <HAL_OSPI_Command+0x2e>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a3e:	d10d      	bne.n	8006a5c <HAL_OSPI_Command+0x4a>
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	2b14      	cmp	r3, #20
 8006a44:	d103      	bne.n	8006a4e <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d006      	beq.n	8006a5c <HAL_OSPI_Command+0x4a>
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	2b24      	cmp	r3, #36	@ 0x24
 8006a52:	d153      	bne.n	8006afc <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d14f      	bne.n	8006afc <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	2200      	movs	r2, #0
 8006a64:	2120      	movs	r1, #32
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f000 fa00 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8006a70:	7ffb      	ldrb	r3, [r7, #31]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d148      	bne.n	8006b08 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8006a7c:	68b9      	ldr	r1, [r7, #8]
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 fa2c 	bl	8006edc <OSPI_ConfigCmd>
 8006a84:	4603      	mov	r3, r0
 8006a86:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8006a88:	7ffb      	ldrb	r3, [r7, #31]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d13c      	bne.n	8006b08 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d10e      	bne.n	8006ab4 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	2102      	movs	r1, #2
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 f9e3 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8006ab2:	e029      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d103      	bne.n	8006ac4 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2204      	movs	r2, #4
 8006ac0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006ac2:	e021      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d10b      	bne.n	8006ae4 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad0:	2b24      	cmp	r3, #36	@ 0x24
 8006ad2:	d103      	bne.n	8006adc <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2204      	movs	r2, #4
 8006ad8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006ada:	e015      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2214      	movs	r2, #20
 8006ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006ae2:	e011      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ae8:	2b14      	cmp	r3, #20
 8006aea:	d103      	bne.n	8006af4 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2204      	movs	r2, #4
 8006af0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006af2:	e009      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2224      	movs	r2, #36	@ 0x24
 8006af8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006afa:	e005      	b.n	8006b08 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2210      	movs	r2, #16
 8006b04:	649a      	str	r2, [r3, #72]	@ 0x48
 8006b06:	e000      	b.n	8006b0a <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8006b08:	bf00      	nop
  }

  /* Return function status */
  return status;
 8006b0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3720      	adds	r7, #32
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08a      	sub	sp, #40	@ 0x28
 8006b18:	af02      	add	r7, sp, #8
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006b20:	f7fe f938 	bl	8004d94 <HAL_GetTick>
 8006b24:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3350      	adds	r3, #80	@ 0x50
 8006b2c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d105      	bne.n	8006b40 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2208      	movs	r2, #8
 8006b3c:	649a      	str	r2, [r3, #72]	@ 0x48
 8006b3e:	e057      	b.n	8006bf0 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b44:	2b04      	cmp	r3, #4
 8006b46:	d14e      	bne.n	8006be6 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006b70:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	2104      	movs	r1, #4
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f000 f975 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006b82:	4603      	mov	r3, r0
 8006b84:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8006b86:	7ffb      	ldrb	r3, [r7, #31]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d113      	bne.n	8006bb4 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b90:	781a      	ldrb	r2, [r3, #0]
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b9a:	1c5a      	adds	r2, r3, #1
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba4:	1e5a      	subs	r2, r3, #1
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1df      	bne.n	8006b72 <HAL_OSPI_Transmit+0x5e>
 8006bb2:	e000      	b.n	8006bb6 <HAL_OSPI_Transmit+0xa2>
          break;
 8006bb4:	bf00      	nop

      if (status == HAL_OK)
 8006bb6:	7ffb      	ldrb	r3, [r7, #31]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d119      	bne.n	8006bf0 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	2102      	movs	r1, #2
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 f950 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006bd0:	7ffb      	ldrb	r3, [r7, #31]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2202      	movs	r2, #2
 8006bdc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2202      	movs	r2, #2
 8006be2:	645a      	str	r2, [r3, #68]	@ 0x44
 8006be4:	e004      	b.n	8006bf0 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2210      	movs	r2, #16
 8006bee:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8006bf0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3720      	adds	r7, #32
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b08c      	sub	sp, #48	@ 0x30
 8006bfe:	af02      	add	r7, sp, #8
 8006c00:	60f8      	str	r0, [r7, #12]
 8006c02:	60b9      	str	r1, [r7, #8]
 8006c04:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006c06:	f7fe f8c5 	bl	8004d94 <HAL_GetTick>
 8006c0a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3350      	adds	r3, #80	@ 0x50
 8006c12:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c1a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006c24:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d106      	bne.n	8006c3a <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2208      	movs	r2, #8
 8006c36:	649a      	str	r2, [r3, #72]	@ 0x48
 8006c38:	e07c      	b.n	8006d34 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3e:	2b04      	cmp	r3, #4
 8006c40:	d172      	bne.n	8006d28 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006c6e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c78:	d104      	bne.n	8006c84 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	69ba      	ldr	r2, [r7, #24]
 8006c80:	649a      	str	r2, [r3, #72]	@ 0x48
 8006c82:	e011      	b.n	8006ca8 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d004      	beq.n	8006c9e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	649a      	str	r2, [r3, #72]	@ 0x48
 8006c9c:	e004      	b.n	8006ca8 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	697a      	ldr	r2, [r7, #20]
 8006ca4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	2106      	movs	r1, #6
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f000 f8da 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8006cbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d114      	bne.n	8006cf0 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cca:	69fa      	ldr	r2, [r7, #28]
 8006ccc:	7812      	ldrb	r2, [r2, #0]
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd6:	1c5a      	adds	r2, r3, #1
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce0:	1e5a      	subs	r2, r3, #1
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1dc      	bne.n	8006ca8 <HAL_OSPI_Receive+0xae>
 8006cee:	e000      	b.n	8006cf2 <HAL_OSPI_Receive+0xf8>
          break;
 8006cf0:	bf00      	nop

      if (status == HAL_OK)
 8006cf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d11c      	bne.n	8006d34 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	2201      	movs	r2, #1
 8006d02:	2102      	movs	r1, #2
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f000 f8b1 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8006d10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10d      	bne.n	8006d34 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2202      	movs	r2, #2
 8006d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2202      	movs	r2, #2
 8006d24:	645a      	str	r2, [r3, #68]	@ 0x44
 8006d26:	e005      	b.n	8006d34 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2210      	movs	r2, #16
 8006d32:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8006d34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3728      	adds	r7, #40	@ 0x28
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b08a      	sub	sp, #40	@ 0x28
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006d4c:	f7fe f822 	bl	8004d94 <HAL_GetTick>
 8006d50:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d58:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006d62:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d68:	2b04      	cmp	r3, #4
 8006d6a:	d164      	bne.n	8006e36 <HAL_OSPI_AutoPolling+0xf6>
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d74:	d15f      	bne.n	8006e36 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	2120      	movs	r1, #32
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f000 f873 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006d86:	4603      	mov	r3, r0
 8006d88:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8006d8a:	7ffb      	ldrb	r3, [r7, #31]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d158      	bne.n	8006e42 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	6812      	ldr	r2, [r2, #0]
 8006d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	6852      	ldr	r2, [r2, #4]
 8006da4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	6912      	ldr	r2, [r2, #16]
 8006db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	6899      	ldr	r1, [r3, #8]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	430b      	orrs	r3, r1
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8006dd2:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ddc:	d104      	bne.n	8006de8 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	649a      	str	r2, [r3, #72]	@ 0x48
 8006de6:	e011      	b.n	8006e0c <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006df0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d004      	beq.n	8006e02 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	649a      	str	r2, [r3, #72]	@ 0x48
 8006e00:	e004      	b.n	8006e0c <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	2201      	movs	r2, #1
 8006e14:	2108      	movs	r1, #8
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 f828 	bl	8006e6c <OSPI_WaitFlagStateUntilTimeout>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8006e20:	7ffb      	ldrb	r3, [r7, #31]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10d      	bne.n	8006e42 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2208      	movs	r2, #8
 8006e2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2202      	movs	r2, #2
 8006e32:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006e34:	e005      	b.n	8006e42 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2210      	movs	r2, #16
 8006e3e:	649a      	str	r2, [r3, #72]	@ 0x48
 8006e40:	e000      	b.n	8006e44 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8006e42:	bf00      	nop
  }

  /* Return function status */
  return status;
 8006e44:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3720      	adds	r7, #32
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b083      	sub	sp, #12
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	683a      	ldr	r2, [r7, #0]
 8006e5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	603b      	str	r3, [r7, #0]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006e7c:	e01a      	b.n	8006eb4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e84:	d016      	beq.n	8006eb4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e86:	f7fd ff85 	bl	8004d94 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	69ba      	ldr	r2, [r7, #24]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d302      	bcc.n	8006e9c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10b      	bne.n	8006eb4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ea2:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea8:	f043 0201 	orr.w	r2, r3, #1
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e00e      	b.n	8006ed2 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	6a1a      	ldr	r2, [r3, #32]
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	bf14      	ite	ne
 8006ec2:	2301      	movne	r3, #1
 8006ec4:	2300      	moveq	r3, #0
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	79fb      	ldrb	r3, [r7, #7]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d1d6      	bne.n	8006e7e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b089      	sub	sp, #36	@ 0x24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006ef8:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10a      	bne.n	8006f18 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	685a      	ldr	r2, [r3, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d114      	bne.n	8006f4a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006f28:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006f32:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8006f3c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	e013      	b.n	8006f72 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006f52:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8006f5c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8006f66:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8006f70:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d012      	beq.n	8006fae <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa0:	4319      	orrs	r1, r3
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	431a      	orrs	r2, r3
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f023 021f 	bic.w	r2, r3, #31
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fba:	431a      	orrs	r2, r3
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d009      	beq.n	8006fdc <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d105      	bne.n	8006fdc <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	3a01      	subs	r2, #1
 8006fda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f000 8099 	beq.w	8007118 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d055      	beq.n	800709a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d01e      	beq.n	8007034 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	4b68      	ldr	r3, [pc, #416]	@ (800719c <OSPI_ConfigCmd+0x2c0>)
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	68d1      	ldr	r1, [r2, #12]
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	6952      	ldr	r2, [r2, #20]
 8007006:	4311      	orrs	r1, r2
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	6912      	ldr	r2, [r2, #16]
 800700c:	4311      	orrs	r1, r2
 800700e:	683a      	ldr	r2, [r7, #0]
 8007010:	69d2      	ldr	r2, [r2, #28]
 8007012:	4311      	orrs	r1, r2
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007018:	4311      	orrs	r1, r2
 800701a:	683a      	ldr	r2, [r7, #0]
 800701c:	6a12      	ldr	r2, [r2, #32]
 800701e:	4311      	orrs	r1, r2
 8007020:	683a      	ldr	r2, [r7, #0]
 8007022:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007024:	4311      	orrs	r1, r2
 8007026:	683a      	ldr	r2, [r7, #0]
 8007028:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800702a:	430a      	orrs	r2, r1
 800702c:	431a      	orrs	r2, r3
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	601a      	str	r2, [r3, #0]
 8007032:	e028      	b.n	8007086 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800703c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007040:	683a      	ldr	r2, [r7, #0]
 8007042:	68d1      	ldr	r1, [r2, #12]
 8007044:	683a      	ldr	r2, [r7, #0]
 8007046:	6952      	ldr	r2, [r2, #20]
 8007048:	4311      	orrs	r1, r2
 800704a:	683a      	ldr	r2, [r7, #0]
 800704c:	6912      	ldr	r2, [r2, #16]
 800704e:	4311      	orrs	r1, r2
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	69d2      	ldr	r2, [r2, #28]
 8007054:	4311      	orrs	r1, r2
 8007056:	683a      	ldr	r2, [r7, #0]
 8007058:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800705a:	4311      	orrs	r1, r2
 800705c:	683a      	ldr	r2, [r7, #0]
 800705e:	6a12      	ldr	r2, [r2, #32]
 8007060:	430a      	orrs	r2, r1
 8007062:	431a      	orrs	r2, r3
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800706c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007070:	d109      	bne.n	8007086 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8007076:	2b08      	cmp	r3, #8
 8007078:	d105      	bne.n	8007086 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	689a      	ldr	r2, [r3, #8]
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	6992      	ldr	r2, [r2, #24]
 8007096:	649a      	str	r2, [r3, #72]	@ 0x48
 8007098:	e078      	b.n	800718c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d017      	beq.n	80070d2 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80070aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	68d1      	ldr	r1, [r2, #12]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	6952      	ldr	r2, [r2, #20]
 80070b6:	4311      	orrs	r1, r2
 80070b8:	683a      	ldr	r2, [r7, #0]
 80070ba:	6912      	ldr	r2, [r2, #16]
 80070bc:	4311      	orrs	r1, r2
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80070c2:	4311      	orrs	r1, r2
 80070c4:	683a      	ldr	r2, [r7, #0]
 80070c6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80070c8:	430a      	orrs	r2, r1
 80070ca:	431a      	orrs	r2, r3
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	601a      	str	r2, [r3, #0]
 80070d0:	e01d      	b.n	800710e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	68d9      	ldr	r1, [r3, #12]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	4319      	orrs	r1, r3
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	430b      	orrs	r3, r1
 80070ea:	431a      	orrs	r2, r3
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070f8:	d109      	bne.n	800710e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80070fe:	2b08      	cmp	r3, #8
 8007100:	d105      	bne.n	800710e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	689a      	ldr	r2, [r3, #8]
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	e039      	b.n	800718c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	69db      	ldr	r3, [r3, #28]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d030      	beq.n	8007182 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007124:	2b00      	cmp	r3, #0
 8007126:	d017      	beq.n	8007158 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8007130:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007134:	683a      	ldr	r2, [r7, #0]
 8007136:	69d1      	ldr	r1, [r2, #28]
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800713c:	4311      	orrs	r1, r2
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	6a12      	ldr	r2, [r2, #32]
 8007142:	4311      	orrs	r1, r2
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007148:	4311      	orrs	r1, r2
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800714e:	430a      	orrs	r2, r1
 8007150:	431a      	orrs	r2, r3
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e00e      	b.n	8007176 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	69d9      	ldr	r1, [r3, #28]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007168:	4319      	orrs	r1, r3
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	430b      	orrs	r3, r1
 8007170:	431a      	orrs	r2, r3
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	6992      	ldr	r2, [r2, #24]
 800717e:	649a      	str	r2, [r3, #72]	@ 0x48
 8007180:	e004      	b.n	800718c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2208      	movs	r2, #8
 800718a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800718c:	7ffb      	ldrb	r3, [r7, #31]
}
 800718e:	4618      	mov	r0, r3
 8007190:	3724      	adds	r7, #36	@ 0x24
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	f0ffc0c0 	.word	0xf0ffc0c0

080071a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80071a0:	b480      	push	{r7}
 80071a2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071a4:	4b0d      	ldr	r3, [pc, #52]	@ (80071dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071b0:	d102      	bne.n	80071b8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80071b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071b6:	e00b      	b.n	80071d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80071b8:	4b08      	ldr	r3, [pc, #32]	@ (80071dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80071ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071c6:	d102      	bne.n	80071ce <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80071c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071cc:	e000      	b.n	80071d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80071ce:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	40007000 	.word	0x40007000

080071e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b088      	sub	sp, #32
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d102      	bne.n	80071f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f000 bc08 	b.w	8007a04 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071f4:	4b96      	ldr	r3, [pc, #600]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f003 030c 	and.w	r3, r3, #12
 80071fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071fe:	4b94      	ldr	r3, [pc, #592]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 0310 	and.w	r3, r3, #16
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 80e4 	beq.w	80073de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d007      	beq.n	800722c <HAL_RCC_OscConfig+0x4c>
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	2b0c      	cmp	r3, #12
 8007220:	f040 808b 	bne.w	800733a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2b01      	cmp	r3, #1
 8007228:	f040 8087 	bne.w	800733a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800722c:	4b88      	ldr	r3, [pc, #544]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b00      	cmp	r3, #0
 8007236:	d005      	beq.n	8007244 <HAL_RCC_OscConfig+0x64>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	699b      	ldr	r3, [r3, #24]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e3df      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a1a      	ldr	r2, [r3, #32]
 8007248:	4b81      	ldr	r3, [pc, #516]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b00      	cmp	r3, #0
 8007252:	d004      	beq.n	800725e <HAL_RCC_OscConfig+0x7e>
 8007254:	4b7e      	ldr	r3, [pc, #504]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800725c:	e005      	b.n	800726a <HAL_RCC_OscConfig+0x8a>
 800725e:	4b7c      	ldr	r3, [pc, #496]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007260:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007264:	091b      	lsrs	r3, r3, #4
 8007266:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800726a:	4293      	cmp	r3, r2
 800726c:	d223      	bcs.n	80072b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a1b      	ldr	r3, [r3, #32]
 8007272:	4618      	mov	r0, r3
 8007274:	f000 fdcc 	bl	8007e10 <RCC_SetFlashLatencyFromMSIRange>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e3c0      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007282:	4b73      	ldr	r3, [pc, #460]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a72      	ldr	r2, [pc, #456]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007288:	f043 0308 	orr.w	r3, r3, #8
 800728c:	6013      	str	r3, [r2, #0]
 800728e:	4b70      	ldr	r3, [pc, #448]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	496d      	ldr	r1, [pc, #436]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800729c:	4313      	orrs	r3, r2
 800729e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072a0:	4b6b      	ldr	r3, [pc, #428]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	021b      	lsls	r3, r3, #8
 80072ae:	4968      	ldr	r1, [pc, #416]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	604b      	str	r3, [r1, #4]
 80072b4:	e025      	b.n	8007302 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072b6:	4b66      	ldr	r3, [pc, #408]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a65      	ldr	r2, [pc, #404]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072bc:	f043 0308 	orr.w	r3, r3, #8
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	4b63      	ldr	r3, [pc, #396]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	4960      	ldr	r1, [pc, #384]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072d0:	4313      	orrs	r3, r2
 80072d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072d4:	4b5e      	ldr	r3, [pc, #376]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	69db      	ldr	r3, [r3, #28]
 80072e0:	021b      	lsls	r3, r3, #8
 80072e2:	495b      	ldr	r1, [pc, #364]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d109      	bne.n	8007302 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fd8c 	bl	8007e10 <RCC_SetFlashLatencyFromMSIRange>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d001      	beq.n	8007302 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e380      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007302:	f000 fcc1 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 8007306:	4602      	mov	r2, r0
 8007308:	4b51      	ldr	r3, [pc, #324]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	091b      	lsrs	r3, r3, #4
 800730e:	f003 030f 	and.w	r3, r3, #15
 8007312:	4950      	ldr	r1, [pc, #320]	@ (8007454 <HAL_RCC_OscConfig+0x274>)
 8007314:	5ccb      	ldrb	r3, [r1, r3]
 8007316:	f003 031f 	and.w	r3, r3, #31
 800731a:	fa22 f303 	lsr.w	r3, r2, r3
 800731e:	4a4e      	ldr	r2, [pc, #312]	@ (8007458 <HAL_RCC_OscConfig+0x278>)
 8007320:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007322:	4b4e      	ldr	r3, [pc, #312]	@ (800745c <HAL_RCC_OscConfig+0x27c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4618      	mov	r0, r3
 8007328:	f7fd fce4 	bl	8004cf4 <HAL_InitTick>
 800732c:	4603      	mov	r3, r0
 800732e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007330:	7bfb      	ldrb	r3, [r7, #15]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d052      	beq.n	80073dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007336:	7bfb      	ldrb	r3, [r7, #15]
 8007338:	e364      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d032      	beq.n	80073a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007342:	4b43      	ldr	r3, [pc, #268]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a42      	ldr	r2, [pc, #264]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007348:	f043 0301 	orr.w	r3, r3, #1
 800734c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800734e:	f7fd fd21 	bl	8004d94 <HAL_GetTick>
 8007352:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007354:	e008      	b.n	8007368 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007356:	f7fd fd1d 	bl	8004d94 <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b02      	cmp	r3, #2
 8007362:	d901      	bls.n	8007368 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e34d      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007368:	4b39      	ldr	r3, [pc, #228]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0f0      	beq.n	8007356 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007374:	4b36      	ldr	r3, [pc, #216]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a35      	ldr	r2, [pc, #212]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800737a:	f043 0308 	orr.w	r3, r3, #8
 800737e:	6013      	str	r3, [r2, #0]
 8007380:	4b33      	ldr	r3, [pc, #204]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	4930      	ldr	r1, [pc, #192]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800738e:	4313      	orrs	r3, r2
 8007390:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007392:	4b2f      	ldr	r3, [pc, #188]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	021b      	lsls	r3, r3, #8
 80073a0:	492b      	ldr	r1, [pc, #172]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	604b      	str	r3, [r1, #4]
 80073a6:	e01a      	b.n	80073de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80073a8:	4b29      	ldr	r3, [pc, #164]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a28      	ldr	r2, [pc, #160]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80073ae:	f023 0301 	bic.w	r3, r3, #1
 80073b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80073b4:	f7fd fcee 	bl	8004d94 <HAL_GetTick>
 80073b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80073ba:	e008      	b.n	80073ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073bc:	f7fd fcea 	bl	8004d94 <HAL_GetTick>
 80073c0:	4602      	mov	r2, r0
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	1ad3      	subs	r3, r2, r3
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d901      	bls.n	80073ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80073ca:	2303      	movs	r3, #3
 80073cc:	e31a      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80073ce:	4b20      	ldr	r3, [pc, #128]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0302 	and.w	r3, r3, #2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1f0      	bne.n	80073bc <HAL_RCC_OscConfig+0x1dc>
 80073da:	e000      	b.n	80073de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80073dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d073      	beq.n	80074d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	d005      	beq.n	80073fc <HAL_RCC_OscConfig+0x21c>
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	2b0c      	cmp	r3, #12
 80073f4:	d10e      	bne.n	8007414 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d10b      	bne.n	8007414 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073fc:	4b14      	ldr	r3, [pc, #80]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007404:	2b00      	cmp	r3, #0
 8007406:	d063      	beq.n	80074d0 <HAL_RCC_OscConfig+0x2f0>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d15f      	bne.n	80074d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e2f7      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800741c:	d106      	bne.n	800742c <HAL_RCC_OscConfig+0x24c>
 800741e:	4b0c      	ldr	r3, [pc, #48]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a0b      	ldr	r2, [pc, #44]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	e025      	b.n	8007478 <HAL_RCC_OscConfig+0x298>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007434:	d114      	bne.n	8007460 <HAL_RCC_OscConfig+0x280>
 8007436:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a05      	ldr	r2, [pc, #20]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 800743c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	4b03      	ldr	r3, [pc, #12]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a02      	ldr	r2, [pc, #8]	@ (8007450 <HAL_RCC_OscConfig+0x270>)
 8007448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	e013      	b.n	8007478 <HAL_RCC_OscConfig+0x298>
 8007450:	40021000 	.word	0x40021000
 8007454:	08029b7c 	.word	0x08029b7c
 8007458:	20000004 	.word	0x20000004
 800745c:	20000034 	.word	0x20000034
 8007460:	4ba0      	ldr	r3, [pc, #640]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a9f      	ldr	r2, [pc, #636]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800746a:	6013      	str	r3, [r2, #0]
 800746c:	4b9d      	ldr	r3, [pc, #628]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a9c      	ldr	r2, [pc, #624]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d013      	beq.n	80074a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007480:	f7fd fc88 	bl	8004d94 <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007488:	f7fd fc84 	bl	8004d94 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b64      	cmp	r3, #100	@ 0x64
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e2b4      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800749a:	4b92      	ldr	r3, [pc, #584]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCC_OscConfig+0x2a8>
 80074a6:	e014      	b.n	80074d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a8:	f7fd fc74 	bl	8004d94 <HAL_GetTick>
 80074ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074ae:	e008      	b.n	80074c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074b0:	f7fd fc70 	bl	8004d94 <HAL_GetTick>
 80074b4:	4602      	mov	r2, r0
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	2b64      	cmp	r3, #100	@ 0x64
 80074bc:	d901      	bls.n	80074c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e2a0      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074c2:	4b88      	ldr	r3, [pc, #544]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1f0      	bne.n	80074b0 <HAL_RCC_OscConfig+0x2d0>
 80074ce:	e000      	b.n	80074d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d060      	beq.n	80075a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	2b04      	cmp	r3, #4
 80074e2:	d005      	beq.n	80074f0 <HAL_RCC_OscConfig+0x310>
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	2b0c      	cmp	r3, #12
 80074e8:	d119      	bne.n	800751e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d116      	bne.n	800751e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074f0:	4b7c      	ldr	r3, [pc, #496]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d005      	beq.n	8007508 <HAL_RCC_OscConfig+0x328>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e27d      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007508:	4b76      	ldr	r3, [pc, #472]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	691b      	ldr	r3, [r3, #16]
 8007514:	061b      	lsls	r3, r3, #24
 8007516:	4973      	ldr	r1, [pc, #460]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007518:	4313      	orrs	r3, r2
 800751a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800751c:	e040      	b.n	80075a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d023      	beq.n	800756e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007526:	4b6f      	ldr	r3, [pc, #444]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a6e      	ldr	r2, [pc, #440]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800752c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007530:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007532:	f7fd fc2f 	bl	8004d94 <HAL_GetTick>
 8007536:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007538:	e008      	b.n	800754c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800753a:	f7fd fc2b 	bl	8004d94 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b02      	cmp	r3, #2
 8007546:	d901      	bls.n	800754c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e25b      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800754c:	4b65      	ldr	r3, [pc, #404]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007554:	2b00      	cmp	r3, #0
 8007556:	d0f0      	beq.n	800753a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007558:	4b62      	ldr	r3, [pc, #392]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	061b      	lsls	r3, r3, #24
 8007566:	495f      	ldr	r1, [pc, #380]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007568:	4313      	orrs	r3, r2
 800756a:	604b      	str	r3, [r1, #4]
 800756c:	e018      	b.n	80075a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800756e:	4b5d      	ldr	r3, [pc, #372]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a5c      	ldr	r2, [pc, #368]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007578:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800757a:	f7fd fc0b 	bl	8004d94 <HAL_GetTick>
 800757e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007580:	e008      	b.n	8007594 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007582:	f7fd fc07 	bl	8004d94 <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	2b02      	cmp	r3, #2
 800758e:	d901      	bls.n	8007594 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007590:	2303      	movs	r3, #3
 8007592:	e237      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007594:	4b53      	ldr	r3, [pc, #332]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1f0      	bne.n	8007582 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0308 	and.w	r3, r3, #8
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d03c      	beq.n	8007626 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	695b      	ldr	r3, [r3, #20]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01c      	beq.n	80075ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075b4:	4b4b      	ldr	r3, [pc, #300]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80075b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ba:	4a4a      	ldr	r2, [pc, #296]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80075bc:	f043 0301 	orr.w	r3, r3, #1
 80075c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075c4:	f7fd fbe6 	bl	8004d94 <HAL_GetTick>
 80075c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80075ca:	e008      	b.n	80075de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075cc:	f7fd fbe2 	bl	8004d94 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d901      	bls.n	80075de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e212      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80075de:	4b41      	ldr	r3, [pc, #260]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80075e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075e4:	f003 0302 	and.w	r3, r3, #2
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d0ef      	beq.n	80075cc <HAL_RCC_OscConfig+0x3ec>
 80075ec:	e01b      	b.n	8007626 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075ee:	4b3d      	ldr	r3, [pc, #244]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80075f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075f4:	4a3b      	ldr	r2, [pc, #236]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fd fbc9 	bl	8004d94 <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007604:	e008      	b.n	8007618 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007606:	f7fd fbc5 	bl	8004d94 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	d901      	bls.n	8007618 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	e1f5      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007618:	4b32      	ldr	r3, [pc, #200]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800761a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800761e:	f003 0302 	and.w	r3, r3, #2
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1ef      	bne.n	8007606 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 0304 	and.w	r3, r3, #4
 800762e:	2b00      	cmp	r3, #0
 8007630:	f000 80a6 	beq.w	8007780 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007634:	2300      	movs	r3, #0
 8007636:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007638:	4b2a      	ldr	r3, [pc, #168]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800763a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800763c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10d      	bne.n	8007660 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007644:	4b27      	ldr	r3, [pc, #156]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007648:	4a26      	ldr	r2, [pc, #152]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 800764a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800764e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007650:	4b24      	ldr	r3, [pc, #144]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 8007652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007658:	60bb      	str	r3, [r7, #8]
 800765a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800765c:	2301      	movs	r3, #1
 800765e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007660:	4b21      	ldr	r3, [pc, #132]	@ (80076e8 <HAL_RCC_OscConfig+0x508>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007668:	2b00      	cmp	r3, #0
 800766a:	d118      	bne.n	800769e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800766c:	4b1e      	ldr	r3, [pc, #120]	@ (80076e8 <HAL_RCC_OscConfig+0x508>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <HAL_RCC_OscConfig+0x508>)
 8007672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007676:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007678:	f7fd fb8c 	bl	8004d94 <HAL_GetTick>
 800767c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800767e:	e008      	b.n	8007692 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007680:	f7fd fb88 	bl	8004d94 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	2b02      	cmp	r3, #2
 800768c:	d901      	bls.n	8007692 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e1b8      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007692:	4b15      	ldr	r3, [pc, #84]	@ (80076e8 <HAL_RCC_OscConfig+0x508>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800769a:	2b00      	cmp	r3, #0
 800769c:	d0f0      	beq.n	8007680 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d108      	bne.n	80076b8 <HAL_RCC_OscConfig+0x4d8>
 80076a6:	4b0f      	ldr	r3, [pc, #60]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ac:	4a0d      	ldr	r2, [pc, #52]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076ae:	f043 0301 	orr.w	r3, r3, #1
 80076b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076b6:	e029      	b.n	800770c <HAL_RCC_OscConfig+0x52c>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	2b05      	cmp	r3, #5
 80076be:	d115      	bne.n	80076ec <HAL_RCC_OscConfig+0x50c>
 80076c0:	4b08      	ldr	r3, [pc, #32]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c6:	4a07      	ldr	r2, [pc, #28]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076c8:	f043 0304 	orr.w	r3, r3, #4
 80076cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076d0:	4b04      	ldr	r3, [pc, #16]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d6:	4a03      	ldr	r2, [pc, #12]	@ (80076e4 <HAL_RCC_OscConfig+0x504>)
 80076d8:	f043 0301 	orr.w	r3, r3, #1
 80076dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076e0:	e014      	b.n	800770c <HAL_RCC_OscConfig+0x52c>
 80076e2:	bf00      	nop
 80076e4:	40021000 	.word	0x40021000
 80076e8:	40007000 	.word	0x40007000
 80076ec:	4b9d      	ldr	r3, [pc, #628]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80076ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076f2:	4a9c      	ldr	r2, [pc, #624]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80076f4:	f023 0301 	bic.w	r3, r3, #1
 80076f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076fc:	4b99      	ldr	r3, [pc, #612]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80076fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007702:	4a98      	ldr	r2, [pc, #608]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007704:	f023 0304 	bic.w	r3, r3, #4
 8007708:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d016      	beq.n	8007742 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007714:	f7fd fb3e 	bl	8004d94 <HAL_GetTick>
 8007718:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800771a:	e00a      	b.n	8007732 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800771c:	f7fd fb3a 	bl	8004d94 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800772a:	4293      	cmp	r3, r2
 800772c:	d901      	bls.n	8007732 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e168      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007732:	4b8c      	ldr	r3, [pc, #560]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007738:	f003 0302 	and.w	r3, r3, #2
 800773c:	2b00      	cmp	r3, #0
 800773e:	d0ed      	beq.n	800771c <HAL_RCC_OscConfig+0x53c>
 8007740:	e015      	b.n	800776e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007742:	f7fd fb27 	bl	8004d94 <HAL_GetTick>
 8007746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007748:	e00a      	b.n	8007760 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800774a:	f7fd fb23 	bl	8004d94 <HAL_GetTick>
 800774e:	4602      	mov	r2, r0
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	1ad3      	subs	r3, r2, r3
 8007754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007758:	4293      	cmp	r3, r2
 800775a:	d901      	bls.n	8007760 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e151      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007760:	4b80      	ldr	r3, [pc, #512]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1ed      	bne.n	800774a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800776e:	7ffb      	ldrb	r3, [r7, #31]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d105      	bne.n	8007780 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007774:	4b7b      	ldr	r3, [pc, #492]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007778:	4a7a      	ldr	r2, [pc, #488]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800777a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800777e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0320 	and.w	r3, r3, #32
 8007788:	2b00      	cmp	r3, #0
 800778a:	d03c      	beq.n	8007806 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007790:	2b00      	cmp	r3, #0
 8007792:	d01c      	beq.n	80077ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007794:	4b73      	ldr	r3, [pc, #460]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007796:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800779a:	4a72      	ldr	r2, [pc, #456]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800779c:	f043 0301 	orr.w	r3, r3, #1
 80077a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077a4:	f7fd faf6 	bl	8004d94 <HAL_GetTick>
 80077a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80077aa:	e008      	b.n	80077be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077ac:	f7fd faf2 	bl	8004d94 <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d901      	bls.n	80077be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e122      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80077be:	4b69      	ldr	r3, [pc, #420]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80077c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077c4:	f003 0302 	and.w	r3, r3, #2
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0ef      	beq.n	80077ac <HAL_RCC_OscConfig+0x5cc>
 80077cc:	e01b      	b.n	8007806 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80077ce:	4b65      	ldr	r3, [pc, #404]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80077d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077d4:	4a63      	ldr	r2, [pc, #396]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80077d6:	f023 0301 	bic.w	r3, r3, #1
 80077da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077de:	f7fd fad9 	bl	8004d94 <HAL_GetTick>
 80077e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80077e4:	e008      	b.n	80077f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077e6:	f7fd fad5 	bl	8004d94 <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d901      	bls.n	80077f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80077f4:	2303      	movs	r3, #3
 80077f6:	e105      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80077f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80077fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1ef      	bne.n	80077e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 80f9 	beq.w	8007a02 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007814:	2b02      	cmp	r3, #2
 8007816:	f040 80cf 	bne.w	80079b8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800781a:	4b52      	ldr	r3, [pc, #328]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f003 0203 	and.w	r2, r3, #3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782a:	429a      	cmp	r2, r3
 800782c:	d12c      	bne.n	8007888 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007838:	3b01      	subs	r3, #1
 800783a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800783c:	429a      	cmp	r2, r3
 800783e:	d123      	bne.n	8007888 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800784a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800784c:	429a      	cmp	r2, r3
 800784e:	d11b      	bne.n	8007888 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800785c:	429a      	cmp	r2, r3
 800785e:	d113      	bne.n	8007888 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800786a:	085b      	lsrs	r3, r3, #1
 800786c:	3b01      	subs	r3, #1
 800786e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007870:	429a      	cmp	r2, r3
 8007872:	d109      	bne.n	8007888 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787e:	085b      	lsrs	r3, r3, #1
 8007880:	3b01      	subs	r3, #1
 8007882:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007884:	429a      	cmp	r2, r3
 8007886:	d071      	beq.n	800796c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	2b0c      	cmp	r3, #12
 800788c:	d068      	beq.n	8007960 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800788e:	4b35      	ldr	r3, [pc, #212]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d105      	bne.n	80078a6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800789a:	4b32      	ldr	r3, [pc, #200]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e0ac      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80078aa:	4b2e      	ldr	r3, [pc, #184]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a2d      	ldr	r2, [pc, #180]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80078b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078b4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80078b6:	f7fd fa6d 	bl	8004d94 <HAL_GetTick>
 80078ba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078bc:	e008      	b.n	80078d0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078be:	f7fd fa69 	bl	8004d94 <HAL_GetTick>
 80078c2:	4602      	mov	r2, r0
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	1ad3      	subs	r3, r2, r3
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d901      	bls.n	80078d0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80078cc:	2303      	movs	r3, #3
 80078ce:	e099      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078d0:	4b24      	ldr	r3, [pc, #144]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1f0      	bne.n	80078be <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078dc:	4b21      	ldr	r3, [pc, #132]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	4b21      	ldr	r3, [pc, #132]	@ (8007968 <HAL_RCC_OscConfig+0x788>)
 80078e2:	4013      	ands	r3, r2
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80078ec:	3a01      	subs	r2, #1
 80078ee:	0112      	lsls	r2, r2, #4
 80078f0:	4311      	orrs	r1, r2
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80078f6:	0212      	lsls	r2, r2, #8
 80078f8:	4311      	orrs	r1, r2
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80078fe:	0852      	lsrs	r2, r2, #1
 8007900:	3a01      	subs	r2, #1
 8007902:	0552      	lsls	r2, r2, #21
 8007904:	4311      	orrs	r1, r2
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800790a:	0852      	lsrs	r2, r2, #1
 800790c:	3a01      	subs	r2, #1
 800790e:	0652      	lsls	r2, r2, #25
 8007910:	4311      	orrs	r1, r2
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007916:	06d2      	lsls	r2, r2, #27
 8007918:	430a      	orrs	r2, r1
 800791a:	4912      	ldr	r1, [pc, #72]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800791c:	4313      	orrs	r3, r2
 800791e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007920:	4b10      	ldr	r3, [pc, #64]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a0f      	ldr	r2, [pc, #60]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800792a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800792c:	4b0d      	ldr	r3, [pc, #52]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	4a0c      	ldr	r2, [pc, #48]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007936:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007938:	f7fd fa2c 	bl	8004d94 <HAL_GetTick>
 800793c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800793e:	e008      	b.n	8007952 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007940:	f7fd fa28 	bl	8004d94 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	2b02      	cmp	r3, #2
 800794c:	d901      	bls.n	8007952 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e058      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007952:	4b04      	ldr	r3, [pc, #16]	@ (8007964 <HAL_RCC_OscConfig+0x784>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d0f0      	beq.n	8007940 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800795e:	e050      	b.n	8007a02 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e04f      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
 8007964:	40021000 	.word	0x40021000
 8007968:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800796c:	4b27      	ldr	r3, [pc, #156]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d144      	bne.n	8007a02 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007978:	4b24      	ldr	r3, [pc, #144]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a23      	ldr	r2, [pc, #140]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 800797e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007982:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007984:	4b21      	ldr	r3, [pc, #132]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	4a20      	ldr	r2, [pc, #128]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 800798a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800798e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007990:	f7fd fa00 	bl	8004d94 <HAL_GetTick>
 8007994:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007996:	e008      	b.n	80079aa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007998:	f7fd f9fc 	bl	8004d94 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d901      	bls.n	80079aa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e02c      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079aa:	4b18      	ldr	r3, [pc, #96]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d0f0      	beq.n	8007998 <HAL_RCC_OscConfig+0x7b8>
 80079b6:	e024      	b.n	8007a02 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	2b0c      	cmp	r3, #12
 80079bc:	d01f      	beq.n	80079fe <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079be:	4b13      	ldr	r3, [pc, #76]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a12      	ldr	r2, [pc, #72]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ca:	f7fd f9e3 	bl	8004d94 <HAL_GetTick>
 80079ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079d0:	e008      	b.n	80079e4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079d2:	f7fd f9df 	bl	8004d94 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d901      	bls.n	80079e4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e00f      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079e4:	4b09      	ldr	r3, [pc, #36]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1f0      	bne.n	80079d2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80079f0:	4b06      	ldr	r3, [pc, #24]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079f2:	68da      	ldr	r2, [r3, #12]
 80079f4:	4905      	ldr	r1, [pc, #20]	@ (8007a0c <HAL_RCC_OscConfig+0x82c>)
 80079f6:	4b06      	ldr	r3, [pc, #24]	@ (8007a10 <HAL_RCC_OscConfig+0x830>)
 80079f8:	4013      	ands	r3, r2
 80079fa:	60cb      	str	r3, [r1, #12]
 80079fc:	e001      	b.n	8007a02 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e000      	b.n	8007a04 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3720      	adds	r7, #32
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	40021000 	.word	0x40021000
 8007a10:	feeefffc 	.word	0xfeeefffc

08007a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e11d      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a2c:	4b90      	ldr	r3, [pc, #576]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 030f 	and.w	r3, r3, #15
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d910      	bls.n	8007a5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a3a:	4b8d      	ldr	r3, [pc, #564]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f023 020f 	bic.w	r2, r3, #15
 8007a42:	498b      	ldr	r1, [pc, #556]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4a:	4b89      	ldr	r3, [pc, #548]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 030f 	and.w	r3, r3, #15
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d001      	beq.n	8007a5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e105      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0302 	and.w	r3, r3, #2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d010      	beq.n	8007a8a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689a      	ldr	r2, [r3, #8]
 8007a6c:	4b81      	ldr	r3, [pc, #516]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d908      	bls.n	8007a8a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a78:	4b7e      	ldr	r3, [pc, #504]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	497b      	ldr	r1, [pc, #492]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d079      	beq.n	8007b8a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d11e      	bne.n	8007adc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a9e:	4b75      	ldr	r3, [pc, #468]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e0dc      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007aae:	f000 fa09 	bl	8007ec4 <RCC_GetSysClockFreqFromPLLSource>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	4a70      	ldr	r2, [pc, #448]	@ (8007c78 <HAL_RCC_ClockConfig+0x264>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d946      	bls.n	8007b48 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007aba:	4b6e      	ldr	r3, [pc, #440]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d140      	bne.n	8007b48 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007ac6:	4b6b      	ldr	r3, [pc, #428]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ace:	4a69      	ldr	r2, [pc, #420]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ad4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007ad6:	2380      	movs	r3, #128	@ 0x80
 8007ad8:	617b      	str	r3, [r7, #20]
 8007ada:	e035      	b.n	8007b48 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	2b02      	cmp	r3, #2
 8007ae2:	d107      	bne.n	8007af4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ae4:	4b63      	ldr	r3, [pc, #396]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d115      	bne.n	8007b1c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e0b9      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d107      	bne.n	8007b0c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007afc:	4b5d      	ldr	r3, [pc, #372]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d109      	bne.n	8007b1c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e0ad      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b0c:	4b59      	ldr	r3, [pc, #356]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e0a5      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007b1c:	f000 f8b4 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 8007b20:	4603      	mov	r3, r0
 8007b22:	4a55      	ldr	r2, [pc, #340]	@ (8007c78 <HAL_RCC_ClockConfig+0x264>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d90f      	bls.n	8007b48 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007b28:	4b52      	ldr	r3, [pc, #328]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d109      	bne.n	8007b48 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007b34:	4b4f      	ldr	r3, [pc, #316]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b3c:	4a4d      	ldr	r2, [pc, #308]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b42:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007b44:	2380      	movs	r3, #128	@ 0x80
 8007b46:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b48:	4b4a      	ldr	r3, [pc, #296]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f023 0203 	bic.w	r2, r3, #3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	4947      	ldr	r1, [pc, #284]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b5a:	f7fd f91b 	bl	8004d94 <HAL_GetTick>
 8007b5e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b60:	e00a      	b.n	8007b78 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b62:	f7fd f917 	bl	8004d94 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d901      	bls.n	8007b78 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e077      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b78:	4b3e      	ldr	r3, [pc, #248]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 020c 	and.w	r2, r3, #12
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d1eb      	bne.n	8007b62 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b80      	cmp	r3, #128	@ 0x80
 8007b8e:	d105      	bne.n	8007b9c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007b90:	4b38      	ldr	r3, [pc, #224]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	4a37      	ldr	r2, [pc, #220]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b9a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0302 	and.w	r3, r3, #2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d010      	beq.n	8007bca <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	689a      	ldr	r2, [r3, #8]
 8007bac:	4b31      	ldr	r3, [pc, #196]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d208      	bcs.n	8007bca <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	492b      	ldr	r1, [pc, #172]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007bca:	4b29      	ldr	r3, [pc, #164]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 030f 	and.w	r3, r3, #15
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d210      	bcs.n	8007bfa <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bd8:	4b25      	ldr	r3, [pc, #148]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f023 020f 	bic.w	r2, r3, #15
 8007be0:	4923      	ldr	r1, [pc, #140]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007be8:	4b21      	ldr	r3, [pc, #132]	@ (8007c70 <HAL_RCC_ClockConfig+0x25c>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 030f 	and.w	r3, r3, #15
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d001      	beq.n	8007bfa <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e036      	b.n	8007c68 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0304 	and.w	r3, r3, #4
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d008      	beq.n	8007c18 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c06:	4b1b      	ldr	r3, [pc, #108]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	4918      	ldr	r1, [pc, #96]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0308 	and.w	r3, r3, #8
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d009      	beq.n	8007c38 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c24:	4b13      	ldr	r3, [pc, #76]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	00db      	lsls	r3, r3, #3
 8007c32:	4910      	ldr	r1, [pc, #64]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007c34:	4313      	orrs	r3, r2
 8007c36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007c38:	f000 f826 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c74 <HAL_RCC_ClockConfig+0x260>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	091b      	lsrs	r3, r3, #4
 8007c44:	f003 030f 	and.w	r3, r3, #15
 8007c48:	490c      	ldr	r1, [pc, #48]	@ (8007c7c <HAL_RCC_ClockConfig+0x268>)
 8007c4a:	5ccb      	ldrb	r3, [r1, r3]
 8007c4c:	f003 031f 	and.w	r3, r3, #31
 8007c50:	fa22 f303 	lsr.w	r3, r2, r3
 8007c54:	4a0a      	ldr	r2, [pc, #40]	@ (8007c80 <HAL_RCC_ClockConfig+0x26c>)
 8007c56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007c58:	4b0a      	ldr	r3, [pc, #40]	@ (8007c84 <HAL_RCC_ClockConfig+0x270>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7fd f849 	bl	8004cf4 <HAL_InitTick>
 8007c62:	4603      	mov	r3, r0
 8007c64:	73fb      	strb	r3, [r7, #15]

  return status;
 8007c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3718      	adds	r7, #24
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	40022000 	.word	0x40022000
 8007c74:	40021000 	.word	0x40021000
 8007c78:	04c4b400 	.word	0x04c4b400
 8007c7c:	08029b7c 	.word	0x08029b7c
 8007c80:	20000004 	.word	0x20000004
 8007c84:	20000034 	.word	0x20000034

08007c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b089      	sub	sp, #36	@ 0x24
 8007c8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	61fb      	str	r3, [r7, #28]
 8007c92:	2300      	movs	r3, #0
 8007c94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c96:	4b3e      	ldr	r3, [pc, #248]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f003 030c 	and.w	r3, r3, #12
 8007c9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	f003 0303 	and.w	r3, r3, #3
 8007ca8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d005      	beq.n	8007cbc <HAL_RCC_GetSysClockFreq+0x34>
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	2b0c      	cmp	r3, #12
 8007cb4:	d121      	bne.n	8007cfa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d11e      	bne.n	8007cfa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007cbc:	4b34      	ldr	r3, [pc, #208]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0308 	and.w	r3, r3, #8
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d107      	bne.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007cc8:	4b31      	ldr	r3, [pc, #196]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cce:	0a1b      	lsrs	r3, r3, #8
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	61fb      	str	r3, [r7, #28]
 8007cd6:	e005      	b.n	8007ce4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	091b      	lsrs	r3, r3, #4
 8007cde:	f003 030f 	and.w	r3, r3, #15
 8007ce2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007ce4:	4a2b      	ldr	r2, [pc, #172]	@ (8007d94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007ce6:	69fb      	ldr	r3, [r7, #28]
 8007ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10d      	bne.n	8007d10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007cf8:	e00a      	b.n	8007d10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d102      	bne.n	8007d06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007d00:	4b25      	ldr	r3, [pc, #148]	@ (8007d98 <HAL_RCC_GetSysClockFreq+0x110>)
 8007d02:	61bb      	str	r3, [r7, #24]
 8007d04:	e004      	b.n	8007d10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d101      	bne.n	8007d10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007d0c:	4b23      	ldr	r3, [pc, #140]	@ (8007d9c <HAL_RCC_GetSysClockFreq+0x114>)
 8007d0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	2b0c      	cmp	r3, #12
 8007d14:	d134      	bne.n	8007d80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d16:	4b1e      	ldr	r3, [pc, #120]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	f003 0303 	and.w	r3, r3, #3
 8007d1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	d003      	beq.n	8007d2e <HAL_RCC_GetSysClockFreq+0xa6>
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2b03      	cmp	r3, #3
 8007d2a:	d003      	beq.n	8007d34 <HAL_RCC_GetSysClockFreq+0xac>
 8007d2c:	e005      	b.n	8007d3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8007d98 <HAL_RCC_GetSysClockFreq+0x110>)
 8007d30:	617b      	str	r3, [r7, #20]
      break;
 8007d32:	e005      	b.n	8007d40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007d34:	4b19      	ldr	r3, [pc, #100]	@ (8007d9c <HAL_RCC_GetSysClockFreq+0x114>)
 8007d36:	617b      	str	r3, [r7, #20]
      break;
 8007d38:	e002      	b.n	8007d40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	617b      	str	r3, [r7, #20]
      break;
 8007d3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d40:	4b13      	ldr	r3, [pc, #76]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	091b      	lsrs	r3, r3, #4
 8007d46:	f003 030f 	and.w	r3, r3, #15
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007d4e:	4b10      	ldr	r3, [pc, #64]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	0a1b      	lsrs	r3, r3, #8
 8007d54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	fb03 f202 	mul.w	r2, r3, r2
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007d66:	4b0a      	ldr	r3, [pc, #40]	@ (8007d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	0e5b      	lsrs	r3, r3, #25
 8007d6c:	f003 0303 	and.w	r3, r3, #3
 8007d70:	3301      	adds	r3, #1
 8007d72:	005b      	lsls	r3, r3, #1
 8007d74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007d80:	69bb      	ldr	r3, [r7, #24]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3724      	adds	r7, #36	@ 0x24
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	40021000 	.word	0x40021000
 8007d94:	08029b94 	.word	0x08029b94
 8007d98:	00f42400 	.word	0x00f42400
 8007d9c:	007a1200 	.word	0x007a1200

08007da0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007da0:	b480      	push	{r7}
 8007da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007da4:	4b03      	ldr	r3, [pc, #12]	@ (8007db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007da6:	681b      	ldr	r3, [r3, #0]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	20000004 	.word	0x20000004

08007db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007dbc:	f7ff fff0 	bl	8007da0 <HAL_RCC_GetHCLKFreq>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	4b06      	ldr	r3, [pc, #24]	@ (8007ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	0a1b      	lsrs	r3, r3, #8
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	4904      	ldr	r1, [pc, #16]	@ (8007de0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007dce:	5ccb      	ldrb	r3, [r1, r3]
 8007dd0:	f003 031f 	and.w	r3, r3, #31
 8007dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	08029b8c 	.word	0x08029b8c

08007de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007de8:	f7ff ffda 	bl	8007da0 <HAL_RCC_GetHCLKFreq>
 8007dec:	4602      	mov	r2, r0
 8007dee:	4b06      	ldr	r3, [pc, #24]	@ (8007e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	0adb      	lsrs	r3, r3, #11
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	4904      	ldr	r1, [pc, #16]	@ (8007e0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007dfa:	5ccb      	ldrb	r3, [r1, r3]
 8007dfc:	f003 031f 	and.w	r3, r3, #31
 8007e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	40021000 	.word	0x40021000
 8007e0c:	08029b8c 	.word	0x08029b8c

08007e10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007e18:	2300      	movs	r3, #0
 8007e1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007e1c:	4b27      	ldr	r3, [pc, #156]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d003      	beq.n	8007e30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007e28:	f7ff f9ba 	bl	80071a0 <HAL_PWREx_GetVoltageRange>
 8007e2c:	6178      	str	r0, [r7, #20]
 8007e2e:	e014      	b.n	8007e5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e30:	4b22      	ldr	r3, [pc, #136]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e34:	4a21      	ldr	r2, [pc, #132]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e44:	60fb      	str	r3, [r7, #12]
 8007e46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007e48:	f7ff f9aa 	bl	80071a0 <HAL_PWREx_GetVoltageRange>
 8007e4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e52:	4a1a      	ldr	r2, [pc, #104]	@ (8007ebc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007e54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e58:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e60:	d10b      	bne.n	8007e7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2b80      	cmp	r3, #128	@ 0x80
 8007e66:	d913      	bls.n	8007e90 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2ba0      	cmp	r3, #160	@ 0xa0
 8007e6c:	d902      	bls.n	8007e74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007e6e:	2302      	movs	r3, #2
 8007e70:	613b      	str	r3, [r7, #16]
 8007e72:	e00d      	b.n	8007e90 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007e74:	2301      	movs	r3, #1
 8007e76:	613b      	str	r3, [r7, #16]
 8007e78:	e00a      	b.n	8007e90 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e7e:	d902      	bls.n	8007e86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8007e80:	2302      	movs	r3, #2
 8007e82:	613b      	str	r3, [r7, #16]
 8007e84:	e004      	b.n	8007e90 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2b70      	cmp	r3, #112	@ 0x70
 8007e8a:	d101      	bne.n	8007e90 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007e90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f023 020f 	bic.w	r2, r3, #15
 8007e98:	4909      	ldr	r1, [pc, #36]	@ (8007ec0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007ea0:	4b07      	ldr	r3, [pc, #28]	@ (8007ec0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	693a      	ldr	r2, [r7, #16]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d001      	beq.n	8007eb2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e000      	b.n	8007eb4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	40021000 	.word	0x40021000
 8007ec0:	40022000 	.word	0x40022000

08007ec4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b087      	sub	sp, #28
 8007ec8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007eca:	4b2d      	ldr	r3, [pc, #180]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	f003 0303 	and.w	r3, r3, #3
 8007ed2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d00b      	beq.n	8007ef2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d825      	bhi.n	8007f2c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d008      	beq.n	8007ef8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d11f      	bne.n	8007f2c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007eec:	4b25      	ldr	r3, [pc, #148]	@ (8007f84 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007eee:	613b      	str	r3, [r7, #16]
    break;
 8007ef0:	e01f      	b.n	8007f32 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007ef2:	4b25      	ldr	r3, [pc, #148]	@ (8007f88 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007ef4:	613b      	str	r3, [r7, #16]
    break;
 8007ef6:	e01c      	b.n	8007f32 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007ef8:	4b21      	ldr	r3, [pc, #132]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d107      	bne.n	8007f14 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007f04:	4b1e      	ldr	r3, [pc, #120]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f0a:	0a1b      	lsrs	r3, r3, #8
 8007f0c:	f003 030f 	and.w	r3, r3, #15
 8007f10:	617b      	str	r3, [r7, #20]
 8007f12:	e005      	b.n	8007f20 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007f14:	4b1a      	ldr	r3, [pc, #104]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	091b      	lsrs	r3, r3, #4
 8007f1a:	f003 030f 	and.w	r3, r3, #15
 8007f1e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8007f20:	4a1a      	ldr	r2, [pc, #104]	@ (8007f8c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f28:	613b      	str	r3, [r7, #16]
    break;
 8007f2a:	e002      	b.n	8007f32 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	613b      	str	r3, [r7, #16]
    break;
 8007f30:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f32:	4b13      	ldr	r3, [pc, #76]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	091b      	lsrs	r3, r3, #4
 8007f38:	f003 030f 	and.w	r3, r3, #15
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007f40:	4b0f      	ldr	r3, [pc, #60]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	0a1b      	lsrs	r3, r3, #8
 8007f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	fb03 f202 	mul.w	r2, r3, r2
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f56:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f58:	4b09      	ldr	r3, [pc, #36]	@ (8007f80 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	0e5b      	lsrs	r3, r3, #25
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	3301      	adds	r3, #1
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f70:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8007f72:	683b      	ldr	r3, [r7, #0]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	371c      	adds	r7, #28
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	40021000 	.word	0x40021000
 8007f84:	00f42400 	.word	0x00f42400
 8007f88:	007a1200 	.word	0x007a1200
 8007f8c:	08029b94 	.word	0x08029b94

08007f90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f98:	2300      	movs	r3, #0
 8007f9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d040      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fb0:	2b80      	cmp	r3, #128	@ 0x80
 8007fb2:	d02a      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007fb4:	2b80      	cmp	r3, #128	@ 0x80
 8007fb6:	d825      	bhi.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007fb8:	2b60      	cmp	r3, #96	@ 0x60
 8007fba:	d026      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007fbc:	2b60      	cmp	r3, #96	@ 0x60
 8007fbe:	d821      	bhi.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007fc0:	2b40      	cmp	r3, #64	@ 0x40
 8007fc2:	d006      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007fc4:	2b40      	cmp	r3, #64	@ 0x40
 8007fc6:	d81d      	bhi.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d009      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007fcc:	2b20      	cmp	r3, #32
 8007fce:	d010      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007fd0:	e018      	b.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007fd2:	4b89      	ldr	r3, [pc, #548]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	4a88      	ldr	r2, [pc, #544]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fdc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007fde:	e015      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	3304      	adds	r3, #4
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f000 fb02 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 8007fec:	4603      	mov	r3, r0
 8007fee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ff0:	e00c      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	3320      	adds	r3, #32
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 fbed 	bl	80087d8 <RCCEx_PLLSAI2_Config>
 8007ffe:	4603      	mov	r3, r0
 8008000:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008002:	e003      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	74fb      	strb	r3, [r7, #19]
      break;
 8008008:	e000      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800800a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800800c:	7cfb      	ldrb	r3, [r7, #19]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10b      	bne.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008012:	4b79      	ldr	r3, [pc, #484]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008014:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008018:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008020:	4975      	ldr	r1, [pc, #468]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008022:	4313      	orrs	r3, r2
 8008024:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8008028:	e001      	b.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800802a:	7cfb      	ldrb	r3, [r7, #19]
 800802c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008036:	2b00      	cmp	r3, #0
 8008038:	d047      	beq.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800803e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008042:	d030      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8008044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008048:	d82a      	bhi.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800804a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800804e:	d02a      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8008050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008054:	d824      	bhi.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8008056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800805a:	d008      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800805c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008060:	d81e      	bhi.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00a      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8008066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800806a:	d010      	beq.n	800808e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800806c:	e018      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800806e:	4b62      	ldr	r3, [pc, #392]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	4a61      	ldr	r2, [pc, #388]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008078:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800807a:	e015      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	3304      	adds	r3, #4
 8008080:	2100      	movs	r1, #0
 8008082:	4618      	mov	r0, r3
 8008084:	f000 fab4 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 8008088:	4603      	mov	r3, r0
 800808a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800808c:	e00c      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	3320      	adds	r3, #32
 8008092:	2100      	movs	r1, #0
 8008094:	4618      	mov	r0, r3
 8008096:	f000 fb9f 	bl	80087d8 <RCCEx_PLLSAI2_Config>
 800809a:	4603      	mov	r3, r0
 800809c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800809e:	e003      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	74fb      	strb	r3, [r7, #19]
      break;
 80080a4:	e000      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80080a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080a8:	7cfb      	ldrb	r3, [r7, #19]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10b      	bne.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80080ae:	4b52      	ldr	r3, [pc, #328]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80080b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080bc:	494e      	ldr	r1, [pc, #312]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080be:	4313      	orrs	r3, r2
 80080c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80080c4:	e001      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080c6:	7cfb      	ldrb	r3, [r7, #19]
 80080c8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f000 809f 	beq.w	8008216 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80080d8:	2300      	movs	r3, #0
 80080da:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80080dc:	4b46      	ldr	r3, [pc, #280]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80080e8:	2301      	movs	r3, #1
 80080ea:	e000      	b.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80080ec:	2300      	movs	r3, #0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00d      	beq.n	800810e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080f2:	4b41      	ldr	r3, [pc, #260]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f6:	4a40      	ldr	r2, [pc, #256]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80080fe:	4b3e      	ldr	r3, [pc, #248]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008106:	60bb      	str	r3, [r7, #8]
 8008108:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800810a:	2301      	movs	r3, #1
 800810c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800810e:	4b3b      	ldr	r3, [pc, #236]	@ (80081fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a3a      	ldr	r2, [pc, #232]	@ (80081fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008118:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800811a:	f7fc fe3b 	bl	8004d94 <HAL_GetTick>
 800811e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008120:	e009      	b.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008122:	f7fc fe37 	bl	8004d94 <HAL_GetTick>
 8008126:	4602      	mov	r2, r0
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	1ad3      	subs	r3, r2, r3
 800812c:	2b02      	cmp	r3, #2
 800812e:	d902      	bls.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	74fb      	strb	r3, [r7, #19]
        break;
 8008134:	e005      	b.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008136:	4b31      	ldr	r3, [pc, #196]	@ (80081fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0ef      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8008142:	7cfb      	ldrb	r3, [r7, #19]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d15b      	bne.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008148:	4b2b      	ldr	r3, [pc, #172]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800814a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800814e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008152:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d01f      	beq.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	429a      	cmp	r2, r3
 8008164:	d019      	beq.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008166:	4b24      	ldr	r3, [pc, #144]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800816c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008170:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008172:	4b21      	ldr	r3, [pc, #132]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008178:	4a1f      	ldr	r2, [pc, #124]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800817a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800817e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008182:	4b1d      	ldr	r3, [pc, #116]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008188:	4a1b      	ldr	r2, [pc, #108]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800818a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800818e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008192:	4a19      	ldr	r2, [pc, #100]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d016      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a4:	f7fc fdf6 	bl	8004d94 <HAL_GetTick>
 80081a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081aa:	e00b      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081ac:	f7fc fdf2 	bl	8004d94 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d902      	bls.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	74fb      	strb	r3, [r7, #19]
            break;
 80081c2:	e006      	b.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081c4:	4b0c      	ldr	r3, [pc, #48]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ca:	f003 0302 	and.w	r3, r3, #2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d0ec      	beq.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80081d2:	7cfb      	ldrb	r3, [r7, #19]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10c      	bne.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081d8:	4b07      	ldr	r3, [pc, #28]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081e8:	4903      	ldr	r1, [pc, #12]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80081f0:	e008      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80081f2:	7cfb      	ldrb	r3, [r7, #19]
 80081f4:	74bb      	strb	r3, [r7, #18]
 80081f6:	e005      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80081f8:	40021000 	.word	0x40021000
 80081fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008200:	7cfb      	ldrb	r3, [r7, #19]
 8008202:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008204:	7c7b      	ldrb	r3, [r7, #17]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d105      	bne.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800820a:	4ba0      	ldr	r3, [pc, #640]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800820c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800820e:	4a9f      	ldr	r2, [pc, #636]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008210:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008214:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0301 	and.w	r3, r3, #1
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00a      	beq.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008222:	4b9a      	ldr	r3, [pc, #616]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008228:	f023 0203 	bic.w	r2, r3, #3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008230:	4996      	ldr	r1, [pc, #600]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008232:	4313      	orrs	r3, r2
 8008234:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00a      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008244:	4b91      	ldr	r3, [pc, #580]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800824a:	f023 020c 	bic.w	r2, r3, #12
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008252:	498e      	ldr	r1, [pc, #568]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008254:	4313      	orrs	r3, r2
 8008256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0304 	and.w	r3, r3, #4
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00a      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008266:	4b89      	ldr	r3, [pc, #548]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800826c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008274:	4985      	ldr	r1, [pc, #532]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008276:	4313      	orrs	r3, r2
 8008278:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0308 	and.w	r3, r3, #8
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00a      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008288:	4b80      	ldr	r3, [pc, #512]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800828a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800828e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008296:	497d      	ldr	r1, [pc, #500]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008298:	4313      	orrs	r3, r2
 800829a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0310 	and.w	r3, r3, #16
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00a      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80082aa:	4b78      	ldr	r3, [pc, #480]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082b8:	4974      	ldr	r1, [pc, #464]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082ba:	4313      	orrs	r3, r2
 80082bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 0320 	and.w	r3, r3, #32
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d00a      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80082cc:	4b6f      	ldr	r3, [pc, #444]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082da:	496c      	ldr	r1, [pc, #432]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082dc:	4313      	orrs	r3, r2
 80082de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00a      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80082ee:	4b67      	ldr	r3, [pc, #412]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082fc:	4963      	ldr	r1, [pc, #396]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082fe:	4313      	orrs	r3, r2
 8008300:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800830c:	2b00      	cmp	r3, #0
 800830e:	d00a      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008310:	4b5e      	ldr	r3, [pc, #376]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008316:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800831e:	495b      	ldr	r1, [pc, #364]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008320:	4313      	orrs	r3, r2
 8008322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00a      	beq.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008332:	4b56      	ldr	r3, [pc, #344]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008338:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008340:	4952      	ldr	r1, [pc, #328]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008342:	4313      	orrs	r3, r2
 8008344:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00a      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008354:	4b4d      	ldr	r3, [pc, #308]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800835a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008362:	494a      	ldr	r1, [pc, #296]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008364:	4313      	orrs	r3, r2
 8008366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00a      	beq.n	800838c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008376:	4b45      	ldr	r3, [pc, #276]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008384:	4941      	ldr	r1, [pc, #260]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008386:	4313      	orrs	r3, r2
 8008388:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00a      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008398:	4b3c      	ldr	r3, [pc, #240]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800839a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800839e:	f023 0203 	bic.w	r2, r3, #3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083a6:	4939      	ldr	r1, [pc, #228]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083a8:	4313      	orrs	r3, r2
 80083aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d028      	beq.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083ba:	4b34      	ldr	r3, [pc, #208]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c8:	4930      	ldr	r1, [pc, #192]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083ca:	4313      	orrs	r3, r2
 80083cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d8:	d106      	bne.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083da:	4b2c      	ldr	r3, [pc, #176]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	4a2b      	ldr	r2, [pc, #172]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083e4:	60d3      	str	r3, [r2, #12]
 80083e6:	e011      	b.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083f0:	d10c      	bne.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3304      	adds	r3, #4
 80083f6:	2101      	movs	r1, #1
 80083f8:	4618      	mov	r0, r3
 80083fa:	f000 f8f9 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 80083fe:	4603      	mov	r3, r0
 8008400:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008402:	7cfb      	ldrb	r3, [r7, #19]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d001      	beq.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8008408:	7cfb      	ldrb	r3, [r7, #19]
 800840a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008414:	2b00      	cmp	r3, #0
 8008416:	d04d      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800841c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008420:	d108      	bne.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8008422:	4b1a      	ldr	r3, [pc, #104]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008424:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008428:	4a18      	ldr	r2, [pc, #96]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800842a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800842e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8008432:	e012      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008434:	4b15      	ldr	r3, [pc, #84]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008436:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800843a:	4a14      	ldr	r2, [pc, #80]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800843c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008440:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8008444:	4b11      	ldr	r3, [pc, #68]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800844a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008452:	490e      	ldr	r1, [pc, #56]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008454:	4313      	orrs	r3, r2
 8008456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800845e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008462:	d106      	bne.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008464:	4b09      	ldr	r3, [pc, #36]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	4a08      	ldr	r2, [pc, #32]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800846a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800846e:	60d3      	str	r3, [r2, #12]
 8008470:	e020      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008476:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800847a:	d109      	bne.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800847c:	4b03      	ldr	r3, [pc, #12]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800847e:	68db      	ldr	r3, [r3, #12]
 8008480:	4a02      	ldr	r2, [pc, #8]	@ (800848c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008486:	60d3      	str	r3, [r2, #12]
 8008488:	e014      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800848a:	bf00      	nop
 800848c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008494:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008498:	d10c      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	3304      	adds	r3, #4
 800849e:	2101      	movs	r1, #1
 80084a0:	4618      	mov	r0, r3
 80084a2:	f000 f8a5 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 80084a6:	4603      	mov	r3, r0
 80084a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80084aa:	7cfb      	ldrb	r3, [r7, #19]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d001      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80084b0:	7cfb      	ldrb	r3, [r7, #19]
 80084b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d028      	beq.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80084c0:	4b4a      	ldr	r3, [pc, #296]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084ce:	4947      	ldr	r1, [pc, #284]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084d0:	4313      	orrs	r3, r2
 80084d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084de:	d106      	bne.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084e0:	4b42      	ldr	r3, [pc, #264]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	4a41      	ldr	r2, [pc, #260]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084ea:	60d3      	str	r3, [r2, #12]
 80084ec:	e011      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084f6:	d10c      	bne.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	3304      	adds	r3, #4
 80084fc:	2101      	movs	r1, #1
 80084fe:	4618      	mov	r0, r3
 8008500:	f000 f876 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 8008504:	4603      	mov	r3, r0
 8008506:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008508:	7cfb      	ldrb	r3, [r7, #19]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800850e:	7cfb      	ldrb	r3, [r7, #19]
 8008510:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d01e      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800851e:	4b33      	ldr	r3, [pc, #204]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008524:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800852e:	492f      	ldr	r1, [pc, #188]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008530:	4313      	orrs	r3, r2
 8008532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800853c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008540:	d10c      	bne.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	3304      	adds	r3, #4
 8008546:	2102      	movs	r1, #2
 8008548:	4618      	mov	r0, r3
 800854a:	f000 f851 	bl	80085f0 <RCCEx_PLLSAI1_Config>
 800854e:	4603      	mov	r3, r0
 8008550:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008552:	7cfb      	ldrb	r3, [r7, #19]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d001      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8008558:	7cfb      	ldrb	r3, [r7, #19]
 800855a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008568:	4b20      	ldr	r3, [pc, #128]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800856a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800856e:	f023 0204 	bic.w	r2, r3, #4
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008578:	491c      	ldr	r1, [pc, #112]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800857a:	4313      	orrs	r3, r2
 800857c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00b      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800858c:	4b17      	ldr	r3, [pc, #92]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800858e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008592:	f023 0218 	bic.w	r2, r3, #24
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800859c:	4913      	ldr	r1, [pc, #76]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d017      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80085b0:	4b0e      	ldr	r3, [pc, #56]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085c0:	490a      	ldr	r1, [pc, #40]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085c2:	4313      	orrs	r3, r2
 80085c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085d2:	d105      	bne.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085d4:	4b05      	ldr	r3, [pc, #20]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	4a04      	ldr	r2, [pc, #16]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80085e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3718      	adds	r7, #24
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	40021000 	.word	0x40021000

080085f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80085fe:	4b72      	ldr	r3, [pc, #456]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	f003 0303 	and.w	r3, r3, #3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00e      	beq.n	8008628 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800860a:	4b6f      	ldr	r3, [pc, #444]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	f003 0203 	and.w	r2, r3, #3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	429a      	cmp	r2, r3
 8008618:	d103      	bne.n	8008622 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
       ||
 800861e:	2b00      	cmp	r3, #0
 8008620:	d142      	bne.n	80086a8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	73fb      	strb	r3, [r7, #15]
 8008626:	e03f      	b.n	80086a8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2b03      	cmp	r3, #3
 800862e:	d018      	beq.n	8008662 <RCCEx_PLLSAI1_Config+0x72>
 8008630:	2b03      	cmp	r3, #3
 8008632:	d825      	bhi.n	8008680 <RCCEx_PLLSAI1_Config+0x90>
 8008634:	2b01      	cmp	r3, #1
 8008636:	d002      	beq.n	800863e <RCCEx_PLLSAI1_Config+0x4e>
 8008638:	2b02      	cmp	r3, #2
 800863a:	d009      	beq.n	8008650 <RCCEx_PLLSAI1_Config+0x60>
 800863c:	e020      	b.n	8008680 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800863e:	4b62      	ldr	r3, [pc, #392]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d11d      	bne.n	8008686 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800864e:	e01a      	b.n	8008686 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008650:	4b5d      	ldr	r3, [pc, #372]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008658:	2b00      	cmp	r3, #0
 800865a:	d116      	bne.n	800868a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008660:	e013      	b.n	800868a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008662:	4b59      	ldr	r3, [pc, #356]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10f      	bne.n	800868e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800866e:	4b56      	ldr	r3, [pc, #344]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d109      	bne.n	800868e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800867e:	e006      	b.n	800868e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	73fb      	strb	r3, [r7, #15]
      break;
 8008684:	e004      	b.n	8008690 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008686:	bf00      	nop
 8008688:	e002      	b.n	8008690 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800868a:	bf00      	nop
 800868c:	e000      	b.n	8008690 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800868e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008690:	7bfb      	ldrb	r3, [r7, #15]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d108      	bne.n	80086a8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8008696:	4b4c      	ldr	r3, [pc, #304]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	f023 0203 	bic.w	r2, r3, #3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4949      	ldr	r1, [pc, #292]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f040 8086 	bne.w	80087bc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80086b0:	4b45      	ldr	r3, [pc, #276]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a44      	ldr	r2, [pc, #272]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086bc:	f7fc fb6a 	bl	8004d94 <HAL_GetTick>
 80086c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80086c2:	e009      	b.n	80086d8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80086c4:	f7fc fb66 	bl	8004d94 <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	d902      	bls.n	80086d8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	73fb      	strb	r3, [r7, #15]
        break;
 80086d6:	e005      	b.n	80086e4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80086d8:	4b3b      	ldr	r3, [pc, #236]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1ef      	bne.n	80086c4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d168      	bne.n	80087bc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d113      	bne.n	8008718 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80086f0:	4b35      	ldr	r3, [pc, #212]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086f2:	691a      	ldr	r2, [r3, #16]
 80086f4:	4b35      	ldr	r3, [pc, #212]	@ (80087cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80086f6:	4013      	ands	r3, r2
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	6892      	ldr	r2, [r2, #8]
 80086fc:	0211      	lsls	r1, r2, #8
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	68d2      	ldr	r2, [r2, #12]
 8008702:	06d2      	lsls	r2, r2, #27
 8008704:	4311      	orrs	r1, r2
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6852      	ldr	r2, [r2, #4]
 800870a:	3a01      	subs	r2, #1
 800870c:	0112      	lsls	r2, r2, #4
 800870e:	430a      	orrs	r2, r1
 8008710:	492d      	ldr	r1, [pc, #180]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008712:	4313      	orrs	r3, r2
 8008714:	610b      	str	r3, [r1, #16]
 8008716:	e02d      	b.n	8008774 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d115      	bne.n	800874a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800871e:	4b2a      	ldr	r3, [pc, #168]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008720:	691a      	ldr	r2, [r3, #16]
 8008722:	4b2b      	ldr	r3, [pc, #172]	@ (80087d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008724:	4013      	ands	r3, r2
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	6892      	ldr	r2, [r2, #8]
 800872a:	0211      	lsls	r1, r2, #8
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	6912      	ldr	r2, [r2, #16]
 8008730:	0852      	lsrs	r2, r2, #1
 8008732:	3a01      	subs	r2, #1
 8008734:	0552      	lsls	r2, r2, #21
 8008736:	4311      	orrs	r1, r2
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	6852      	ldr	r2, [r2, #4]
 800873c:	3a01      	subs	r2, #1
 800873e:	0112      	lsls	r2, r2, #4
 8008740:	430a      	orrs	r2, r1
 8008742:	4921      	ldr	r1, [pc, #132]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008744:	4313      	orrs	r3, r2
 8008746:	610b      	str	r3, [r1, #16]
 8008748:	e014      	b.n	8008774 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800874a:	4b1f      	ldr	r3, [pc, #124]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800874c:	691a      	ldr	r2, [r3, #16]
 800874e:	4b21      	ldr	r3, [pc, #132]	@ (80087d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008750:	4013      	ands	r3, r2
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	6892      	ldr	r2, [r2, #8]
 8008756:	0211      	lsls	r1, r2, #8
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	6952      	ldr	r2, [r2, #20]
 800875c:	0852      	lsrs	r2, r2, #1
 800875e:	3a01      	subs	r2, #1
 8008760:	0652      	lsls	r2, r2, #25
 8008762:	4311      	orrs	r1, r2
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6852      	ldr	r2, [r2, #4]
 8008768:	3a01      	subs	r2, #1
 800876a:	0112      	lsls	r2, r2, #4
 800876c:	430a      	orrs	r2, r1
 800876e:	4916      	ldr	r1, [pc, #88]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008770:	4313      	orrs	r3, r2
 8008772:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008774:	4b14      	ldr	r3, [pc, #80]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a13      	ldr	r2, [pc, #76]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800877a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800877e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008780:	f7fc fb08 	bl	8004d94 <HAL_GetTick>
 8008784:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008786:	e009      	b.n	800879c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008788:	f7fc fb04 	bl	8004d94 <HAL_GetTick>
 800878c:	4602      	mov	r2, r0
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	2b02      	cmp	r3, #2
 8008794:	d902      	bls.n	800879c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008796:	2303      	movs	r3, #3
 8008798:	73fb      	strb	r3, [r7, #15]
          break;
 800879a:	e005      	b.n	80087a8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800879c:	4b0a      	ldr	r3, [pc, #40]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0ef      	beq.n	8008788 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d106      	bne.n	80087bc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80087ae:	4b06      	ldr	r3, [pc, #24]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087b0:	691a      	ldr	r2, [r3, #16]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	4904      	ldr	r1, [pc, #16]	@ (80087c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087b8:	4313      	orrs	r3, r2
 80087ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	40021000 	.word	0x40021000
 80087cc:	07ff800f 	.word	0x07ff800f
 80087d0:	ff9f800f 	.word	0xff9f800f
 80087d4:	f9ff800f 	.word	0xf9ff800f

080087d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80087e6:	4b72      	ldr	r3, [pc, #456]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	f003 0303 	and.w	r3, r3, #3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00e      	beq.n	8008810 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80087f2:	4b6f      	ldr	r3, [pc, #444]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	f003 0203 	and.w	r2, r3, #3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d103      	bne.n	800880a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
       ||
 8008806:	2b00      	cmp	r3, #0
 8008808:	d142      	bne.n	8008890 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	73fb      	strb	r3, [r7, #15]
 800880e:	e03f      	b.n	8008890 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b03      	cmp	r3, #3
 8008816:	d018      	beq.n	800884a <RCCEx_PLLSAI2_Config+0x72>
 8008818:	2b03      	cmp	r3, #3
 800881a:	d825      	bhi.n	8008868 <RCCEx_PLLSAI2_Config+0x90>
 800881c:	2b01      	cmp	r3, #1
 800881e:	d002      	beq.n	8008826 <RCCEx_PLLSAI2_Config+0x4e>
 8008820:	2b02      	cmp	r3, #2
 8008822:	d009      	beq.n	8008838 <RCCEx_PLLSAI2_Config+0x60>
 8008824:	e020      	b.n	8008868 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008826:	4b62      	ldr	r3, [pc, #392]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d11d      	bne.n	800886e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008836:	e01a      	b.n	800886e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008838:	4b5d      	ldr	r3, [pc, #372]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008840:	2b00      	cmp	r3, #0
 8008842:	d116      	bne.n	8008872 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008848:	e013      	b.n	8008872 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800884a:	4b59      	ldr	r3, [pc, #356]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d10f      	bne.n	8008876 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008856:	4b56      	ldr	r3, [pc, #344]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d109      	bne.n	8008876 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008866:	e006      	b.n	8008876 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	73fb      	strb	r3, [r7, #15]
      break;
 800886c:	e004      	b.n	8008878 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800886e:	bf00      	nop
 8008870:	e002      	b.n	8008878 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008872:	bf00      	nop
 8008874:	e000      	b.n	8008878 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008876:	bf00      	nop
    }

    if(status == HAL_OK)
 8008878:	7bfb      	ldrb	r3, [r7, #15]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d108      	bne.n	8008890 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800887e:	4b4c      	ldr	r3, [pc, #304]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	f023 0203 	bic.w	r2, r3, #3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4949      	ldr	r1, [pc, #292]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800888c:	4313      	orrs	r3, r2
 800888e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008890:	7bfb      	ldrb	r3, [r7, #15]
 8008892:	2b00      	cmp	r3, #0
 8008894:	f040 8086 	bne.w	80089a4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008898:	4b45      	ldr	r3, [pc, #276]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a44      	ldr	r2, [pc, #272]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800889e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088a4:	f7fc fa76 	bl	8004d94 <HAL_GetTick>
 80088a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80088aa:	e009      	b.n	80088c0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80088ac:	f7fc fa72 	bl	8004d94 <HAL_GetTick>
 80088b0:	4602      	mov	r2, r0
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d902      	bls.n	80088c0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80088ba:	2303      	movs	r3, #3
 80088bc:	73fb      	strb	r3, [r7, #15]
        break;
 80088be:	e005      	b.n	80088cc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80088c0:	4b3b      	ldr	r3, [pc, #236]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1ef      	bne.n	80088ac <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d168      	bne.n	80089a4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d113      	bne.n	8008900 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80088d8:	4b35      	ldr	r3, [pc, #212]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088da:	695a      	ldr	r2, [r3, #20]
 80088dc:	4b35      	ldr	r3, [pc, #212]	@ (80089b4 <RCCEx_PLLSAI2_Config+0x1dc>)
 80088de:	4013      	ands	r3, r2
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	6892      	ldr	r2, [r2, #8]
 80088e4:	0211      	lsls	r1, r2, #8
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	68d2      	ldr	r2, [r2, #12]
 80088ea:	06d2      	lsls	r2, r2, #27
 80088ec:	4311      	orrs	r1, r2
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	6852      	ldr	r2, [r2, #4]
 80088f2:	3a01      	subs	r2, #1
 80088f4:	0112      	lsls	r2, r2, #4
 80088f6:	430a      	orrs	r2, r1
 80088f8:	492d      	ldr	r1, [pc, #180]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088fa:	4313      	orrs	r3, r2
 80088fc:	614b      	str	r3, [r1, #20]
 80088fe:	e02d      	b.n	800895c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b01      	cmp	r3, #1
 8008904:	d115      	bne.n	8008932 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008906:	4b2a      	ldr	r3, [pc, #168]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008908:	695a      	ldr	r2, [r3, #20]
 800890a:	4b2b      	ldr	r3, [pc, #172]	@ (80089b8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800890c:	4013      	ands	r3, r2
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	6892      	ldr	r2, [r2, #8]
 8008912:	0211      	lsls	r1, r2, #8
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	6912      	ldr	r2, [r2, #16]
 8008918:	0852      	lsrs	r2, r2, #1
 800891a:	3a01      	subs	r2, #1
 800891c:	0552      	lsls	r2, r2, #21
 800891e:	4311      	orrs	r1, r2
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	6852      	ldr	r2, [r2, #4]
 8008924:	3a01      	subs	r2, #1
 8008926:	0112      	lsls	r2, r2, #4
 8008928:	430a      	orrs	r2, r1
 800892a:	4921      	ldr	r1, [pc, #132]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800892c:	4313      	orrs	r3, r2
 800892e:	614b      	str	r3, [r1, #20]
 8008930:	e014      	b.n	800895c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008932:	4b1f      	ldr	r3, [pc, #124]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008934:	695a      	ldr	r2, [r3, #20]
 8008936:	4b21      	ldr	r3, [pc, #132]	@ (80089bc <RCCEx_PLLSAI2_Config+0x1e4>)
 8008938:	4013      	ands	r3, r2
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	6892      	ldr	r2, [r2, #8]
 800893e:	0211      	lsls	r1, r2, #8
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	6952      	ldr	r2, [r2, #20]
 8008944:	0852      	lsrs	r2, r2, #1
 8008946:	3a01      	subs	r2, #1
 8008948:	0652      	lsls	r2, r2, #25
 800894a:	4311      	orrs	r1, r2
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	6852      	ldr	r2, [r2, #4]
 8008950:	3a01      	subs	r2, #1
 8008952:	0112      	lsls	r2, r2, #4
 8008954:	430a      	orrs	r2, r1
 8008956:	4916      	ldr	r1, [pc, #88]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008958:	4313      	orrs	r3, r2
 800895a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800895c:	4b14      	ldr	r3, [pc, #80]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a13      	ldr	r2, [pc, #76]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008966:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008968:	f7fc fa14 	bl	8004d94 <HAL_GetTick>
 800896c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800896e:	e009      	b.n	8008984 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008970:	f7fc fa10 	bl	8004d94 <HAL_GetTick>
 8008974:	4602      	mov	r2, r0
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	2b02      	cmp	r3, #2
 800897c:	d902      	bls.n	8008984 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	73fb      	strb	r3, [r7, #15]
          break;
 8008982:	e005      	b.n	8008990 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008984:	4b0a      	ldr	r3, [pc, #40]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d0ef      	beq.n	8008970 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008990:	7bfb      	ldrb	r3, [r7, #15]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d106      	bne.n	80089a4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008996:	4b06      	ldr	r3, [pc, #24]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008998:	695a      	ldr	r2, [r3, #20]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	4904      	ldr	r1, [pc, #16]	@ (80089b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	40021000 	.word	0x40021000
 80089b4:	07ff800f 	.word	0x07ff800f
 80089b8:	ff9f800f 	.word	0xff9f800f
 80089bc:	f9ff800f 	.word	0xf9ff800f

080089c0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d079      	beq.n	8008ac6 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d106      	bne.n	80089ec <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7f8 fce4 	bl	80013b4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2202      	movs	r2, #2
 80089f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	f003 0310 	and.w	r3, r3, #16
 80089fe:	2b10      	cmp	r3, #16
 8008a00:	d058      	beq.n	8008ab4 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	22ca      	movs	r2, #202	@ 0xca
 8008a08:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2253      	movs	r2, #83	@ 0x53
 8008a10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fc16 	bl	8009244 <RTC_EnterInitMode>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008a1c:	7bfb      	ldrb	r3, [r7, #15]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d127      	bne.n	8008a72 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	6812      	ldr	r2, [r2, #0]
 8008a2c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a34:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	6899      	ldr	r1, [r3, #8]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	685a      	ldr	r2, [r3, #4]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	431a      	orrs	r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	431a      	orrs	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	68d2      	ldr	r2, [r2, #12]
 8008a5c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6919      	ldr	r1, [r3, #16]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	041a      	lsls	r2, r3, #16
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fc1a 	bl	80092ac <RTC_ExitInitMode>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008a7c:	7bfb      	ldrb	r3, [r7, #15]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d113      	bne.n	8008aaa <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f022 0203 	bic.w	r2, r2, #3
 8008a90:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	69da      	ldr	r2, [r3, #28]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	695b      	ldr	r3, [r3, #20]
 8008aa0:	431a      	orrs	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	22ff      	movs	r2, #255	@ 0xff
 8008ab0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008ab2:	e001      	b.n	8008ab8 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008ab8:	7bfb      	ldrb	r3, [r7, #15]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d103      	bne.n	8008ac6 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8008ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008ad0:	b590      	push	{r4, r7, lr}
 8008ad2:	b087      	sub	sp, #28
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	d101      	bne.n	8008aea <HAL_RTC_SetTime+0x1a>
 8008ae6:	2302      	movs	r3, #2
 8008ae8:	e08b      	b.n	8008c02 <HAL_RTC_SetTime+0x132>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2202      	movs	r2, #2
 8008af6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	22ca      	movs	r2, #202	@ 0xca
 8008b00:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2253      	movs	r2, #83	@ 0x53
 8008b08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008b0a:	68f8      	ldr	r0, [r7, #12]
 8008b0c:	f000 fb9a 	bl	8009244 <RTC_EnterInitMode>
 8008b10:	4603      	mov	r3, r0
 8008b12:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008b14:	7cfb      	ldrb	r3, [r7, #19]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d163      	bne.n	8008be2 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d126      	bne.n	8008b6e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d102      	bne.n	8008b34 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	2200      	movs	r2, #0
 8008b32:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f000 fbf5 	bl	8009328 <RTC_ByteToBcd2>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	785b      	ldrb	r3, [r3, #1]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 fbee 	bl	8009328 <RTC_ByteToBcd2>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b50:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	789b      	ldrb	r3, [r3, #2]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fbe6 	bl	8009328 <RTC_ByteToBcd2>
 8008b5c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008b5e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	78db      	ldrb	r3, [r3, #3]
 8008b66:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	617b      	str	r3, [r7, #20]
 8008b6c:	e018      	b.n	8008ba0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d102      	bne.n	8008b82 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	785b      	ldrb	r3, [r3, #1]
 8008b8c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b8e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008b94:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	78db      	ldrb	r3, [r3, #3]
 8008b9a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008baa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008bae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	689a      	ldr	r2, [r3, #8]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008bbe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	6899      	ldr	r1, [r3, #8]
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	68da      	ldr	r2, [r3, #12]
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	431a      	orrs	r2, r3
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f000 fb67 	bl	80092ac <RTC_ExitInitMode>
 8008bde:	4603      	mov	r3, r0
 8008be0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	22ff      	movs	r2, #255	@ 0xff
 8008be8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8008bea:	7cfb      	ldrb	r3, [r7, #19]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d103      	bne.n	8008bf8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008c00:	7cfb      	ldrb	r3, [r7, #19]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd90      	pop	{r4, r7, pc}

08008c0a <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b086      	sub	sp, #24
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008c38:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008c3c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	0c1b      	lsrs	r3, r3, #16
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c48:	b2da      	uxtb	r2, r3
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	0a1b      	lsrs	r3, r3, #8
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c58:	b2da      	uxtb	r2, r3
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c66:	b2da      	uxtb	r2, r3
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	0d9b      	lsrs	r3, r3, #22
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d11a      	bne.n	8008cb8 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 fb6e 	bl	8009368 <RTC_Bcd2ToByte>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	461a      	mov	r2, r3
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	785b      	ldrb	r3, [r3, #1]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f000 fb65 	bl	8009368 <RTC_Bcd2ToByte>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	789b      	ldrb	r3, [r3, #2]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 fb5c 	bl	8009368 <RTC_Bcd2ToByte>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3718      	adds	r7, #24
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008cc2:	b590      	push	{r4, r7, lr}
 8008cc4:	b087      	sub	sp, #28
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	60f8      	str	r0, [r7, #12]
 8008cca:	60b9      	str	r1, [r7, #8]
 8008ccc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d101      	bne.n	8008cdc <HAL_RTC_SetDate+0x1a>
 8008cd8:	2302      	movs	r3, #2
 8008cda:	e075      	b.n	8008dc8 <HAL_RTC_SetDate+0x106>
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10e      	bne.n	8008d10 <HAL_RTC_SetDate+0x4e>
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	785b      	ldrb	r3, [r3, #1]
 8008cf6:	f003 0310 	and.w	r3, r3, #16
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d008      	beq.n	8008d10 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	785b      	ldrb	r3, [r3, #1]
 8008d02:	f023 0310 	bic.w	r3, r3, #16
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	330a      	adds	r3, #10
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d11c      	bne.n	8008d50 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	78db      	ldrb	r3, [r3, #3]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 fb04 	bl	8009328 <RTC_ByteToBcd2>
 8008d20:	4603      	mov	r3, r0
 8008d22:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	785b      	ldrb	r3, [r3, #1]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f000 fafd 	bl	8009328 <RTC_ByteToBcd2>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008d32:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	789b      	ldrb	r3, [r3, #2]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f000 faf5 	bl	8009328 <RTC_ByteToBcd2>
 8008d3e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008d40:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	617b      	str	r3, [r7, #20]
 8008d4e:	e00e      	b.n	8008d6e <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	78db      	ldrb	r3, [r3, #3]
 8008d54:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	785b      	ldrb	r3, [r3, #1]
 8008d5a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008d5c:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8008d62:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	22ca      	movs	r2, #202	@ 0xca
 8008d74:	625a      	str	r2, [r3, #36]	@ 0x24
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	2253      	movs	r2, #83	@ 0x53
 8008d7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f000 fa60 	bl	8009244 <RTC_EnterInitMode>
 8008d84:	4603      	mov	r3, r0
 8008d86:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008d88:	7cfb      	ldrb	r3, [r7, #19]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d10c      	bne.n	8008da8 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008d98:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008d9c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 fa84 	bl	80092ac <RTC_ExitInitMode>
 8008da4:	4603      	mov	r3, r0
 8008da6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	22ff      	movs	r2, #255	@ 0xff
 8008dae:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8008db0:	7cfb      	ldrb	r3, [r7, #19]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d103      	bne.n	8008dbe <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2201      	movs	r2, #1
 8008dba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008dc6:	7cfb      	ldrb	r3, [r7, #19]
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	371c      	adds	r7, #28
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd90      	pop	{r4, r7, pc}

08008dd0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008dd0:	b590      	push	{r4, r7, lr}
 8008dd2:	b089      	sub	sp, #36	@ 0x24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d101      	bne.n	8008dea <HAL_RTC_SetAlarm_IT+0x1a>
 8008de6:	2302      	movs	r3, #2
 8008de8:	e127      	b.n	800903a <HAL_RTC_SetAlarm_IT+0x26a>
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2202      	movs	r2, #2
 8008df6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d137      	bne.n	8008e70 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d102      	bne.n	8008e14 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	2200      	movs	r2, #0
 8008e12:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f000 fa85 	bl	8009328 <RTC_ByteToBcd2>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	785b      	ldrb	r3, [r3, #1]
 8008e26:	4618      	mov	r0, r3
 8008e28:	f000 fa7e 	bl	8009328 <RTC_ByteToBcd2>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008e30:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	789b      	ldrb	r3, [r3, #2]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fa76 	bl	8009328 <RTC_ByteToBcd2>
 8008e3c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008e3e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	78db      	ldrb	r3, [r3, #3]
 8008e46:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008e48:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008e52:	4618      	mov	r0, r3
 8008e54:	f000 fa68 	bl	8009328 <RTC_ByteToBcd2>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008e5c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008e64:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	61fb      	str	r3, [r7, #28]
 8008e6e:	e023      	b.n	8008eb8 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d102      	bne.n	8008e84 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	2200      	movs	r2, #0
 8008e82:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	785b      	ldrb	r3, [r3, #1]
 8008e8e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008e90:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008e96:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	78db      	ldrb	r3, [r3, #3]
 8008e9c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008e9e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ea6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008ea8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008eae:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	22ca      	movs	r2, #202	@ 0xca
 8008eca:	625a      	str	r2, [r3, #36]	@ 0x24
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2253      	movs	r2, #83	@ 0x53
 8008ed2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008edc:	d14a      	bne.n	8008f74 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	689a      	ldr	r2, [r3, #8]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008eec:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	b2da      	uxtb	r2, r3
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008efe:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8008f00:	f7fb ff48 	bl	8004d94 <HAL_GetTick>
 8008f04:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008f06:	e015      	b.n	8008f34 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008f08:	f7fb ff44 	bl	8004d94 <HAL_GetTick>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	1ad3      	subs	r3, r2, r3
 8008f12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f16:	d90d      	bls.n	8008f34 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	22ff      	movs	r2, #255	@ 0xff
 8008f1e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2203      	movs	r2, #3
 8008f24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e082      	b.n	800903a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d0e2      	beq.n	8008f08 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	69ba      	ldr	r2, [r7, #24]
 8008f50:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	689a      	ldr	r2, [r3, #8]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f60:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	689a      	ldr	r2, [r3, #8]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f70:	609a      	str	r2, [r3, #8]
 8008f72:	e049      	b.n	8009008 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	689a      	ldr	r2, [r3, #8]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008f82:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	b2da      	uxtb	r2, r3
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008f94:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8008f96:	f7fb fefd 	bl	8004d94 <HAL_GetTick>
 8008f9a:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008f9c:	e015      	b.n	8008fca <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008f9e:	f7fb fef9 	bl	8004d94 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008fac:	d90d      	bls.n	8008fca <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	22ff      	movs	r2, #255	@ 0xff
 8008fb4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2203      	movs	r2, #3
 8008fba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e037      	b.n	800903a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	f003 0302 	and.w	r3, r3, #2
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d0e2      	beq.n	8008f9e <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	69fa      	ldr	r2, [r7, #28]
 8008fde:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	69ba      	ldr	r2, [r7, #24]
 8008fe6:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	689a      	ldr	r2, [r3, #8]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ff6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	689a      	ldr	r2, [r3, #8]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009006:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009008:	4b0e      	ldr	r3, [pc, #56]	@ (8009044 <HAL_RTC_SetAlarm_IT+0x274>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a0d      	ldr	r2, [pc, #52]	@ (8009044 <HAL_RTC_SetAlarm_IT+0x274>)
 800900e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009012:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8009014:	4b0b      	ldr	r3, [pc, #44]	@ (8009044 <HAL_RTC_SetAlarm_IT+0x274>)
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	4a0a      	ldr	r2, [pc, #40]	@ (8009044 <HAL_RTC_SetAlarm_IT+0x274>)
 800901a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800901e:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	22ff      	movs	r2, #255	@ 0xff
 8009026:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2200      	movs	r2, #0
 8009034:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3724      	adds	r7, #36	@ 0x24
 800903e:	46bd      	mov	sp, r7
 8009040:	bd90      	pop	{r4, r7, pc}
 8009042:	bf00      	nop
 8009044:	40010400 	.word	0x40010400

08009048 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009058:	2b01      	cmp	r3, #1
 800905a:	d101      	bne.n	8009060 <HAL_RTC_DeactivateAlarm+0x18>
 800905c:	2302      	movs	r3, #2
 800905e:	e083      	b.n	8009168 <HAL_RTC_DeactivateAlarm+0x120>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2202      	movs	r2, #2
 800906c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	22ca      	movs	r2, #202	@ 0xca
 8009076:	625a      	str	r2, [r3, #36]	@ 0x24
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2253      	movs	r2, #83	@ 0x53
 800907e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009086:	d131      	bne.n	80090ec <HAL_RTC_DeactivateAlarm+0xa4>
    /* AlarmA */
#if defined (RTC_ALRMASSR_SSCLR)
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	689a      	ldr	r2, [r3, #8]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009096:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	689a      	ldr	r2, [r3, #8]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80090a6:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 80090a8:	f7fb fe74 	bl	8004d94 <HAL_GetTick>
 80090ac:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80090ae:	e015      	b.n	80090dc <HAL_RTC_DeactivateAlarm+0x94>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80090b0:	f7fb fe70 	bl	8004d94 <HAL_GetTick>
 80090b4:	4602      	mov	r2, r0
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80090be:	d90d      	bls.n	80090dc <HAL_RTC_DeactivateAlarm+0x94>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	22ff      	movs	r2, #255	@ 0xff
 80090c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2203      	movs	r2, #3
 80090cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80090d8:	2303      	movs	r3, #3
 80090da:	e045      	b.n	8009168 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d0e2      	beq.n	80090b0 <HAL_RTC_DeactivateAlarm+0x68>
 80090ea:	e030      	b.n	800914e <HAL_RTC_DeactivateAlarm+0x106>
    /* AlarmB */
#if defined (RTC_ALRMBSSR_SSCLR)
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	689a      	ldr	r2, [r3, #8]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80090fa:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	689a      	ldr	r2, [r3, #8]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800910a:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800910c:	f7fb fe42 	bl	8004d94 <HAL_GetTick>
 8009110:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009112:	e015      	b.n	8009140 <HAL_RTC_DeactivateAlarm+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009114:	f7fb fe3e 	bl	8004d94 <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009122:	d90d      	bls.n	8009140 <HAL_RTC_DeactivateAlarm+0xf8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	22ff      	movs	r2, #255	@ 0xff
 800912a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2203      	movs	r2, #3
 8009130:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800913c:	2303      	movs	r3, #3
 800913e:	e013      	b.n	8009168 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	f003 0302 	and.w	r3, r3, #2
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0e2      	beq.n	8009114 <HAL_RTC_DeactivateAlarm+0xcc>
      }
    }
#endif
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	22ff      	movs	r2, #255	@ 0xff
 8009154:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2201      	movs	r2, #1
 800915a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8009178:	4b1f      	ldr	r3, [pc, #124]	@ (80091f8 <HAL_RTC_AlarmIRQHandler+0x88>)
 800917a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800917e:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d012      	beq.n	80091b4 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009198:	2b00      	cmp	r3, #0
 800919a:	d00b      	beq.n	80091b4 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	b2da      	uxtb	r2, r3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80091ac:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f7f8 fe62 	bl	8001e78 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d012      	beq.n	80091e8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00b      	beq.n	80091e8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80091e0:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 f921 	bl	800942a <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80091f0:	bf00      	nop
 80091f2:	3708      	adds	r7, #8
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	40010400 	.word	0x40010400

080091fc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a0d      	ldr	r2, [pc, #52]	@ (8009240 <HAL_RTC_WaitForSynchro+0x44>)
 800920a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800920c:	f7fb fdc2 	bl	8004d94 <HAL_GetTick>
 8009210:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009212:	e009      	b.n	8009228 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009214:	f7fb fdbe 	bl	8004d94 <HAL_GetTick>
 8009218:	4602      	mov	r2, r0
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009222:	d901      	bls.n	8009228 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8009224:	2303      	movs	r3, #3
 8009226:	e007      	b.n	8009238 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	f003 0320 	and.w	r3, r3, #32
 8009232:	2b00      	cmp	r3, #0
 8009234:	d0ee      	beq.n	8009214 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3710      	adds	r7, #16
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	0003ff5f 	.word	0x0003ff5f

08009244 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800924c:	2300      	movs	r3, #0
 800924e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800925a:	2b00      	cmp	r3, #0
 800925c:	d120      	bne.n	80092a0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f04f 32ff 	mov.w	r2, #4294967295
 8009266:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009268:	f7fb fd94 	bl	8004d94 <HAL_GetTick>
 800926c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800926e:	e00d      	b.n	800928c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009270:	f7fb fd90 	bl	8004d94 <HAL_GetTick>
 8009274:	4602      	mov	r2, r0
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	1ad3      	subs	r3, r2, r3
 800927a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800927e:	d905      	bls.n	800928c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009280:	2303      	movs	r3, #3
 8009282:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2203      	movs	r2, #3
 8009288:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68db      	ldr	r3, [r3, #12]
 8009292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009296:	2b00      	cmp	r3, #0
 8009298:	d102      	bne.n	80092a0 <RTC_EnterInitMode+0x5c>
 800929a:	7bfb      	ldrb	r3, [r7, #15]
 800929c:	2b03      	cmp	r3, #3
 800929e:	d1e7      	bne.n	8009270 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80092a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
	...

080092ac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092b4:	2300      	movs	r3, #0
 80092b6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80092b8:	4b1a      	ldr	r3, [pc, #104]	@ (8009324 <RTC_ExitInitMode+0x78>)
 80092ba:	68db      	ldr	r3, [r3, #12]
 80092bc:	4a19      	ldr	r2, [pc, #100]	@ (8009324 <RTC_ExitInitMode+0x78>)
 80092be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092c2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80092c4:	4b17      	ldr	r3, [pc, #92]	@ (8009324 <RTC_ExitInitMode+0x78>)
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f003 0320 	and.w	r3, r3, #32
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10c      	bne.n	80092ea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7ff ff93 	bl	80091fc <HAL_RTC_WaitForSynchro>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d01e      	beq.n	800931a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2203      	movs	r2, #3
 80092e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80092e4:	2303      	movs	r3, #3
 80092e6:	73fb      	strb	r3, [r7, #15]
 80092e8:	e017      	b.n	800931a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80092ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009324 <RTC_ExitInitMode+0x78>)
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	4a0d      	ldr	r2, [pc, #52]	@ (8009324 <RTC_ExitInitMode+0x78>)
 80092f0:	f023 0320 	bic.w	r3, r3, #32
 80092f4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f7ff ff80 	bl	80091fc <HAL_RTC_WaitForSynchro>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d005      	beq.n	800930e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2203      	movs	r2, #3
 8009306:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800930a:	2303      	movs	r3, #3
 800930c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800930e:	4b05      	ldr	r3, [pc, #20]	@ (8009324 <RTC_ExitInitMode+0x78>)
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	4a04      	ldr	r2, [pc, #16]	@ (8009324 <RTC_ExitInitMode+0x78>)
 8009314:	f043 0320 	orr.w	r3, r3, #32
 8009318:	6093      	str	r3, [r2, #8]
  }

  return status;
 800931a:	7bfb      	ldrb	r3, [r7, #15]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	40002800 	.word	0x40002800

08009328 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009328:	b480      	push	{r7}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	4603      	mov	r3, r0
 8009330:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009332:	2300      	movs	r3, #0
 8009334:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8009336:	79fb      	ldrb	r3, [r7, #7]
 8009338:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800933a:	e005      	b.n	8009348 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	3301      	adds	r3, #1
 8009340:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8009342:	7afb      	ldrb	r3, [r7, #11]
 8009344:	3b0a      	subs	r3, #10
 8009346:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8009348:	7afb      	ldrb	r3, [r7, #11]
 800934a:	2b09      	cmp	r3, #9
 800934c:	d8f6      	bhi.n	800933c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	b2db      	uxtb	r3, r3
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	b2da      	uxtb	r2, r3
 8009356:	7afb      	ldrb	r3, [r7, #11]
 8009358:	4313      	orrs	r3, r2
 800935a:	b2db      	uxtb	r3, r3
}
 800935c:	4618      	mov	r0, r3
 800935e:	3714      	adds	r7, #20
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	4603      	mov	r3, r0
 8009370:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009372:	79fb      	ldrb	r3, [r7, #7]
 8009374:	091b      	lsrs	r3, r3, #4
 8009376:	b2db      	uxtb	r3, r3
 8009378:	461a      	mov	r2, r3
 800937a:	0092      	lsls	r2, r2, #2
 800937c:	4413      	add	r3, r2
 800937e:	005b      	lsls	r3, r3, #1
 8009380:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8009382:	79fb      	ldrb	r3, [r7, #7]
 8009384:	f003 030f 	and.w	r3, r3, #15
 8009388:	b2da      	uxtb	r2, r3
 800938a:	7bfb      	ldrb	r3, [r7, #15]
 800938c:	4413      	add	r3, r2
 800938e:	b2db      	uxtb	r3, r3
}
 8009390:	4618      	mov	r0, r3
 8009392:	3714      	adds	r7, #20
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d101      	bne.n	80093b4 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 80093b0:	2302      	movs	r3, #2
 80093b2:	e034      	b.n	800941e <HAL_RTCEx_SetCalibrationOutPut+0x82>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2201      	movs	r2, #1
 80093b8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2202      	movs	r2, #2
 80093c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	22ca      	movs	r2, #202	@ 0xca
 80093ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2253      	movs	r2, #83	@ 0x53
 80093d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	689a      	ldr	r2, [r3, #8]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80093e2:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	6899      	ldr	r1, [r3, #8]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	430a      	orrs	r2, r1
 80093f2:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689a      	ldr	r2, [r3, #8]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009402:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	22ff      	movs	r2, #255	@ 0xff
 800940a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8009432:	bf00      	nop
 8009434:	370c      	adds	r7, #12
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr

0800943e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b084      	sub	sp, #16
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d101      	bne.n	8009450 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	e095      	b.n	800957c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009454:	2b00      	cmp	r3, #0
 8009456:	d108      	bne.n	800946a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009460:	d009      	beq.n	8009476 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	61da      	str	r2, [r3, #28]
 8009468:	e005      	b.n	8009476 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2200      	movs	r2, #0
 800946e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009482:	b2db      	uxtb	r3, r3
 8009484:	2b00      	cmp	r3, #0
 8009486:	d106      	bne.n	8009496 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f89f 	bl	80095d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2202      	movs	r2, #2
 800949a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681a      	ldr	r2, [r3, #0]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094ac:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	68db      	ldr	r3, [r3, #12]
 80094b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094b6:	d902      	bls.n	80094be <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80094b8:	2300      	movs	r3, #0
 80094ba:	60fb      	str	r3, [r7, #12]
 80094bc:	e002      	b.n	80094c4 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80094be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80094c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80094cc:	d007      	beq.n	80094de <HAL_SPI_Init+0xa0>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094d6:	d002      	beq.n	80094de <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80094ee:	431a      	orrs	r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	431a      	orrs	r2, r3
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	431a      	orrs	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	699b      	ldr	r3, [r3, #24]
 8009508:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800950c:	431a      	orrs	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	69db      	ldr	r3, [r3, #28]
 8009512:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009516:	431a      	orrs	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6a1b      	ldr	r3, [r3, #32]
 800951c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009520:	ea42 0103 	orr.w	r1, r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009528:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	430a      	orrs	r2, r1
 8009532:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	0c1b      	lsrs	r3, r3, #16
 800953a:	f003 0204 	and.w	r2, r3, #4
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009542:	f003 0310 	and.w	r3, r3, #16
 8009546:	431a      	orrs	r2, r3
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800954c:	f003 0308 	and.w	r3, r3, #8
 8009550:	431a      	orrs	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800955a:	ea42 0103 	orr.w	r1, r2, r3
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	430a      	orrs	r2, r1
 800956a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2201      	movs	r2, #1
 8009576:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d101      	bne.n	8009596 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e01a      	b.n	80095cc <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2202      	movs	r2, #2
 800959a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	681a      	ldr	r2, [r3, #0]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095ac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 f81a 	bl	80095e8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3708      	adds	r7, #8
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80095dc:	bf00      	nop
 80095de:	370c      	adds	r7, #12
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr

080095e8 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b083      	sub	sp, #12
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80095f0:	bf00      	nop
 80095f2:	370c      	adds	r7, #12
 80095f4:	46bd      	mov	sp, r7
 80095f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fa:	4770      	bx	lr

080095fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b088      	sub	sp, #32
 8009600:	af02      	add	r7, sp, #8
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	603b      	str	r3, [r7, #0]
 8009608:	4613      	mov	r3, r2
 800960a:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009612:	b2db      	uxtb	r3, r3
 8009614:	2b01      	cmp	r3, #1
 8009616:	d001      	beq.n	800961c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009618:	2302      	movs	r3, #2
 800961a:	e123      	b.n	8009864 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009624:	d112      	bne.n	800964c <HAL_SPI_Receive+0x50>
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d10e      	bne.n	800964c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2204      	movs	r2, #4
 8009632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009636:	88fa      	ldrh	r2, [r7, #6]
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	4613      	mov	r3, r2
 800963e:	68ba      	ldr	r2, [r7, #8]
 8009640:	68b9      	ldr	r1, [r7, #8]
 8009642:	68f8      	ldr	r0, [r7, #12]
 8009644:	f000 f912 	bl	800986c <HAL_SPI_TransmitReceive>
 8009648:	4603      	mov	r3, r0
 800964a:	e10b      	b.n	8009864 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800964c:	f7fb fba2 	bl	8004d94 <HAL_GetTick>
 8009650:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d002      	beq.n	800965e <HAL_SPI_Receive+0x62>
 8009658:	88fb      	ldrh	r3, [r7, #6]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e100      	b.n	8009864 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009668:	2b01      	cmp	r3, #1
 800966a:	d101      	bne.n	8009670 <HAL_SPI_Receive+0x74>
 800966c:	2302      	movs	r3, #2
 800966e:	e0f9      	b.n	8009864 <HAL_SPI_Receive+0x268>
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2204      	movs	r2, #4
 800967c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2200      	movs	r2, #0
 8009684:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	68ba      	ldr	r2, [r7, #8]
 800968a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	88fa      	ldrh	r2, [r7, #6]
 8009690:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	88fa      	ldrh	r2, [r7, #6]
 8009698:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2200      	movs	r2, #0
 80096a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2200      	movs	r2, #0
 80096b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80096c2:	d908      	bls.n	80096d6 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	685a      	ldr	r2, [r3, #4]
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80096d2:	605a      	str	r2, [r3, #4]
 80096d4:	e007      	b.n	80096e6 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	685a      	ldr	r2, [r3, #4]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80096e4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096ee:	d10f      	bne.n	8009710 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800970e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800971a:	2b40      	cmp	r3, #64	@ 0x40
 800971c:	d007      	beq.n	800972e <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800972c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009736:	d875      	bhi.n	8009824 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009738:	e037      	b.n	80097aa <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	f003 0301 	and.w	r3, r3, #1
 8009744:	2b01      	cmp	r3, #1
 8009746:	d117      	bne.n	8009778 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f103 020c 	add.w	r2, r3, #12
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009754:	7812      	ldrb	r2, [r2, #0]
 8009756:	b2d2      	uxtb	r2, r2
 8009758:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800975e:	1c5a      	adds	r2, r3, #1
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800976a:	b29b      	uxth	r3, r3
 800976c:	3b01      	subs	r3, #1
 800976e:	b29a      	uxth	r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009776:	e018      	b.n	80097aa <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009778:	f7fb fb0c 	bl	8004d94 <HAL_GetTick>
 800977c:	4602      	mov	r2, r0
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	683a      	ldr	r2, [r7, #0]
 8009784:	429a      	cmp	r2, r3
 8009786:	d803      	bhi.n	8009790 <HAL_SPI_Receive+0x194>
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800978e:	d102      	bne.n	8009796 <HAL_SPI_Receive+0x19a>
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d109      	bne.n	80097aa <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80097a6:	2303      	movs	r3, #3
 80097a8:	e05c      	b.n	8009864 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1c1      	bne.n	800973a <HAL_SPI_Receive+0x13e>
 80097b6:	e03b      	b.n	8009830 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	f003 0301 	and.w	r3, r3, #1
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d115      	bne.n	80097f2 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	68da      	ldr	r2, [r3, #12]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d0:	b292      	uxth	r2, r2
 80097d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d8:	1c9a      	adds	r2, r3, #2
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	3b01      	subs	r3, #1
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80097f0:	e018      	b.n	8009824 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097f2:	f7fb facf 	bl	8004d94 <HAL_GetTick>
 80097f6:	4602      	mov	r2, r0
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	429a      	cmp	r2, r3
 8009800:	d803      	bhi.n	800980a <HAL_SPI_Receive+0x20e>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009808:	d102      	bne.n	8009810 <HAL_SPI_Receive+0x214>
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d109      	bne.n	8009824 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2200      	movs	r2, #0
 800981c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009820:	2303      	movs	r3, #3
 8009822:	e01f      	b.n	8009864 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800982a:	b29b      	uxth	r3, r3
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1c3      	bne.n	80097b8 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	6839      	ldr	r1, [r7, #0]
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f000 fffb 	bl	800a830 <SPI_EndRxTransaction>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	2220      	movs	r2, #32
 8009844:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800985a:	2b00      	cmp	r3, #0
 800985c:	d001      	beq.n	8009862 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e000      	b.n	8009864 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009862:	2300      	movs	r3, #0
  }
}
 8009864:	4618      	mov	r0, r3
 8009866:	3718      	adds	r7, #24
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b08a      	sub	sp, #40	@ 0x28
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	607a      	str	r2, [r7, #4]
 8009878:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800987a:	2301      	movs	r3, #1
 800987c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800987e:	f7fb fa89 	bl	8004d94 <HAL_GetTick>
 8009882:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800988a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009892:	887b      	ldrh	r3, [r7, #2]
 8009894:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009896:	887b      	ldrh	r3, [r7, #2]
 8009898:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800989a:	7ffb      	ldrb	r3, [r7, #31]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d00c      	beq.n	80098ba <HAL_SPI_TransmitReceive+0x4e>
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098a6:	d106      	bne.n	80098b6 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d102      	bne.n	80098b6 <HAL_SPI_TransmitReceive+0x4a>
 80098b0:	7ffb      	ldrb	r3, [r7, #31]
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	d001      	beq.n	80098ba <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80098b6:	2302      	movs	r3, #2
 80098b8:	e1f3      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d005      	beq.n	80098cc <HAL_SPI_TransmitReceive+0x60>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d002      	beq.n	80098cc <HAL_SPI_TransmitReceive+0x60>
 80098c6:	887b      	ldrh	r3, [r7, #2]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d101      	bne.n	80098d0 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e1e8      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d101      	bne.n	80098de <HAL_SPI_TransmitReceive+0x72>
 80098da:	2302      	movs	r3, #2
 80098dc:	e1e1      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2201      	movs	r2, #1
 80098e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d003      	beq.n	80098fa <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2205      	movs	r2, #5
 80098f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	887a      	ldrh	r2, [r7, #2]
 800990a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	887a      	ldrh	r2, [r7, #2]
 8009912:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	68ba      	ldr	r2, [r7, #8]
 800991a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	887a      	ldrh	r2, [r7, #2]
 8009920:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	887a      	ldrh	r2, [r7, #2]
 8009926:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2200      	movs	r2, #0
 800992c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2200      	movs	r2, #0
 8009932:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	68db      	ldr	r3, [r3, #12]
 8009938:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800993c:	d802      	bhi.n	8009944 <HAL_SPI_TransmitReceive+0xd8>
 800993e:	8abb      	ldrh	r3, [r7, #20]
 8009940:	2b01      	cmp	r3, #1
 8009942:	d908      	bls.n	8009956 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	685a      	ldr	r2, [r3, #4]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009952:	605a      	str	r2, [r3, #4]
 8009954:	e007      	b.n	8009966 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	685a      	ldr	r2, [r3, #4]
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009964:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009970:	2b40      	cmp	r3, #64	@ 0x40
 8009972:	d007      	beq.n	8009984 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009982:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	68db      	ldr	r3, [r3, #12]
 8009988:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800998c:	f240 8083 	bls.w	8009a96 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <HAL_SPI_TransmitReceive+0x132>
 8009998:	8afb      	ldrh	r3, [r7, #22]
 800999a:	2b01      	cmp	r3, #1
 800999c:	d16f      	bne.n	8009a7e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a2:	881a      	ldrh	r2, [r3, #0]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ae:	1c9a      	adds	r2, r3, #2
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	3b01      	subs	r3, #1
 80099bc:	b29a      	uxth	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80099c2:	e05c      	b.n	8009a7e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	f003 0302 	and.w	r3, r3, #2
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d11b      	bne.n	8009a0a <HAL_SPI_TransmitReceive+0x19e>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d016      	beq.n	8009a0a <HAL_SPI_TransmitReceive+0x19e>
 80099dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099de:	2b01      	cmp	r3, #1
 80099e0:	d113      	bne.n	8009a0a <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e6:	881a      	ldrh	r2, [r3, #0]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099f2:	1c9a      	adds	r2, r3, #2
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	3b01      	subs	r3, #1
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a06:	2300      	movs	r3, #0
 8009a08:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	f003 0301 	and.w	r3, r3, #1
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d11c      	bne.n	8009a52 <HAL_SPI_TransmitReceive+0x1e6>
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d016      	beq.n	8009a52 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	68da      	ldr	r2, [r3, #12]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a2e:	b292      	uxth	r2, r2
 8009a30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a36:	1c9a      	adds	r2, r3, #2
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	3b01      	subs	r3, #1
 8009a46:	b29a      	uxth	r2, r3
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009a52:	f7fb f99f 	bl	8004d94 <HAL_GetTick>
 8009a56:	4602      	mov	r2, r0
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d80d      	bhi.n	8009a7e <HAL_SPI_TransmitReceive+0x212>
 8009a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a68:	d009      	beq.n	8009a7e <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2200      	movs	r2, #0
 8009a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009a7a:	2303      	movs	r3, #3
 8009a7c:	e111      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d19d      	bne.n	80099c4 <HAL_SPI_TransmitReceive+0x158>
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d197      	bne.n	80099c4 <HAL_SPI_TransmitReceive+0x158>
 8009a94:	e0e5      	b.n	8009c62 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d003      	beq.n	8009aa6 <HAL_SPI_TransmitReceive+0x23a>
 8009a9e:	8afb      	ldrh	r3, [r7, #22]
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	f040 80d1 	bne.w	8009c48 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009aaa:	b29b      	uxth	r3, r3
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d912      	bls.n	8009ad6 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ab4:	881a      	ldrh	r2, [r3, #0]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ac0:	1c9a      	adds	r2, r3, #2
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	3b02      	subs	r3, #2
 8009ace:	b29a      	uxth	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009ad4:	e0b8      	b.n	8009c48 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	330c      	adds	r3, #12
 8009ae0:	7812      	ldrb	r2, [r2, #0]
 8009ae2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae8:	1c5a      	adds	r2, r3, #1
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	3b01      	subs	r3, #1
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009afc:	e0a4      	b.n	8009c48 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	f003 0302 	and.w	r3, r3, #2
 8009b08:	2b02      	cmp	r3, #2
 8009b0a:	d134      	bne.n	8009b76 <HAL_SPI_TransmitReceive+0x30a>
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d02f      	beq.n	8009b76 <HAL_SPI_TransmitReceive+0x30a>
 8009b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d12c      	bne.n	8009b76 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d912      	bls.n	8009b4c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b2a:	881a      	ldrh	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b36:	1c9a      	adds	r2, r3, #2
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	3b02      	subs	r3, #2
 8009b44:	b29a      	uxth	r2, r3
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009b4a:	e012      	b.n	8009b72 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	330c      	adds	r3, #12
 8009b56:	7812      	ldrb	r2, [r2, #0]
 8009b58:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5e:	1c5a      	adds	r2, r3, #1
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	3b01      	subs	r3, #1
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b72:	2300      	movs	r3, #0
 8009b74:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	f003 0301 	and.w	r3, r3, #1
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d148      	bne.n	8009c16 <HAL_SPI_TransmitReceive+0x3aa>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d042      	beq.n	8009c16 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d923      	bls.n	8009be4 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68da      	ldr	r2, [r3, #12]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ba6:	b292      	uxth	r2, r2
 8009ba8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bae:	1c9a      	adds	r2, r3, #2
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009bba:	b29b      	uxth	r3, r3
 8009bbc:	3b02      	subs	r3, #2
 8009bbe:	b29a      	uxth	r2, r3
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d81f      	bhi.n	8009c12 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009be0:	605a      	str	r2, [r3, #4]
 8009be2:	e016      	b.n	8009c12 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f103 020c 	add.w	r2, r3, #12
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf0:	7812      	ldrb	r2, [r2, #0]
 8009bf2:	b2d2      	uxtb	r2, r2
 8009bf4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c12:	2301      	movs	r3, #1
 8009c14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c16:	f7fb f8bd 	bl	8004d94 <HAL_GetTick>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	6a3b      	ldr	r3, [r7, #32]
 8009c1e:	1ad3      	subs	r3, r2, r3
 8009c20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d803      	bhi.n	8009c2e <HAL_SPI_TransmitReceive+0x3c2>
 8009c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2c:	d102      	bne.n	8009c34 <HAL_SPI_TransmitReceive+0x3c8>
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d109      	bne.n	8009c48 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2201      	movs	r2, #1
 8009c38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009c44:	2303      	movs	r3, #3
 8009c46:	e02c      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f47f af55 	bne.w	8009afe <HAL_SPI_TransmitReceive+0x292>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	f47f af4e 	bne.w	8009afe <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c62:	6a3a      	ldr	r2, [r7, #32]
 8009c64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f000 fe3a 	bl	800a8e0 <SPI_EndRxTxTransaction>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d008      	beq.n	8009c84 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2220      	movs	r2, #32
 8009c76:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009c80:	2301      	movs	r3, #1
 8009c82:	e00e      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d001      	beq.n	8009ca0 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	e000      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009ca0:	2300      	movs	r3, #0
  }
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3728      	adds	r7, #40	@ 0x28
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
	...

08009cac <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <HAL_SPI_Transmit_IT+0x1a>
 8009cc0:	88fb      	ldrh	r3, [r7, #6]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d101      	bne.n	8009cca <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e06d      	b.n	8009da6 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d001      	beq.n	8009cda <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8009cd6:	2302      	movs	r3, #2
 8009cd8:	e065      	b.n	8009da6 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d101      	bne.n	8009ce8 <HAL_SPI_Transmit_IT+0x3c>
 8009ce4:	2302      	movs	r3, #2
 8009ce6:	e05e      	b.n	8009da6 <HAL_SPI_Transmit_IT+0xfa>
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2203      	movs	r2, #3
 8009cf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	88fa      	ldrh	r2, [r7, #6]
 8009d08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	88fa      	ldrh	r2, [r7, #6]
 8009d0e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d34:	d903      	bls.n	8009d3e <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	4a1e      	ldr	r2, [pc, #120]	@ (8009db4 <HAL_SPI_Transmit_IT+0x108>)
 8009d3a:	651a      	str	r2, [r3, #80]	@ 0x50
 8009d3c:	e002      	b.n	8009d44 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	4a1d      	ldr	r2, [pc, #116]	@ (8009db8 <HAL_SPI_Transmit_IT+0x10c>)
 8009d42:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d4c:	d10f      	bne.n	8009d6e <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009d6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d78:	2b40      	cmp	r3, #64	@ 0x40
 8009d7a:	d007      	beq.n	8009d8c <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d8a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	685a      	ldr	r2, [r3, #4]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8009da2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009da4:	2300      	movs	r3, #0
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3714      	adds	r7, #20
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop
 8009db4:	0800a5af 	.word	0x0800a5af
 8009db8:	0800a569 	.word	0x0800a569

08009dbc <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d001      	beq.n	8009dda <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8009dd6:	2302      	movs	r3, #2
 8009dd8:	e092      	b.n	8009f00 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d110      	bne.n	8009e04 <HAL_SPI_Receive_IT+0x48>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009dea:	d10b      	bne.n	8009e04 <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2204      	movs	r2, #4
 8009df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8009df4:	88fb      	ldrh	r3, [r7, #6]
 8009df6:	68ba      	ldr	r2, [r7, #8]
 8009df8:	68b9      	ldr	r1, [r7, #8]
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f000 f888 	bl	8009f10 <HAL_SPI_TransmitReceive_IT>
 8009e00:	4603      	mov	r3, r0
 8009e02:	e07d      	b.n	8009f00 <HAL_SPI_Receive_IT+0x144>
  }


  if ((pData == NULL) || (Size == 0U))
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d002      	beq.n	8009e10 <HAL_SPI_Receive_IT+0x54>
 8009e0a:	88fb      	ldrh	r3, [r7, #6]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e075      	b.n	8009f00 <HAL_SPI_Receive_IT+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d101      	bne.n	8009e22 <HAL_SPI_Receive_IT+0x66>
 8009e1e:	2302      	movs	r3, #2
 8009e20:	e06e      	b.n	8009f00 <HAL_SPI_Receive_IT+0x144>
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2204      	movs	r2, #4
 8009e2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2200      	movs	r2, #0
 8009e36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	88fa      	ldrh	r2, [r7, #6]
 8009e42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	88fa      	ldrh	r2, [r7, #6]
 8009e4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2200      	movs	r2, #0
 8009e52:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2200      	movs	r2, #0
 8009e58:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009e6e:	d90b      	bls.n	8009e88 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	685a      	ldr	r2, [r3, #4]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009e7e:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	4a21      	ldr	r2, [pc, #132]	@ (8009f08 <HAL_SPI_Receive_IT+0x14c>)
 8009e84:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009e86:	e00a      	b.n	8009e9e <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	685a      	ldr	r2, [r3, #4]
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009e96:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8009f0c <HAL_SPI_Receive_IT+0x150>)
 8009e9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ea6:	d10f      	bne.n	8009ec8 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009eb6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009ec6:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ed2:	2b40      	cmp	r3, #64	@ 0x40
 8009ed4:	d007      	beq.n	8009ee6 <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ee4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	685a      	ldr	r2, [r3, #4]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009efc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009efe:	2300      	movs	r3, #0
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3710      	adds	r7, #16
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	0800a51d 	.word	0x0800a51d
 8009f0c:	0800a4cd 	.word	0x0800a4cd

08009f10 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b087      	sub	sp, #28
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
 8009f1c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009f24:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009f2c:	7dfb      	ldrb	r3, [r7, #23]
 8009f2e:	2b01      	cmp	r3, #1
 8009f30:	d00c      	beq.n	8009f4c <HAL_SPI_TransmitReceive_IT+0x3c>
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f38:	d106      	bne.n	8009f48 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d102      	bne.n	8009f48 <HAL_SPI_TransmitReceive_IT+0x38>
 8009f42:	7dfb      	ldrb	r3, [r7, #23]
 8009f44:	2b04      	cmp	r3, #4
 8009f46:	d001      	beq.n	8009f4c <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009f48:	2302      	movs	r3, #2
 8009f4a:	e07d      	b.n	800a048 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d005      	beq.n	8009f5e <HAL_SPI_TransmitReceive_IT+0x4e>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d002      	beq.n	8009f5e <HAL_SPI_TransmitReceive_IT+0x4e>
 8009f58:	887b      	ldrh	r3, [r7, #2]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d101      	bne.n	8009f62 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	e072      	b.n	800a048 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d101      	bne.n	8009f70 <HAL_SPI_TransmitReceive_IT+0x60>
 8009f6c:	2302      	movs	r3, #2
 8009f6e:	e06b      	b.n	800a048 <HAL_SPI_TransmitReceive_IT+0x138>
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2201      	movs	r2, #1
 8009f74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009f7e:	b2db      	uxtb	r3, r3
 8009f80:	2b04      	cmp	r3, #4
 8009f82:	d003      	beq.n	8009f8c <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2205      	movs	r2, #5
 8009f88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	68ba      	ldr	r2, [r7, #8]
 8009f96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	887a      	ldrh	r2, [r7, #2]
 8009f9c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	887a      	ldrh	r2, [r7, #2]
 8009fa2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	887a      	ldrh	r2, [r7, #2]
 8009fae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	887a      	ldrh	r2, [r7, #2]
 8009fb6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	68db      	ldr	r3, [r3, #12]
 8009fbe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009fc2:	d906      	bls.n	8009fd2 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	4a23      	ldr	r2, [pc, #140]	@ (800a054 <HAL_SPI_TransmitReceive_IT+0x144>)
 8009fc8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	4a22      	ldr	r2, [pc, #136]	@ (800a058 <HAL_SPI_TransmitReceive_IT+0x148>)
 8009fce:	651a      	str	r2, [r3, #80]	@ 0x50
 8009fd0:	e005      	b.n	8009fde <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4a21      	ldr	r2, [pc, #132]	@ (800a05c <HAL_SPI_TransmitReceive_IT+0x14c>)
 8009fd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4a21      	ldr	r2, [pc, #132]	@ (800a060 <HAL_SPI_TransmitReceive_IT+0x150>)
 8009fdc:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009fe6:	d802      	bhi.n	8009fee <HAL_SPI_TransmitReceive_IT+0xde>
 8009fe8:	887b      	ldrh	r3, [r7, #2]
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d908      	bls.n	800a000 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	685a      	ldr	r2, [r3, #4]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009ffc:	605a      	str	r2, [r3, #4]
 8009ffe:	e007      	b.n	800a010 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	685a      	ldr	r2, [r3, #4]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a00e:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a01a:	2b40      	cmp	r3, #64	@ 0x40
 800a01c:	d007      	beq.n	800a02e <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a02c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800a044:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	371c      	adds	r7, #28
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	0800a407 	.word	0x0800a407
 800a058:	0800a46d 	.word	0x0800a46d
 800a05c:	0800a2b7 	.word	0x0800a2b7
 800a060:	0800a375 	.word	0x0800a375

0800a064 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b088      	sub	sp, #32
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a07c:	69bb      	ldr	r3, [r7, #24]
 800a07e:	099b      	lsrs	r3, r3, #6
 800a080:	f003 0301 	and.w	r3, r3, #1
 800a084:	2b00      	cmp	r3, #0
 800a086:	d10f      	bne.n	800a0a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a088:	69bb      	ldr	r3, [r7, #24]
 800a08a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d00a      	beq.n	800a0a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	099b      	lsrs	r3, r3, #6
 800a096:	f003 0301 	and.w	r3, r3, #1
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d004      	beq.n	800a0a8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	4798      	blx	r3
    return;
 800a0a6:	e0d7      	b.n	800a258 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	085b      	lsrs	r3, r3, #1
 800a0ac:	f003 0301 	and.w	r3, r3, #1
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00a      	beq.n	800a0ca <HAL_SPI_IRQHandler+0x66>
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	09db      	lsrs	r3, r3, #7
 800a0b8:	f003 0301 	and.w	r3, r3, #1
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d004      	beq.n	800a0ca <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	4798      	blx	r3
    return;
 800a0c8:	e0c6      	b.n	800a258 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	095b      	lsrs	r3, r3, #5
 800a0ce:	f003 0301 	and.w	r3, r3, #1
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d10c      	bne.n	800a0f0 <HAL_SPI_IRQHandler+0x8c>
 800a0d6:	69bb      	ldr	r3, [r7, #24]
 800a0d8:	099b      	lsrs	r3, r3, #6
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d106      	bne.n	800a0f0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	0a1b      	lsrs	r3, r3, #8
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f000 80b4 	beq.w	800a258 <HAL_SPI_IRQHandler+0x1f4>
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	f003 0301 	and.w	r3, r3, #1
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 80ad 	beq.w	800a258 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	099b      	lsrs	r3, r3, #6
 800a102:	f003 0301 	and.w	r3, r3, #1
 800a106:	2b00      	cmp	r3, #0
 800a108:	d023      	beq.n	800a152 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a110:	b2db      	uxtb	r3, r3
 800a112:	2b03      	cmp	r3, #3
 800a114:	d011      	beq.n	800a13a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a11a:	f043 0204 	orr.w	r2, r3, #4
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a122:	2300      	movs	r3, #0
 800a124:	617b      	str	r3, [r7, #20]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	617b      	str	r3, [r7, #20]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	617b      	str	r3, [r7, #20]
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	e00b      	b.n	800a152 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a13a:	2300      	movs	r3, #0
 800a13c:	613b      	str	r3, [r7, #16]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	613b      	str	r3, [r7, #16]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	613b      	str	r3, [r7, #16]
 800a14e:	693b      	ldr	r3, [r7, #16]
        return;
 800a150:	e082      	b.n	800a258 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a152:	69bb      	ldr	r3, [r7, #24]
 800a154:	095b      	lsrs	r3, r3, #5
 800a156:	f003 0301 	and.w	r3, r3, #1
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d014      	beq.n	800a188 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a162:	f043 0201 	orr.w	r2, r3, #1
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a16a:	2300      	movs	r3, #0
 800a16c:	60fb      	str	r3, [r7, #12]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	60fb      	str	r3, [r7, #12]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a184:	601a      	str	r2, [r3, #0]
 800a186:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a188:	69bb      	ldr	r3, [r7, #24]
 800a18a:	0a1b      	lsrs	r3, r3, #8
 800a18c:	f003 0301 	and.w	r3, r3, #1
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00c      	beq.n	800a1ae <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a198:	f043 0208 	orr.w	r2, r3, #8
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60bb      	str	r3, [r7, #8]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	689b      	ldr	r3, [r3, #8]
 800a1aa:	60bb      	str	r3, [r7, #8]
 800a1ac:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d04f      	beq.n	800a256 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	685a      	ldr	r2, [r3, #4]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a1c4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	f003 0302 	and.w	r3, r3, #2
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d104      	bne.n	800a1e2 <HAL_SPI_IRQHandler+0x17e>
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d034      	beq.n	800a24c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	685a      	ldr	r2, [r3, #4]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f022 0203 	bic.w	r2, r2, #3
 800a1f0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d011      	beq.n	800a21e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1fe:	4a18      	ldr	r2, [pc, #96]	@ (800a260 <HAL_SPI_IRQHandler+0x1fc>)
 800a200:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a206:	4618      	mov	r0, r3
 800a208:	f7fb f9b4 	bl	8005574 <HAL_DMA_Abort_IT>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d005      	beq.n	800a21e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a216:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a222:	2b00      	cmp	r3, #0
 800a224:	d016      	beq.n	800a254 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22a:	4a0d      	ldr	r2, [pc, #52]	@ (800a260 <HAL_SPI_IRQHandler+0x1fc>)
 800a22c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a232:	4618      	mov	r0, r3
 800a234:	f7fb f99e 	bl	8005574 <HAL_DMA_Abort_IT>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00a      	beq.n	800a254 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a242:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800a24a:	e003      	b.n	800a254 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 f813 	bl	800a278 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a252:	e000      	b.n	800a256 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a254:	bf00      	nop
    return;
 800a256:	bf00      	nop
  }
}
 800a258:	3720      	adds	r7, #32
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	bf00      	nop
 800a260:	0800a28d 	.word	0x0800a28d

0800a264 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a280:	bf00      	nop
 800a282:	370c      	adds	r7, #12
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a298:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f7ff ffe5 	bl	800a278 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a2ae:	bf00      	nop
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a2b6:	b580      	push	{r7, lr}
 800a2b8:	b082      	sub	sp, #8
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d923      	bls.n	800a312 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68da      	ldr	r2, [r3, #12]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2d4:	b292      	uxth	r2, r2
 800a2d6:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2dc:	1c9a      	adds	r2, r3, #2
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	3b02      	subs	r3, #2
 800a2ec:	b29a      	uxth	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d11f      	bne.n	800a340 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	685a      	ldr	r2, [r3, #4]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a30e:	605a      	str	r2, [r3, #4]
 800a310:	e016      	b.n	800a340 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f103 020c 	add.w	r2, r3, #12
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a31e:	7812      	ldrb	r2, [r2, #0]
 800a320:	b2d2      	uxtb	r2, r2
 800a322:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a328:	1c5a      	adds	r2, r3, #1
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a334:	b29b      	uxth	r3, r3
 800a336:	3b01      	subs	r3, #1
 800a338:	b29a      	uxth	r2, r3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a346:	b29b      	uxth	r3, r3
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10f      	bne.n	800a36c <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	685a      	ldr	r2, [r3, #4]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a35a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a360:	b29b      	uxth	r3, r3
 800a362:	2b00      	cmp	r3, #0
 800a364:	d102      	bne.n	800a36c <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 fb00 	bl	800a96c <SPI_CloseRxTx_ISR>
    }
  }
}
 800a36c:	bf00      	nop
 800a36e:	3708      	adds	r7, #8
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b082      	sub	sp, #8
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a380:	b29b      	uxth	r3, r3
 800a382:	2b01      	cmp	r3, #1
 800a384:	d912      	bls.n	800a3ac <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a38a:	881a      	ldrh	r2, [r3, #0]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a396:	1c9a      	adds	r2, r3, #2
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	3b02      	subs	r3, #2
 800a3a4:	b29a      	uxth	r2, r3
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a3aa:	e012      	b.n	800a3d2 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	330c      	adds	r3, #12
 800a3b6:	7812      	ldrb	r2, [r2, #0]
 800a3b8:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3be:	1c5a      	adds	r2, r3, #1
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	b29a      	uxth	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d110      	bne.n	800a3fe <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685a      	ldr	r2, [r3, #4]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3ea:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d102      	bne.n	800a3fe <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 fab7 	bl	800a96c <SPI_CloseRxTx_ISR>
    }
  }
}
 800a3fe:	bf00      	nop
 800a400:	3708      	adds	r7, #8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}

0800a406 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a406:	b580      	push	{r7, lr}
 800a408:	b082      	sub	sp, #8
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	68da      	ldr	r2, [r3, #12]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a418:	b292      	uxth	r2, r2
 800a41a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a420:	1c9a      	adds	r2, r3, #2
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	3b01      	subs	r3, #1
 800a430:	b29a      	uxth	r2, r3
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a43e:	b29b      	uxth	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10f      	bne.n	800a464 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	685a      	ldr	r2, [r3, #4]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a452:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a458:	b29b      	uxth	r3, r3
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d102      	bne.n	800a464 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fa84 	bl	800a96c <SPI_CloseRxTx_ISR>
    }
  }
}
 800a464:	bf00      	nop
 800a466:	3708      	adds	r7, #8
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b082      	sub	sp, #8
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a478:	881a      	ldrh	r2, [r3, #0]
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a484:	1c9a      	adds	r2, r3, #2
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a48e:	b29b      	uxth	r3, r3
 800a490:	3b01      	subs	r3, #1
 800a492:	b29a      	uxth	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a49c:	b29b      	uxth	r3, r3
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d110      	bne.n	800a4c4 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	685a      	ldr	r2, [r3, #4]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a4b0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4b8:	b29b      	uxth	r3, r3
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d102      	bne.n	800a4c4 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 fa54 	bl	800a96c <SPI_CloseRxTx_ISR>
    }
  }
}
 800a4c4:	bf00      	nop
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b082      	sub	sp, #8
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f103 020c 	add.w	r2, r3, #12
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4e0:	7812      	ldrb	r2, [r2, #0]
 800a4e2:	b2d2      	uxtb	r2, r2
 800a4e4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4ea:	1c5a      	adds	r2, r3, #1
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	b29a      	uxth	r2, r3
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a508:	b29b      	uxth	r3, r3
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d102      	bne.n	800a514 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 fa6e 	bl	800a9f0 <SPI_CloseRx_ISR>
  }
}
 800a514:	bf00      	nop
 800a516:	3708      	adds	r7, #8
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68da      	ldr	r2, [r3, #12]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a52e:	b292      	uxth	r2, r2
 800a530:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a536:	1c9a      	adds	r2, r3, #2
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a542:	b29b      	uxth	r3, r3
 800a544:	3b01      	subs	r3, #1
 800a546:	b29a      	uxth	r2, r3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a554:	b29b      	uxth	r3, r3
 800a556:	2b00      	cmp	r3, #0
 800a558:	d102      	bne.n	800a560 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 fa48 	bl	800a9f0 <SPI_CloseRx_ISR>
  }
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	330c      	adds	r3, #12
 800a57a:	7812      	ldrb	r2, [r2, #0]
 800a57c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a582:	1c5a      	adds	r2, r3, #1
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a58c:	b29b      	uxth	r3, r3
 800a58e:	3b01      	subs	r3, #1
 800a590:	b29a      	uxth	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d102      	bne.n	800a5a6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 fa55 	bl	800aa50 <SPI_CloseTx_ISR>
  }
}
 800a5a6:	bf00      	nop
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}

0800a5ae <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a5ae:	b580      	push	{r7, lr}
 800a5b0:	b082      	sub	sp, #8
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ba:	881a      	ldrh	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5c6:	1c9a      	adds	r2, r3, #2
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5d0:	b29b      	uxth	r3, r3
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	b29a      	uxth	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5de:	b29b      	uxth	r3, r3
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d102      	bne.n	800a5ea <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 fa33 	bl	800aa50 <SPI_CloseTx_ISR>
  }
}
 800a5ea:	bf00      	nop
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
	...

0800a5f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b088      	sub	sp, #32
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	603b      	str	r3, [r7, #0]
 800a600:	4613      	mov	r3, r2
 800a602:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a604:	f7fa fbc6 	bl	8004d94 <HAL_GetTick>
 800a608:	4602      	mov	r2, r0
 800a60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60c:	1a9b      	subs	r3, r3, r2
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	4413      	add	r3, r2
 800a612:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a614:	f7fa fbbe 	bl	8004d94 <HAL_GetTick>
 800a618:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a61a:	4b39      	ldr	r3, [pc, #228]	@ (800a700 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	015b      	lsls	r3, r3, #5
 800a620:	0d1b      	lsrs	r3, r3, #20
 800a622:	69fa      	ldr	r2, [r7, #28]
 800a624:	fb02 f303 	mul.w	r3, r2, r3
 800a628:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a62a:	e054      	b.n	800a6d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a632:	d050      	beq.n	800a6d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a634:	f7fa fbae 	bl	8004d94 <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	69fa      	ldr	r2, [r7, #28]
 800a640:	429a      	cmp	r2, r3
 800a642:	d902      	bls.n	800a64a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d13d      	bne.n	800a6c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	685a      	ldr	r2, [r3, #4]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a658:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a662:	d111      	bne.n	800a688 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a66c:	d004      	beq.n	800a678 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a676:	d107      	bne.n	800a688 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a686:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a68c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a690:	d10f      	bne.n	800a6b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	681a      	ldr	r2, [r3, #0]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a6b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	e017      	b.n	800a6f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d101      	bne.n	800a6d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	3b01      	subs	r3, #1
 800a6d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	689a      	ldr	r2, [r3, #8]
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	4013      	ands	r3, r2
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	bf0c      	ite	eq
 800a6e6:	2301      	moveq	r3, #1
 800a6e8:	2300      	movne	r3, #0
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	79fb      	ldrb	r3, [r7, #7]
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	d19b      	bne.n	800a62c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a6f4:	2300      	movs	r3, #0
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3720      	adds	r7, #32
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	20000004 	.word	0x20000004

0800a704 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b08a      	sub	sp, #40	@ 0x28
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a712:	2300      	movs	r3, #0
 800a714:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a716:	f7fa fb3d 	bl	8004d94 <HAL_GetTick>
 800a71a:	4602      	mov	r2, r0
 800a71c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a71e:	1a9b      	subs	r3, r3, r2
 800a720:	683a      	ldr	r2, [r7, #0]
 800a722:	4413      	add	r3, r2
 800a724:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a726:	f7fa fb35 	bl	8004d94 <HAL_GetTick>
 800a72a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	330c      	adds	r3, #12
 800a732:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a734:	4b3d      	ldr	r3, [pc, #244]	@ (800a82c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a736:	681a      	ldr	r2, [r3, #0]
 800a738:	4613      	mov	r3, r2
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	4413      	add	r3, r2
 800a73e:	00da      	lsls	r2, r3, #3
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	0d1b      	lsrs	r3, r3, #20
 800a744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a746:	fb02 f303 	mul.w	r3, r2, r3
 800a74a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a74c:	e060      	b.n	800a810 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a754:	d107      	bne.n	800a766 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d104      	bne.n	800a766 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	b2db      	uxtb	r3, r3
 800a762:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a764:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a76c:	d050      	beq.n	800a810 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a76e:	f7fa fb11 	bl	8004d94 <HAL_GetTick>
 800a772:	4602      	mov	r2, r0
 800a774:	6a3b      	ldr	r3, [r7, #32]
 800a776:	1ad3      	subs	r3, r2, r3
 800a778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d902      	bls.n	800a784 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	2b00      	cmp	r3, #0
 800a782:	d13d      	bne.n	800a800 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	685a      	ldr	r2, [r3, #4]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a792:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a79c:	d111      	bne.n	800a7c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7a6:	d004      	beq.n	800a7b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7b0:	d107      	bne.n	800a7c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	681a      	ldr	r2, [r3, #0]
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a7c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7ca:	d10f      	bne.n	800a7ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a7da:	601a      	str	r2, [r3, #0]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a7ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a7fc:	2303      	movs	r3, #3
 800a7fe:	e010      	b.n	800a822 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d101      	bne.n	800a80a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a806:	2300      	movs	r3, #0
 800a808:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a80a:	69bb      	ldr	r3, [r7, #24]
 800a80c:	3b01      	subs	r3, #1
 800a80e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	689a      	ldr	r2, [r3, #8]
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	4013      	ands	r3, r2
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d196      	bne.n	800a74e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3728      	adds	r7, #40	@ 0x28
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	20000004 	.word	0x20000004

0800a830 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b086      	sub	sp, #24
 800a834:	af02      	add	r7, sp, #8
 800a836:	60f8      	str	r0, [r7, #12]
 800a838:	60b9      	str	r1, [r7, #8]
 800a83a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a844:	d111      	bne.n	800a86a <SPI_EndRxTransaction+0x3a>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a84e:	d004      	beq.n	800a85a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a858:	d107      	bne.n	800a86a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a868:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	2200      	movs	r2, #0
 800a872:	2180      	movs	r1, #128	@ 0x80
 800a874:	68f8      	ldr	r0, [r7, #12]
 800a876:	f7ff febd 	bl	800a5f4 <SPI_WaitFlagStateUntilTimeout>
 800a87a:	4603      	mov	r3, r0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d007      	beq.n	800a890 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a884:	f043 0220 	orr.w	r2, r3, #32
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a88c:	2303      	movs	r3, #3
 800a88e:	e023      	b.n	800a8d8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a898:	d11d      	bne.n	800a8d6 <SPI_EndRxTransaction+0xa6>
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8a2:	d004      	beq.n	800a8ae <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	689b      	ldr	r3, [r3, #8]
 800a8a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8ac:	d113      	bne.n	800a8d6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a8ba:	68f8      	ldr	r0, [r7, #12]
 800a8bc:	f7ff ff22 	bl	800a704 <SPI_WaitFifoStateUntilTimeout>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d007      	beq.n	800a8d6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8ca:	f043 0220 	orr.w	r2, r3, #32
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	e000      	b.n	800a8d8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a8d6:	2300      	movs	r3, #0
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af02      	add	r7, sp, #8
 800a8e6:	60f8      	str	r0, [r7, #12]
 800a8e8:	60b9      	str	r1, [r7, #8]
 800a8ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f7ff ff03 	bl	800a704 <SPI_WaitFifoStateUntilTimeout>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d007      	beq.n	800a914 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a908:	f043 0220 	orr.w	r2, r3, #32
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a910:	2303      	movs	r3, #3
 800a912:	e027      	b.n	800a964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	9300      	str	r3, [sp, #0]
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	2200      	movs	r2, #0
 800a91c:	2180      	movs	r1, #128	@ 0x80
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f7ff fe68 	bl	800a5f4 <SPI_WaitFlagStateUntilTimeout>
 800a924:	4603      	mov	r3, r0
 800a926:	2b00      	cmp	r3, #0
 800a928:	d007      	beq.n	800a93a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a92e:	f043 0220 	orr.w	r2, r3, #32
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a936:	2303      	movs	r3, #3
 800a938:	e014      	b.n	800a964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	9300      	str	r3, [sp, #0]
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2200      	movs	r2, #0
 800a942:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a946:	68f8      	ldr	r0, [r7, #12]
 800a948:	f7ff fedc 	bl	800a704 <SPI_WaitFifoStateUntilTimeout>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d007      	beq.n	800a962 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a956:	f043 0220 	orr.w	r2, r3, #32
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e000      	b.n	800a964 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3710      	adds	r7, #16
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b084      	sub	sp, #16
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a974:	f7fa fa0e 	bl	8004d94 <HAL_GetTick>
 800a978:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f022 0220 	bic.w	r2, r2, #32
 800a988:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a98a:	68fa      	ldr	r2, [r7, #12]
 800a98c:	2164      	movs	r1, #100	@ 0x64
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f7ff ffa6 	bl	800a8e0 <SPI_EndRxTxTransaction>
 800a994:	4603      	mov	r3, r0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d005      	beq.n	800a9a6 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a99e:	f043 0220 	orr.w	r2, r3, #32
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d115      	bne.n	800a9da <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	2b04      	cmp	r3, #4
 800a9b8:	d107      	bne.n	800a9ca <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f7f9 fc52 	bl	800426c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a9c8:	e00e      	b.n	800a9e8 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f7ff fc46 	bl	800a264 <HAL_SPI_TxRxCpltCallback>
}
 800a9d8:	e006      	b.n	800a9e8 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f7ff fc48 	bl	800a278 <HAL_SPI_ErrorCallback>
}
 800a9e8:	bf00      	nop
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	685a      	ldr	r2, [r3, #4]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800aa06:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800aa08:	f7fa f9c4 	bl	8004d94 <HAL_GetTick>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	461a      	mov	r2, r3
 800aa10:	2164      	movs	r1, #100	@ 0x64
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f7ff ff0c 	bl	800a830 <SPI_EndRxTransaction>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d005      	beq.n	800aa2a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa22:	f043 0220 	orr.w	r2, r3, #32
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d103      	bne.n	800aa42 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f7f9 fc16 	bl	800426c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800aa40:	e002      	b.n	800aa48 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff fc18 	bl	800a278 <HAL_SPI_ErrorCallback>
}
 800aa48:	bf00      	nop
 800aa4a:	3708      	adds	r7, #8
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b084      	sub	sp, #16
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa58:	f7fa f99c 	bl	8004d94 <HAL_GetTick>
 800aa5c:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	685a      	ldr	r2, [r3, #4]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800aa6c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	2164      	movs	r1, #100	@ 0x64
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7ff ff34 	bl	800a8e0 <SPI_EndRxTxTransaction>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d005      	beq.n	800aa8a <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa82:	f043 0220 	orr.w	r2, r3, #32
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d10a      	bne.n	800aaa8 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa92:	2300      	movs	r3, #0
 800aa94:	60bb      	str	r3, [r7, #8]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	60bb      	str	r3, [r7, #8]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	60bb      	str	r3, [r7, #8]
 800aaa6:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d003      	beq.n	800aac0 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f7ff fbdd 	bl	800a278 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800aabe:	e002      	b.n	800aac6 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7f9 fbe7 	bl	8004294 <HAL_SPI_TxCpltCallback>
}
 800aac6:	bf00      	nop
 800aac8:	3710      	adds	r7, #16
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}

0800aace <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aace:	b580      	push	{r7, lr}
 800aad0:	b082      	sub	sp, #8
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d101      	bne.n	800aae0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aadc:	2301      	movs	r3, #1
 800aade:	e049      	b.n	800ab74 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aae6:	b2db      	uxtb	r3, r3
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d106      	bne.n	800aafa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f7f6 fcc1 	bl	800147c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2202      	movs	r2, #2
 800aafe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	3304      	adds	r3, #4
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	f000 fa03 	bl	800af18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2201      	movs	r2, #1
 800ab26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2201      	movs	r2, #1
 800ab2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2201      	movs	r2, #1
 800ab36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2201      	movs	r2, #1
 800ab46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2201      	movs	r2, #1
 800ab56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3708      	adds	r7, #8
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	2b01      	cmp	r3, #1
 800ab8e:	d001      	beq.n	800ab94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e04f      	b.n	800ac34 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2202      	movs	r2, #2
 800ab98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68da      	ldr	r2, [r3, #12]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f042 0201 	orr.w	r2, r2, #1
 800abaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a23      	ldr	r2, [pc, #140]	@ (800ac40 <HAL_TIM_Base_Start_IT+0xc4>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d01d      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abbe:	d018      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4a1f      	ldr	r2, [pc, #124]	@ (800ac44 <HAL_TIM_Base_Start_IT+0xc8>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d013      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a1e      	ldr	r2, [pc, #120]	@ (800ac48 <HAL_TIM_Base_Start_IT+0xcc>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d00e      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a1c      	ldr	r2, [pc, #112]	@ (800ac4c <HAL_TIM_Base_Start_IT+0xd0>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d009      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a1b      	ldr	r2, [pc, #108]	@ (800ac50 <HAL_TIM_Base_Start_IT+0xd4>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d004      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x76>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a19      	ldr	r2, [pc, #100]	@ (800ac54 <HAL_TIM_Base_Start_IT+0xd8>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d115      	bne.n	800ac1e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	689a      	ldr	r2, [r3, #8]
 800abf8:	4b17      	ldr	r3, [pc, #92]	@ (800ac58 <HAL_TIM_Base_Start_IT+0xdc>)
 800abfa:	4013      	ands	r3, r2
 800abfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b06      	cmp	r3, #6
 800ac02:	d015      	beq.n	800ac30 <HAL_TIM_Base_Start_IT+0xb4>
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac0a:	d011      	beq.n	800ac30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f042 0201 	orr.w	r2, r2, #1
 800ac1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac1c:	e008      	b.n	800ac30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f042 0201 	orr.w	r2, r2, #1
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	e000      	b.n	800ac32 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3714      	adds	r7, #20
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr
 800ac40:	40012c00 	.word	0x40012c00
 800ac44:	40000400 	.word	0x40000400
 800ac48:	40000800 	.word	0x40000800
 800ac4c:	40000c00 	.word	0x40000c00
 800ac50:	40013400 	.word	0x40013400
 800ac54:	40014000 	.word	0x40014000
 800ac58:	00010007 	.word	0x00010007

0800ac5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	68da      	ldr	r2, [r3, #12]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f022 0201 	bic.w	r2, r2, #1
 800ac72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	6a1a      	ldr	r2, [r3, #32]
 800ac7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ac7e:	4013      	ands	r3, r2
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d10f      	bne.n	800aca4 <HAL_TIM_Base_Stop_IT+0x48>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	6a1a      	ldr	r2, [r3, #32]
 800ac8a:	f240 4344 	movw	r3, #1092	@ 0x444
 800ac8e:	4013      	ands	r3, r2
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d107      	bne.n	800aca4 <HAL_TIM_Base_Stop_IT+0x48>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	681a      	ldr	r2, [r3, #0]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f022 0201 	bic.w	r2, r2, #1
 800aca2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800acac:	2300      	movs	r3, #0
}
 800acae:	4618      	mov	r0, r3
 800acb0:	370c      	adds	r7, #12
 800acb2:	46bd      	mov	sp, r7
 800acb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb8:	4770      	bx	lr

0800acba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b084      	sub	sp, #16
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	68db      	ldr	r3, [r3, #12]
 800acc8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	f003 0302 	and.w	r3, r3, #2
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d020      	beq.n	800ad1e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f003 0302 	and.w	r3, r3, #2
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d01b      	beq.n	800ad1e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f06f 0202 	mvn.w	r2, #2
 800acee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	699b      	ldr	r3, [r3, #24]
 800acfc:	f003 0303 	and.w	r3, r3, #3
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d003      	beq.n	800ad0c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 f8e9 	bl	800aedc <HAL_TIM_IC_CaptureCallback>
 800ad0a:	e005      	b.n	800ad18 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 f8db 	bl	800aec8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 f8ec 	bl	800aef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	f003 0304 	and.w	r3, r3, #4
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d020      	beq.n	800ad6a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f003 0304 	and.w	r3, r3, #4
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d01b      	beq.n	800ad6a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f06f 0204 	mvn.w	r2, #4
 800ad3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2202      	movs	r2, #2
 800ad40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d003      	beq.n	800ad58 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 f8c3 	bl	800aedc <HAL_TIM_IC_CaptureCallback>
 800ad56:	e005      	b.n	800ad64 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f8b5 	bl	800aec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f8c6 	bl	800aef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	f003 0308 	and.w	r3, r3, #8
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d020      	beq.n	800adb6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f003 0308 	and.w	r3, r3, #8
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d01b      	beq.n	800adb6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f06f 0208 	mvn.w	r2, #8
 800ad86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2204      	movs	r2, #4
 800ad8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	69db      	ldr	r3, [r3, #28]
 800ad94:	f003 0303 	and.w	r3, r3, #3
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d003      	beq.n	800ada4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f000 f89d 	bl	800aedc <HAL_TIM_IC_CaptureCallback>
 800ada2:	e005      	b.n	800adb0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 f88f 	bl	800aec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f8a0 	bl	800aef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	f003 0310 	and.w	r3, r3, #16
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d020      	beq.n	800ae02 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f003 0310 	and.w	r3, r3, #16
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d01b      	beq.n	800ae02 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f06f 0210 	mvn.w	r2, #16
 800add2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2208      	movs	r2, #8
 800add8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	69db      	ldr	r3, [r3, #28]
 800ade0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d003      	beq.n	800adf0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 f877 	bl	800aedc <HAL_TIM_IC_CaptureCallback>
 800adee:	e005      	b.n	800adfc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f000 f869 	bl	800aec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f000 f87a 	bl	800aef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	f003 0301 	and.w	r3, r3, #1
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00c      	beq.n	800ae26 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f003 0301 	and.w	r3, r3, #1
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d007      	beq.n	800ae26 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f06f 0201 	mvn.w	r2, #1
 800ae1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f7f6 ffd7 	bl	8001dd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d104      	bne.n	800ae3a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00c      	beq.n	800ae54 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d007      	beq.n	800ae54 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ae4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 f99a 	bl	800b188 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00c      	beq.n	800ae78 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d007      	beq.n	800ae78 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ae70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f000 f992 	bl	800b19c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00c      	beq.n	800ae9c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d007      	beq.n	800ae9c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ae94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f000 f834 	bl	800af04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	f003 0320 	and.w	r3, r3, #32
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00c      	beq.n	800aec0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f003 0320 	and.w	r3, r3, #32
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d007      	beq.n	800aec0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f06f 0220 	mvn.w	r2, #32
 800aeb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f95a 	bl	800b174 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aec0:	bf00      	nop
 800aec2:	3710      	adds	r7, #16
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aed0:	bf00      	nop
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aee4:	bf00      	nop
 800aee6:	370c      	adds	r7, #12
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr

0800aef0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aef8:	bf00      	nop
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af0c:	bf00      	nop
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr

0800af18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800af18:	b480      	push	{r7}
 800af1a:	b085      	sub	sp, #20
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a46      	ldr	r2, [pc, #280]	@ (800b044 <TIM_Base_SetConfig+0x12c>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d013      	beq.n	800af58 <TIM_Base_SetConfig+0x40>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af36:	d00f      	beq.n	800af58 <TIM_Base_SetConfig+0x40>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a43      	ldr	r2, [pc, #268]	@ (800b048 <TIM_Base_SetConfig+0x130>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d00b      	beq.n	800af58 <TIM_Base_SetConfig+0x40>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a42      	ldr	r2, [pc, #264]	@ (800b04c <TIM_Base_SetConfig+0x134>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d007      	beq.n	800af58 <TIM_Base_SetConfig+0x40>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	4a41      	ldr	r2, [pc, #260]	@ (800b050 <TIM_Base_SetConfig+0x138>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d003      	beq.n	800af58 <TIM_Base_SetConfig+0x40>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	4a40      	ldr	r2, [pc, #256]	@ (800b054 <TIM_Base_SetConfig+0x13c>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d108      	bne.n	800af6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a35      	ldr	r2, [pc, #212]	@ (800b044 <TIM_Base_SetConfig+0x12c>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d01f      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af78:	d01b      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a32      	ldr	r2, [pc, #200]	@ (800b048 <TIM_Base_SetConfig+0x130>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d017      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a31      	ldr	r2, [pc, #196]	@ (800b04c <TIM_Base_SetConfig+0x134>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d013      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a30      	ldr	r2, [pc, #192]	@ (800b050 <TIM_Base_SetConfig+0x138>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d00f      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a2f      	ldr	r2, [pc, #188]	@ (800b054 <TIM_Base_SetConfig+0x13c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d00b      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a2e      	ldr	r2, [pc, #184]	@ (800b058 <TIM_Base_SetConfig+0x140>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d007      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a2d      	ldr	r2, [pc, #180]	@ (800b05c <TIM_Base_SetConfig+0x144>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d003      	beq.n	800afb2 <TIM_Base_SetConfig+0x9a>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a2c      	ldr	r2, [pc, #176]	@ (800b060 <TIM_Base_SetConfig+0x148>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d108      	bne.n	800afc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	68db      	ldr	r3, [r3, #12]
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	695b      	ldr	r3, [r3, #20]
 800afce:	4313      	orrs	r3, r2
 800afd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	68fa      	ldr	r2, [r7, #12]
 800afd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	689a      	ldr	r2, [r3, #8]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	4a16      	ldr	r2, [pc, #88]	@ (800b044 <TIM_Base_SetConfig+0x12c>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d00f      	beq.n	800b010 <TIM_Base_SetConfig+0xf8>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	4a18      	ldr	r2, [pc, #96]	@ (800b054 <TIM_Base_SetConfig+0x13c>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d00b      	beq.n	800b010 <TIM_Base_SetConfig+0xf8>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a17      	ldr	r2, [pc, #92]	@ (800b058 <TIM_Base_SetConfig+0x140>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d007      	beq.n	800b010 <TIM_Base_SetConfig+0xf8>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4a16      	ldr	r2, [pc, #88]	@ (800b05c <TIM_Base_SetConfig+0x144>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d003      	beq.n	800b010 <TIM_Base_SetConfig+0xf8>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a15      	ldr	r2, [pc, #84]	@ (800b060 <TIM_Base_SetConfig+0x148>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d103      	bne.n	800b018 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	691a      	ldr	r2, [r3, #16]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2201      	movs	r2, #1
 800b01c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	f003 0301 	and.w	r3, r3, #1
 800b026:	2b01      	cmp	r3, #1
 800b028:	d105      	bne.n	800b036 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	691b      	ldr	r3, [r3, #16]
 800b02e:	f023 0201 	bic.w	r2, r3, #1
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	611a      	str	r2, [r3, #16]
  }
}
 800b036:	bf00      	nop
 800b038:	3714      	adds	r7, #20
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop
 800b044:	40012c00 	.word	0x40012c00
 800b048:	40000400 	.word	0x40000400
 800b04c:	40000800 	.word	0x40000800
 800b050:	40000c00 	.word	0x40000c00
 800b054:	40013400 	.word	0x40013400
 800b058:	40014000 	.word	0x40014000
 800b05c:	40014400 	.word	0x40014400
 800b060:	40014800 	.word	0x40014800

0800b064 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b074:	2b01      	cmp	r3, #1
 800b076:	d101      	bne.n	800b07c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b078:	2302      	movs	r3, #2
 800b07a:	e068      	b.n	800b14e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2202      	movs	r2, #2
 800b088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	689b      	ldr	r3, [r3, #8]
 800b09a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	4a2e      	ldr	r2, [pc, #184]	@ (800b15c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d004      	beq.n	800b0b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a2d      	ldr	r2, [pc, #180]	@ (800b160 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d108      	bne.n	800b0c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b0b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68fa      	ldr	r2, [r7, #12]
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	68fa      	ldr	r2, [r7, #12]
 800b0da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a1e      	ldr	r2, [pc, #120]	@ (800b15c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d01d      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0ee:	d018      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a1b      	ldr	r2, [pc, #108]	@ (800b164 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d013      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a1a      	ldr	r2, [pc, #104]	@ (800b168 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d00e      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a18      	ldr	r2, [pc, #96]	@ (800b16c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d009      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a13      	ldr	r2, [pc, #76]	@ (800b160 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d004      	beq.n	800b122 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a14      	ldr	r2, [pc, #80]	@ (800b170 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d10c      	bne.n	800b13c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b128:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	68ba      	ldr	r2, [r7, #8]
 800b130:	4313      	orrs	r3, r2
 800b132:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	68ba      	ldr	r2, [r7, #8]
 800b13a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2201      	movs	r2, #1
 800b140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2200      	movs	r2, #0
 800b148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b14c:	2300      	movs	r3, #0
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3714      	adds	r7, #20
 800b152:	46bd      	mov	sp, r7
 800b154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b158:	4770      	bx	lr
 800b15a:	bf00      	nop
 800b15c:	40012c00 	.word	0x40012c00
 800b160:	40013400 	.word	0x40013400
 800b164:	40000400 	.word	0x40000400
 800b168:	40000800 	.word	0x40000800
 800b16c:	40000c00 	.word	0x40000c00
 800b170:	40014000 	.word	0x40014000

0800b174 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b17c:	bf00      	nop
 800b17e:	370c      	adds	r7, #12
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b190:	bf00      	nop
 800b192:	370c      	adds	r7, #12
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b19c:	b480      	push	{r7}
 800b19e:	b083      	sub	sp, #12
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b1a4:	bf00      	nop
 800b1a6:	370c      	adds	r7, #12
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr

0800b1b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b082      	sub	sp, #8
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d101      	bne.n	800b1c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e042      	b.n	800b248 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d106      	bne.n	800b1da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f7f6 f9a7 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2224      	movs	r2, #36	@ 0x24
 800b1de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f022 0201 	bic.w	r2, r2, #1
 800b1f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d002      	beq.n	800b200 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 ff60 	bl	800c0c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 fc61 	bl	800bac8 <UART_SetConfig>
 800b206:	4603      	mov	r3, r0
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d101      	bne.n	800b210 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	e01b      	b.n	800b248 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	685a      	ldr	r2, [r3, #4]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b21e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	689a      	ldr	r2, [r3, #8]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b22e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f042 0201 	orr.w	r2, r2, #1
 800b23e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 ffdf 	bl	800c204 <UART_CheckIdleState>
 800b246:	4603      	mov	r3, r0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3708      	adds	r7, #8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b08a      	sub	sp, #40	@ 0x28
 800b254:	af02      	add	r7, sp, #8
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	60b9      	str	r1, [r7, #8]
 800b25a:	603b      	str	r3, [r7, #0]
 800b25c:	4613      	mov	r3, r2
 800b25e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b266:	2b20      	cmp	r3, #32
 800b268:	d17b      	bne.n	800b362 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d002      	beq.n	800b276 <HAL_UART_Transmit+0x26>
 800b270:	88fb      	ldrh	r3, [r7, #6]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d101      	bne.n	800b27a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b276:	2301      	movs	r3, #1
 800b278:	e074      	b.n	800b364 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2200      	movs	r2, #0
 800b27e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2221      	movs	r2, #33	@ 0x21
 800b286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b28a:	f7f9 fd83 	bl	8004d94 <HAL_GetTick>
 800b28e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	88fa      	ldrh	r2, [r7, #6]
 800b294:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	88fa      	ldrh	r2, [r7, #6]
 800b29c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2a8:	d108      	bne.n	800b2bc <HAL_UART_Transmit+0x6c>
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	691b      	ldr	r3, [r3, #16]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d104      	bne.n	800b2bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	61bb      	str	r3, [r7, #24]
 800b2ba:	e003      	b.n	800b2c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b2c4:	e030      	b.n	800b328 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	9300      	str	r3, [sp, #0]
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	2180      	movs	r1, #128	@ 0x80
 800b2d0:	68f8      	ldr	r0, [r7, #12]
 800b2d2:	f001 f841 	bl	800c358 <UART_WaitOnFlagUntilTimeout>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d005      	beq.n	800b2e8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	2220      	movs	r2, #32
 800b2e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b2e4:	2303      	movs	r3, #3
 800b2e6:	e03d      	b.n	800b364 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b2e8:	69fb      	ldr	r3, [r7, #28]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d10b      	bne.n	800b306 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b2ee:	69bb      	ldr	r3, [r7, #24]
 800b2f0:	881a      	ldrh	r2, [r3, #0]
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b2fa:	b292      	uxth	r2, r2
 800b2fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	3302      	adds	r3, #2
 800b302:	61bb      	str	r3, [r7, #24]
 800b304:	e007      	b.n	800b316 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b306:	69fb      	ldr	r3, [r7, #28]
 800b308:	781a      	ldrb	r2, [r3, #0]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	3301      	adds	r3, #1
 800b314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	3b01      	subs	r3, #1
 800b320:	b29a      	uxth	r2, r3
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b32e:	b29b      	uxth	r3, r3
 800b330:	2b00      	cmp	r3, #0
 800b332:	d1c8      	bne.n	800b2c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	9300      	str	r3, [sp, #0]
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	2200      	movs	r2, #0
 800b33c:	2140      	movs	r1, #64	@ 0x40
 800b33e:	68f8      	ldr	r0, [r7, #12]
 800b340:	f001 f80a 	bl	800c358 <UART_WaitOnFlagUntilTimeout>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d005      	beq.n	800b356 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2220      	movs	r2, #32
 800b34e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b352:	2303      	movs	r3, #3
 800b354:	e006      	b.n	800b364 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2220      	movs	r2, #32
 800b35a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b35e:	2300      	movs	r3, #0
 800b360:	e000      	b.n	800b364 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b362:	2302      	movs	r3, #2
  }
}
 800b364:	4618      	mov	r0, r3
 800b366:	3720      	adds	r7, #32
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b08a      	sub	sp, #40	@ 0x28
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	4613      	mov	r3, r2
 800b378:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b380:	2b20      	cmp	r3, #32
 800b382:	d137      	bne.n	800b3f4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d002      	beq.n	800b390 <HAL_UART_Receive_IT+0x24>
 800b38a:	88fb      	ldrh	r3, [r7, #6]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d101      	bne.n	800b394 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	e030      	b.n	800b3f6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2200      	movs	r2, #0
 800b398:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a18      	ldr	r2, [pc, #96]	@ (800b400 <HAL_UART_Receive_IT+0x94>)
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d01f      	beq.n	800b3e4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d018      	beq.n	800b3e4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	e853 3f00 	ldrex	r3, [r3]
 800b3be:	613b      	str	r3, [r7, #16]
   return(result);
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b3c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d0:	623b      	str	r3, [r7, #32]
 800b3d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d4:	69f9      	ldr	r1, [r7, #28]
 800b3d6:	6a3a      	ldr	r2, [r7, #32]
 800b3d8:	e841 2300 	strex	r3, r2, [r1]
 800b3dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d1e6      	bne.n	800b3b2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b3e4:	88fb      	ldrh	r3, [r7, #6]
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	68b9      	ldr	r1, [r7, #8]
 800b3ea:	68f8      	ldr	r0, [r7, #12]
 800b3ec:	f001 f822 	bl	800c434 <UART_Start_Receive_IT>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	e000      	b.n	800b3f6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b3f4:	2302      	movs	r3, #2
  }
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3728      	adds	r7, #40	@ 0x28
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop
 800b400:	40008000 	.word	0x40008000

0800b404 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b0ba      	sub	sp, #232	@ 0xe8
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	69db      	ldr	r3, [r3, #28]
 800b412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b42a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b42e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b432:	4013      	ands	r3, r2
 800b434:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b438:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d11b      	bne.n	800b478 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b444:	f003 0320 	and.w	r3, r3, #32
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d015      	beq.n	800b478 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b44c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b450:	f003 0320 	and.w	r3, r3, #32
 800b454:	2b00      	cmp	r3, #0
 800b456:	d105      	bne.n	800b464 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b45c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b460:	2b00      	cmp	r3, #0
 800b462:	d009      	beq.n	800b478 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f000 8300 	beq.w	800ba6e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	4798      	blx	r3
      }
      return;
 800b476:	e2fa      	b.n	800ba6e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800b478:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	f000 8123 	beq.w	800b6c8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b482:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b486:	4b8d      	ldr	r3, [pc, #564]	@ (800b6bc <HAL_UART_IRQHandler+0x2b8>)
 800b488:	4013      	ands	r3, r2
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d106      	bne.n	800b49c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b48e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b492:	4b8b      	ldr	r3, [pc, #556]	@ (800b6c0 <HAL_UART_IRQHandler+0x2bc>)
 800b494:	4013      	ands	r3, r2
 800b496:	2b00      	cmp	r3, #0
 800b498:	f000 8116 	beq.w	800b6c8 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b49c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4a0:	f003 0301 	and.w	r3, r3, #1
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d011      	beq.n	800b4cc <HAL_UART_IRQHandler+0xc8>
 800b4a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d00b      	beq.n	800b4cc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4c2:	f043 0201 	orr.w	r2, r3, #1
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b4cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4d0:	f003 0302 	and.w	r3, r3, #2
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d011      	beq.n	800b4fc <HAL_UART_IRQHandler+0xf8>
 800b4d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b4dc:	f003 0301 	and.w	r3, r3, #1
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00b      	beq.n	800b4fc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	2202      	movs	r2, #2
 800b4ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4f2:	f043 0204 	orr.w	r2, r3, #4
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b4fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b500:	f003 0304 	and.w	r3, r3, #4
 800b504:	2b00      	cmp	r3, #0
 800b506:	d011      	beq.n	800b52c <HAL_UART_IRQHandler+0x128>
 800b508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b50c:	f003 0301 	and.w	r3, r3, #1
 800b510:	2b00      	cmp	r3, #0
 800b512:	d00b      	beq.n	800b52c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2204      	movs	r2, #4
 800b51a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b522:	f043 0202 	orr.w	r2, r3, #2
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b52c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b530:	f003 0308 	and.w	r3, r3, #8
 800b534:	2b00      	cmp	r3, #0
 800b536:	d017      	beq.n	800b568 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b53c:	f003 0320 	and.w	r3, r3, #32
 800b540:	2b00      	cmp	r3, #0
 800b542:	d105      	bne.n	800b550 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b544:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b548:	4b5c      	ldr	r3, [pc, #368]	@ (800b6bc <HAL_UART_IRQHandler+0x2b8>)
 800b54a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d00b      	beq.n	800b568 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	2208      	movs	r2, #8
 800b556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b55e:	f043 0208 	orr.w	r2, r3, #8
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b56c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b570:	2b00      	cmp	r3, #0
 800b572:	d012      	beq.n	800b59a <HAL_UART_IRQHandler+0x196>
 800b574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b578:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d00c      	beq.n	800b59a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b588:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b590:	f043 0220 	orr.w	r2, r3, #32
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f000 8266 	beq.w	800ba72 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5aa:	f003 0320 	and.w	r3, r3, #32
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d013      	beq.n	800b5da <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5b6:	f003 0320 	and.w	r3, r3, #32
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d105      	bne.n	800b5ca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d007      	beq.n	800b5da <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d003      	beq.n	800b5da <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ee:	2b40      	cmp	r3, #64	@ 0x40
 800b5f0:	d005      	beq.n	800b5fe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b5f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b5f6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d054      	beq.n	800b6a8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f001 f83a 	bl	800c678 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	689b      	ldr	r3, [r3, #8]
 800b60a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b60e:	2b40      	cmp	r3, #64	@ 0x40
 800b610:	d146      	bne.n	800b6a0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	3308      	adds	r3, #8
 800b618:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b61c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b620:	e853 3f00 	ldrex	r3, [r3]
 800b624:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b628:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b62c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b630:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	3308      	adds	r3, #8
 800b63a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b63e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b642:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b646:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b64a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b64e:	e841 2300 	strex	r3, r2, [r1]
 800b652:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b656:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d1d9      	bne.n	800b612 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b664:	2b00      	cmp	r3, #0
 800b666:	d017      	beq.n	800b698 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b66e:	4a15      	ldr	r2, [pc, #84]	@ (800b6c4 <HAL_UART_IRQHandler+0x2c0>)
 800b670:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b678:	4618      	mov	r0, r3
 800b67a:	f7f9 ff7b 	bl	8005574 <HAL_DMA_Abort_IT>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d019      	beq.n	800b6b8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b68a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b692:	4610      	mov	r0, r2
 800b694:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b696:	e00f      	b.n	800b6b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 f9ff 	bl	800ba9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b69e:	e00b      	b.n	800b6b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f000 f9fb 	bl	800ba9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6a6:	e007      	b.n	800b6b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 f9f7 	bl	800ba9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b6b6:	e1dc      	b.n	800ba72 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6b8:	bf00      	nop
    return;
 800b6ba:	e1da      	b.n	800ba72 <HAL_UART_IRQHandler+0x66e>
 800b6bc:	10000001 	.word	0x10000001
 800b6c0:	04000120 	.word	0x04000120
 800b6c4:	0800c745 	.word	0x0800c745

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	f040 8170 	bne.w	800b9b2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b6d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6d6:	f003 0310 	and.w	r3, r3, #16
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f000 8169 	beq.w	800b9b2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b6e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b6e4:	f003 0310 	and.w	r3, r3, #16
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	f000 8162 	beq.w	800b9b2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	2210      	movs	r2, #16
 800b6f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	689b      	ldr	r3, [r3, #8]
 800b6fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b700:	2b40      	cmp	r3, #64	@ 0x40
 800b702:	f040 80d8 	bne.w	800b8b6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b714:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f000 80af 	beq.w	800b87c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b724:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b728:	429a      	cmp	r2, r3
 800b72a:	f080 80a7 	bcs.w	800b87c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b734:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f003 0320 	and.w	r3, r3, #32
 800b746:	2b00      	cmp	r3, #0
 800b748:	f040 8087 	bne.w	800b85a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b754:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b758:	e853 3f00 	ldrex	r3, [r3]
 800b75c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b760:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b768:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	461a      	mov	r2, r3
 800b772:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b776:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b77a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b77e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b782:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b786:	e841 2300 	strex	r3, r2, [r1]
 800b78a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b78e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1da      	bne.n	800b74c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	3308      	adds	r3, #8
 800b79c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b7a0:	e853 3f00 	ldrex	r3, [r3]
 800b7a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b7a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7a8:	f023 0301 	bic.w	r3, r3, #1
 800b7ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	3308      	adds	r3, #8
 800b7b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b7ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b7be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b7c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b7c6:	e841 2300 	strex	r3, r2, [r1]
 800b7ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b7cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d1e1      	bne.n	800b796 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	3308      	adds	r3, #8
 800b7d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7dc:	e853 3f00 	ldrex	r3, [r3]
 800b7e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b7e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b7e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	3308      	adds	r3, #8
 800b7f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b7f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b7f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b7fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b7fe:	e841 2300 	strex	r3, r2, [r1]
 800b802:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b806:	2b00      	cmp	r3, #0
 800b808:	d1e3      	bne.n	800b7d2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2220      	movs	r2, #32
 800b80e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b820:	e853 3f00 	ldrex	r3, [r3]
 800b824:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b828:	f023 0310 	bic.w	r3, r3, #16
 800b82c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	461a      	mov	r2, r3
 800b836:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b83a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b83c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b83e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b840:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b842:	e841 2300 	strex	r3, r2, [r1]
 800b846:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d1e4      	bne.n	800b818 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b854:	4618      	mov	r0, r3
 800b856:	f7f9 fe31 	bl	80054bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2202      	movs	r2, #2
 800b85e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	1ad3      	subs	r3, r2, r3
 800b870:	b29b      	uxth	r3, r3
 800b872:	4619      	mov	r1, r3
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 f91b 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b87a:	e0fc      	b.n	800ba76 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b882:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b886:	429a      	cmp	r2, r3
 800b888:	f040 80f5 	bne.w	800ba76 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f003 0320 	and.w	r3, r3, #32
 800b89a:	2b20      	cmp	r3, #32
 800b89c:	f040 80eb 	bne.w	800ba76 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2202      	movs	r2, #2
 800b8a4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f000 f8fe 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
      return;
 800b8b4:	e0df      	b.n	800ba76 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8c2:	b29b      	uxth	r3, r3
 800b8c4:	1ad3      	subs	r3, r2, r3
 800b8c6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f000 80d1 	beq.w	800ba7a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b8d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f000 80cc 	beq.w	800ba7a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ea:	e853 3f00 	ldrex	r3, [r3]
 800b8ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	461a      	mov	r2, r3
 800b900:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b904:	647b      	str	r3, [r7, #68]	@ 0x44
 800b906:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b908:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b90a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b90c:	e841 2300 	strex	r3, r2, [r1]
 800b910:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b914:	2b00      	cmp	r3, #0
 800b916:	d1e4      	bne.n	800b8e2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	3308      	adds	r3, #8
 800b91e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b922:	e853 3f00 	ldrex	r3, [r3]
 800b926:	623b      	str	r3, [r7, #32]
   return(result);
 800b928:	6a3b      	ldr	r3, [r7, #32]
 800b92a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b92e:	f023 0301 	bic.w	r3, r3, #1
 800b932:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	3308      	adds	r3, #8
 800b93c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b940:	633a      	str	r2, [r7, #48]	@ 0x30
 800b942:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b944:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b948:	e841 2300 	strex	r3, r2, [r1]
 800b94c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b950:	2b00      	cmp	r3, #0
 800b952:	d1e1      	bne.n	800b918 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2220      	movs	r2, #32
 800b958:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	e853 3f00 	ldrex	r3, [r3]
 800b974:	60fb      	str	r3, [r7, #12]
   return(result);
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f023 0310 	bic.w	r3, r3, #16
 800b97c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	461a      	mov	r2, r3
 800b986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b98a:	61fb      	str	r3, [r7, #28]
 800b98c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b98e:	69b9      	ldr	r1, [r7, #24]
 800b990:	69fa      	ldr	r2, [r7, #28]
 800b992:	e841 2300 	strex	r3, r2, [r1]
 800b996:	617b      	str	r3, [r7, #20]
   return(result);
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d1e4      	bne.n	800b968 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2202      	movs	r2, #2
 800b9a2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b9a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f000 f880 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b9b0:	e063      	b.n	800ba7a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b9b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d00e      	beq.n	800b9dc <HAL_UART_IRQHandler+0x5d8>
 800b9be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d008      	beq.n	800b9dc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b9d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f001 fc1f 	bl	800d218 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b9da:	e051      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b9dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d014      	beq.n	800ba12 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b9e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d105      	bne.n	800ba00 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b9f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d008      	beq.n	800ba12 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d03a      	beq.n	800ba7e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	4798      	blx	r3
    }
    return;
 800ba10:	e035      	b.n	800ba7e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ba12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d009      	beq.n	800ba32 <HAL_UART_IRQHandler+0x62e>
 800ba1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d003      	beq.n	800ba32 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f000 fea0 	bl	800c770 <UART_EndTransmit_IT>
    return;
 800ba30:	e026      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ba32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d009      	beq.n	800ba52 <HAL_UART_IRQHandler+0x64e>
 800ba3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba42:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d003      	beq.n	800ba52 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f001 fbf8 	bl	800d240 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba50:	e016      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ba52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d010      	beq.n	800ba80 <HAL_UART_IRQHandler+0x67c>
 800ba5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	da0c      	bge.n	800ba80 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f001 fbe0 	bl	800d22c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba6c:	e008      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
      return;
 800ba6e:	bf00      	nop
 800ba70:	e006      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
    return;
 800ba72:	bf00      	nop
 800ba74:	e004      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
      return;
 800ba76:	bf00      	nop
 800ba78:	e002      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
      return;
 800ba7a:	bf00      	nop
 800ba7c:	e000      	b.n	800ba80 <HAL_UART_IRQHandler+0x67c>
    return;
 800ba7e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800ba80:	37e8      	adds	r7, #232	@ 0xe8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
 800ba86:	bf00      	nop

0800ba88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ba90:	bf00      	nop
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b083      	sub	sp, #12
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800baa4:	bf00      	nop
 800baa6:	370c      	adds	r7, #12
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr

0800bab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	460b      	mov	r3, r1
 800baba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800babc:	bf00      	nop
 800babe:	370c      	adds	r7, #12
 800bac0:	46bd      	mov	sp, r7
 800bac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac6:	4770      	bx	lr

0800bac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bacc:	b08c      	sub	sp, #48	@ 0x30
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bad2:	2300      	movs	r3, #0
 800bad4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	689a      	ldr	r2, [r3, #8]
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	431a      	orrs	r2, r3
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	695b      	ldr	r3, [r3, #20]
 800bae6:	431a      	orrs	r2, r3
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	69db      	ldr	r3, [r3, #28]
 800baec:	4313      	orrs	r3, r2
 800baee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	4baa      	ldr	r3, [pc, #680]	@ (800bda0 <UART_SetConfig+0x2d8>)
 800baf8:	4013      	ands	r3, r2
 800bafa:	697a      	ldr	r2, [r7, #20]
 800bafc:	6812      	ldr	r2, [r2, #0]
 800bafe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb00:	430b      	orrs	r3, r1
 800bb02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	68da      	ldr	r2, [r3, #12]
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	430a      	orrs	r2, r1
 800bb18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	699b      	ldr	r3, [r3, #24]
 800bb1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	4a9f      	ldr	r2, [pc, #636]	@ (800bda4 <UART_SetConfig+0x2dc>)
 800bb26:	4293      	cmp	r3, r2
 800bb28:	d004      	beq.n	800bb34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	6a1b      	ldr	r3, [r3, #32]
 800bb2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb30:	4313      	orrs	r3, r2
 800bb32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	689b      	ldr	r3, [r3, #8]
 800bb3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bb3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bb42:	697a      	ldr	r2, [r7, #20]
 800bb44:	6812      	ldr	r2, [r2, #0]
 800bb46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb48:	430b      	orrs	r3, r1
 800bb4a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb52:	f023 010f 	bic.w	r1, r3, #15
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	430a      	orrs	r2, r1
 800bb60:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	4a90      	ldr	r2, [pc, #576]	@ (800bda8 <UART_SetConfig+0x2e0>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d125      	bne.n	800bbb8 <UART_SetConfig+0xf0>
 800bb6c:	4b8f      	ldr	r3, [pc, #572]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bb6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb72:	f003 0303 	and.w	r3, r3, #3
 800bb76:	2b03      	cmp	r3, #3
 800bb78:	d81a      	bhi.n	800bbb0 <UART_SetConfig+0xe8>
 800bb7a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb80 <UART_SetConfig+0xb8>)
 800bb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb80:	0800bb91 	.word	0x0800bb91
 800bb84:	0800bba1 	.word	0x0800bba1
 800bb88:	0800bb99 	.word	0x0800bb99
 800bb8c:	0800bba9 	.word	0x0800bba9
 800bb90:	2301      	movs	r3, #1
 800bb92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb96:	e116      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bb98:	2302      	movs	r3, #2
 800bb9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb9e:	e112      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bba0:	2304      	movs	r3, #4
 800bba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bba6:	e10e      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bba8:	2308      	movs	r3, #8
 800bbaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbae:	e10a      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bbb0:	2310      	movs	r3, #16
 800bbb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbb6:	e106      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4a7c      	ldr	r2, [pc, #496]	@ (800bdb0 <UART_SetConfig+0x2e8>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d138      	bne.n	800bc34 <UART_SetConfig+0x16c>
 800bbc2:	4b7a      	ldr	r3, [pc, #488]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bbc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbc8:	f003 030c 	and.w	r3, r3, #12
 800bbcc:	2b0c      	cmp	r3, #12
 800bbce:	d82d      	bhi.n	800bc2c <UART_SetConfig+0x164>
 800bbd0:	a201      	add	r2, pc, #4	@ (adr r2, 800bbd8 <UART_SetConfig+0x110>)
 800bbd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbd6:	bf00      	nop
 800bbd8:	0800bc0d 	.word	0x0800bc0d
 800bbdc:	0800bc2d 	.word	0x0800bc2d
 800bbe0:	0800bc2d 	.word	0x0800bc2d
 800bbe4:	0800bc2d 	.word	0x0800bc2d
 800bbe8:	0800bc1d 	.word	0x0800bc1d
 800bbec:	0800bc2d 	.word	0x0800bc2d
 800bbf0:	0800bc2d 	.word	0x0800bc2d
 800bbf4:	0800bc2d 	.word	0x0800bc2d
 800bbf8:	0800bc15 	.word	0x0800bc15
 800bbfc:	0800bc2d 	.word	0x0800bc2d
 800bc00:	0800bc2d 	.word	0x0800bc2d
 800bc04:	0800bc2d 	.word	0x0800bc2d
 800bc08:	0800bc25 	.word	0x0800bc25
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc12:	e0d8      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc14:	2302      	movs	r3, #2
 800bc16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc1a:	e0d4      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc1c:	2304      	movs	r3, #4
 800bc1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc22:	e0d0      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc24:	2308      	movs	r3, #8
 800bc26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc2a:	e0cc      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc2c:	2310      	movs	r3, #16
 800bc2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc32:	e0c8      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4a5e      	ldr	r2, [pc, #376]	@ (800bdb4 <UART_SetConfig+0x2ec>)
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d125      	bne.n	800bc8a <UART_SetConfig+0x1c2>
 800bc3e:	4b5b      	ldr	r3, [pc, #364]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bc40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bc48:	2b30      	cmp	r3, #48	@ 0x30
 800bc4a:	d016      	beq.n	800bc7a <UART_SetConfig+0x1b2>
 800bc4c:	2b30      	cmp	r3, #48	@ 0x30
 800bc4e:	d818      	bhi.n	800bc82 <UART_SetConfig+0x1ba>
 800bc50:	2b20      	cmp	r3, #32
 800bc52:	d00a      	beq.n	800bc6a <UART_SetConfig+0x1a2>
 800bc54:	2b20      	cmp	r3, #32
 800bc56:	d814      	bhi.n	800bc82 <UART_SetConfig+0x1ba>
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d002      	beq.n	800bc62 <UART_SetConfig+0x19a>
 800bc5c:	2b10      	cmp	r3, #16
 800bc5e:	d008      	beq.n	800bc72 <UART_SetConfig+0x1aa>
 800bc60:	e00f      	b.n	800bc82 <UART_SetConfig+0x1ba>
 800bc62:	2300      	movs	r3, #0
 800bc64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc68:	e0ad      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc6a:	2302      	movs	r3, #2
 800bc6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc70:	e0a9      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc72:	2304      	movs	r3, #4
 800bc74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc78:	e0a5      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc7a:	2308      	movs	r3, #8
 800bc7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc80:	e0a1      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc82:	2310      	movs	r3, #16
 800bc84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc88:	e09d      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bc8a:	697b      	ldr	r3, [r7, #20]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	4a4a      	ldr	r2, [pc, #296]	@ (800bdb8 <UART_SetConfig+0x2f0>)
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d125      	bne.n	800bce0 <UART_SetConfig+0x218>
 800bc94:	4b45      	ldr	r3, [pc, #276]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bc96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bc9e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bca0:	d016      	beq.n	800bcd0 <UART_SetConfig+0x208>
 800bca2:	2bc0      	cmp	r3, #192	@ 0xc0
 800bca4:	d818      	bhi.n	800bcd8 <UART_SetConfig+0x210>
 800bca6:	2b80      	cmp	r3, #128	@ 0x80
 800bca8:	d00a      	beq.n	800bcc0 <UART_SetConfig+0x1f8>
 800bcaa:	2b80      	cmp	r3, #128	@ 0x80
 800bcac:	d814      	bhi.n	800bcd8 <UART_SetConfig+0x210>
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d002      	beq.n	800bcb8 <UART_SetConfig+0x1f0>
 800bcb2:	2b40      	cmp	r3, #64	@ 0x40
 800bcb4:	d008      	beq.n	800bcc8 <UART_SetConfig+0x200>
 800bcb6:	e00f      	b.n	800bcd8 <UART_SetConfig+0x210>
 800bcb8:	2300      	movs	r3, #0
 800bcba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcbe:	e082      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bcc0:	2302      	movs	r3, #2
 800bcc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcc6:	e07e      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bcc8:	2304      	movs	r3, #4
 800bcca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcce:	e07a      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bcd0:	2308      	movs	r3, #8
 800bcd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcd6:	e076      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bcd8:	2310      	movs	r3, #16
 800bcda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcde:	e072      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bce0:	697b      	ldr	r3, [r7, #20]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a35      	ldr	r2, [pc, #212]	@ (800bdbc <UART_SetConfig+0x2f4>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d12a      	bne.n	800bd40 <UART_SetConfig+0x278>
 800bcea:	4b30      	ldr	r3, [pc, #192]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bcec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bcf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcf8:	d01a      	beq.n	800bd30 <UART_SetConfig+0x268>
 800bcfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcfe:	d81b      	bhi.n	800bd38 <UART_SetConfig+0x270>
 800bd00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd04:	d00c      	beq.n	800bd20 <UART_SetConfig+0x258>
 800bd06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd0a:	d815      	bhi.n	800bd38 <UART_SetConfig+0x270>
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d003      	beq.n	800bd18 <UART_SetConfig+0x250>
 800bd10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd14:	d008      	beq.n	800bd28 <UART_SetConfig+0x260>
 800bd16:	e00f      	b.n	800bd38 <UART_SetConfig+0x270>
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd1e:	e052      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd20:	2302      	movs	r3, #2
 800bd22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd26:	e04e      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd28:	2304      	movs	r3, #4
 800bd2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd2e:	e04a      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd30:	2308      	movs	r3, #8
 800bd32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd36:	e046      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd38:	2310      	movs	r3, #16
 800bd3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd3e:	e042      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a17      	ldr	r2, [pc, #92]	@ (800bda4 <UART_SetConfig+0x2dc>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d13a      	bne.n	800bdc0 <UART_SetConfig+0x2f8>
 800bd4a:	4b18      	ldr	r3, [pc, #96]	@ (800bdac <UART_SetConfig+0x2e4>)
 800bd4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd50:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bd54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd58:	d01a      	beq.n	800bd90 <UART_SetConfig+0x2c8>
 800bd5a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd5e:	d81b      	bhi.n	800bd98 <UART_SetConfig+0x2d0>
 800bd60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd64:	d00c      	beq.n	800bd80 <UART_SetConfig+0x2b8>
 800bd66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd6a:	d815      	bhi.n	800bd98 <UART_SetConfig+0x2d0>
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d003      	beq.n	800bd78 <UART_SetConfig+0x2b0>
 800bd70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd74:	d008      	beq.n	800bd88 <UART_SetConfig+0x2c0>
 800bd76:	e00f      	b.n	800bd98 <UART_SetConfig+0x2d0>
 800bd78:	2300      	movs	r3, #0
 800bd7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd7e:	e022      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd80:	2302      	movs	r3, #2
 800bd82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd86:	e01e      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd88:	2304      	movs	r3, #4
 800bd8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd8e:	e01a      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd90:	2308      	movs	r3, #8
 800bd92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd96:	e016      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bd98:	2310      	movs	r3, #16
 800bd9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd9e:	e012      	b.n	800bdc6 <UART_SetConfig+0x2fe>
 800bda0:	cfff69f3 	.word	0xcfff69f3
 800bda4:	40008000 	.word	0x40008000
 800bda8:	40013800 	.word	0x40013800
 800bdac:	40021000 	.word	0x40021000
 800bdb0:	40004400 	.word	0x40004400
 800bdb4:	40004800 	.word	0x40004800
 800bdb8:	40004c00 	.word	0x40004c00
 800bdbc:	40005000 	.word	0x40005000
 800bdc0:	2310      	movs	r3, #16
 800bdc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bdc6:	697b      	ldr	r3, [r7, #20]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4aae      	ldr	r2, [pc, #696]	@ (800c084 <UART_SetConfig+0x5bc>)
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	f040 8097 	bne.w	800bf00 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bdd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bdd6:	2b08      	cmp	r3, #8
 800bdd8:	d823      	bhi.n	800be22 <UART_SetConfig+0x35a>
 800bdda:	a201      	add	r2, pc, #4	@ (adr r2, 800bde0 <UART_SetConfig+0x318>)
 800bddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bde0:	0800be05 	.word	0x0800be05
 800bde4:	0800be23 	.word	0x0800be23
 800bde8:	0800be0d 	.word	0x0800be0d
 800bdec:	0800be23 	.word	0x0800be23
 800bdf0:	0800be13 	.word	0x0800be13
 800bdf4:	0800be23 	.word	0x0800be23
 800bdf8:	0800be23 	.word	0x0800be23
 800bdfc:	0800be23 	.word	0x0800be23
 800be00:	0800be1b 	.word	0x0800be1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be04:	f7fb ffd8 	bl	8007db8 <HAL_RCC_GetPCLK1Freq>
 800be08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be0a:	e010      	b.n	800be2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be0c:	4b9e      	ldr	r3, [pc, #632]	@ (800c088 <UART_SetConfig+0x5c0>)
 800be0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be10:	e00d      	b.n	800be2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be12:	f7fb ff39 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 800be16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be18:	e009      	b.n	800be2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be20:	e005      	b.n	800be2e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800be22:	2300      	movs	r3, #0
 800be24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be26:	2301      	movs	r3, #1
 800be28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800be2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800be2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be30:	2b00      	cmp	r3, #0
 800be32:	f000 8130 	beq.w	800c096 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be3a:	4a94      	ldr	r2, [pc, #592]	@ (800c08c <UART_SetConfig+0x5c4>)
 800be3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be40:	461a      	mov	r2, r3
 800be42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be44:	fbb3 f3f2 	udiv	r3, r3, r2
 800be48:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	685a      	ldr	r2, [r3, #4]
 800be4e:	4613      	mov	r3, r2
 800be50:	005b      	lsls	r3, r3, #1
 800be52:	4413      	add	r3, r2
 800be54:	69ba      	ldr	r2, [r7, #24]
 800be56:	429a      	cmp	r2, r3
 800be58:	d305      	bcc.n	800be66 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be60:	69ba      	ldr	r2, [r7, #24]
 800be62:	429a      	cmp	r2, r3
 800be64:	d903      	bls.n	800be6e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800be66:	2301      	movs	r3, #1
 800be68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800be6c:	e113      	b.n	800c096 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be70:	2200      	movs	r2, #0
 800be72:	60bb      	str	r3, [r7, #8]
 800be74:	60fa      	str	r2, [r7, #12]
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be7a:	4a84      	ldr	r2, [pc, #528]	@ (800c08c <UART_SetConfig+0x5c4>)
 800be7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be80:	b29b      	uxth	r3, r3
 800be82:	2200      	movs	r2, #0
 800be84:	603b      	str	r3, [r7, #0]
 800be86:	607a      	str	r2, [r7, #4]
 800be88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be90:	f7f4 fa0e 	bl	80002b0 <__aeabi_uldivmod>
 800be94:	4602      	mov	r2, r0
 800be96:	460b      	mov	r3, r1
 800be98:	4610      	mov	r0, r2
 800be9a:	4619      	mov	r1, r3
 800be9c:	f04f 0200 	mov.w	r2, #0
 800bea0:	f04f 0300 	mov.w	r3, #0
 800bea4:	020b      	lsls	r3, r1, #8
 800bea6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800beaa:	0202      	lsls	r2, r0, #8
 800beac:	6979      	ldr	r1, [r7, #20]
 800beae:	6849      	ldr	r1, [r1, #4]
 800beb0:	0849      	lsrs	r1, r1, #1
 800beb2:	2000      	movs	r0, #0
 800beb4:	460c      	mov	r4, r1
 800beb6:	4605      	mov	r5, r0
 800beb8:	eb12 0804 	adds.w	r8, r2, r4
 800bebc:	eb43 0905 	adc.w	r9, r3, r5
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	469a      	mov	sl, r3
 800bec8:	4693      	mov	fp, r2
 800beca:	4652      	mov	r2, sl
 800becc:	465b      	mov	r3, fp
 800bece:	4640      	mov	r0, r8
 800bed0:	4649      	mov	r1, r9
 800bed2:	f7f4 f9ed 	bl	80002b0 <__aeabi_uldivmod>
 800bed6:	4602      	mov	r2, r0
 800bed8:	460b      	mov	r3, r1
 800beda:	4613      	mov	r3, r2
 800bedc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bede:	6a3b      	ldr	r3, [r7, #32]
 800bee0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bee4:	d308      	bcc.n	800bef8 <UART_SetConfig+0x430>
 800bee6:	6a3b      	ldr	r3, [r7, #32]
 800bee8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800beec:	d204      	bcs.n	800bef8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	6a3a      	ldr	r2, [r7, #32]
 800bef4:	60da      	str	r2, [r3, #12]
 800bef6:	e0ce      	b.n	800c096 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800bef8:	2301      	movs	r3, #1
 800befa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800befe:	e0ca      	b.n	800c096 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	69db      	ldr	r3, [r3, #28]
 800bf04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf08:	d166      	bne.n	800bfd8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800bf0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bf0e:	2b08      	cmp	r3, #8
 800bf10:	d827      	bhi.n	800bf62 <UART_SetConfig+0x49a>
 800bf12:	a201      	add	r2, pc, #4	@ (adr r2, 800bf18 <UART_SetConfig+0x450>)
 800bf14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf18:	0800bf3d 	.word	0x0800bf3d
 800bf1c:	0800bf45 	.word	0x0800bf45
 800bf20:	0800bf4d 	.word	0x0800bf4d
 800bf24:	0800bf63 	.word	0x0800bf63
 800bf28:	0800bf53 	.word	0x0800bf53
 800bf2c:	0800bf63 	.word	0x0800bf63
 800bf30:	0800bf63 	.word	0x0800bf63
 800bf34:	0800bf63 	.word	0x0800bf63
 800bf38:	0800bf5b 	.word	0x0800bf5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf3c:	f7fb ff3c 	bl	8007db8 <HAL_RCC_GetPCLK1Freq>
 800bf40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf42:	e014      	b.n	800bf6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf44:	f7fb ff4e 	bl	8007de4 <HAL_RCC_GetPCLK2Freq>
 800bf48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf4a:	e010      	b.n	800bf6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf4c:	4b4e      	ldr	r3, [pc, #312]	@ (800c088 <UART_SetConfig+0x5c0>)
 800bf4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf50:	e00d      	b.n	800bf6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf52:	f7fb fe99 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 800bf56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf58:	e009      	b.n	800bf6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf60:	e005      	b.n	800bf6e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bf66:	2301      	movs	r3, #1
 800bf68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bf6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	f000 8090 	beq.w	800c096 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf7a:	4a44      	ldr	r2, [pc, #272]	@ (800c08c <UART_SetConfig+0x5c4>)
 800bf7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf80:	461a      	mov	r2, r3
 800bf82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf84:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf88:	005a      	lsls	r2, r3, #1
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	685b      	ldr	r3, [r3, #4]
 800bf8e:	085b      	lsrs	r3, r3, #1
 800bf90:	441a      	add	r2, r3
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf9a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf9c:	6a3b      	ldr	r3, [r7, #32]
 800bf9e:	2b0f      	cmp	r3, #15
 800bfa0:	d916      	bls.n	800bfd0 <UART_SetConfig+0x508>
 800bfa2:	6a3b      	ldr	r3, [r7, #32]
 800bfa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfa8:	d212      	bcs.n	800bfd0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bfaa:	6a3b      	ldr	r3, [r7, #32]
 800bfac:	b29b      	uxth	r3, r3
 800bfae:	f023 030f 	bic.w	r3, r3, #15
 800bfb2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfb4:	6a3b      	ldr	r3, [r7, #32]
 800bfb6:	085b      	lsrs	r3, r3, #1
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	f003 0307 	and.w	r3, r3, #7
 800bfbe:	b29a      	uxth	r2, r3
 800bfc0:	8bfb      	ldrh	r3, [r7, #30]
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	8bfa      	ldrh	r2, [r7, #30]
 800bfcc:	60da      	str	r2, [r3, #12]
 800bfce:	e062      	b.n	800c096 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bfd6:	e05e      	b.n	800c096 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bfd8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfdc:	2b08      	cmp	r3, #8
 800bfde:	d828      	bhi.n	800c032 <UART_SetConfig+0x56a>
 800bfe0:	a201      	add	r2, pc, #4	@ (adr r2, 800bfe8 <UART_SetConfig+0x520>)
 800bfe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfe6:	bf00      	nop
 800bfe8:	0800c00d 	.word	0x0800c00d
 800bfec:	0800c015 	.word	0x0800c015
 800bff0:	0800c01d 	.word	0x0800c01d
 800bff4:	0800c033 	.word	0x0800c033
 800bff8:	0800c023 	.word	0x0800c023
 800bffc:	0800c033 	.word	0x0800c033
 800c000:	0800c033 	.word	0x0800c033
 800c004:	0800c033 	.word	0x0800c033
 800c008:	0800c02b 	.word	0x0800c02b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c00c:	f7fb fed4 	bl	8007db8 <HAL_RCC_GetPCLK1Freq>
 800c010:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c012:	e014      	b.n	800c03e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c014:	f7fb fee6 	bl	8007de4 <HAL_RCC_GetPCLK2Freq>
 800c018:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c01a:	e010      	b.n	800c03e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c01c:	4b1a      	ldr	r3, [pc, #104]	@ (800c088 <UART_SetConfig+0x5c0>)
 800c01e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c020:	e00d      	b.n	800c03e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c022:	f7fb fe31 	bl	8007c88 <HAL_RCC_GetSysClockFreq>
 800c026:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c028:	e009      	b.n	800c03e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c02a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c02e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c030:	e005      	b.n	800c03e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c032:	2300      	movs	r3, #0
 800c034:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c03c:	bf00      	nop
    }

    if (pclk != 0U)
 800c03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c040:	2b00      	cmp	r3, #0
 800c042:	d028      	beq.n	800c096 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c048:	4a10      	ldr	r2, [pc, #64]	@ (800c08c <UART_SetConfig+0x5c4>)
 800c04a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c04e:	461a      	mov	r2, r3
 800c050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c052:	fbb3 f2f2 	udiv	r2, r3, r2
 800c056:	697b      	ldr	r3, [r7, #20]
 800c058:	685b      	ldr	r3, [r3, #4]
 800c05a:	085b      	lsrs	r3, r3, #1
 800c05c:	441a      	add	r2, r3
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	fbb2 f3f3 	udiv	r3, r2, r3
 800c066:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c068:	6a3b      	ldr	r3, [r7, #32]
 800c06a:	2b0f      	cmp	r3, #15
 800c06c:	d910      	bls.n	800c090 <UART_SetConfig+0x5c8>
 800c06e:	6a3b      	ldr	r3, [r7, #32]
 800c070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c074:	d20c      	bcs.n	800c090 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c076:	6a3b      	ldr	r3, [r7, #32]
 800c078:	b29a      	uxth	r2, r3
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	60da      	str	r2, [r3, #12]
 800c080:	e009      	b.n	800c096 <UART_SetConfig+0x5ce>
 800c082:	bf00      	nop
 800c084:	40008000 	.word	0x40008000
 800c088:	00f42400 	.word	0x00f42400
 800c08c:	08029bc4 	.word	0x08029bc4
      }
      else
      {
        ret = HAL_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	2201      	movs	r2, #1
 800c09a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c0b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3730      	adds	r7, #48	@ 0x30
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c0c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0cc:	f003 0308 	and.w	r3, r3, #8
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00a      	beq.n	800c0ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	430a      	orrs	r2, r1
 800c0e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d00a      	beq.n	800c10c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	685b      	ldr	r3, [r3, #4]
 800c0fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	430a      	orrs	r2, r1
 800c10a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c110:	f003 0302 	and.w	r3, r3, #2
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00a      	beq.n	800c12e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	430a      	orrs	r2, r1
 800c12c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c132:	f003 0304 	and.w	r3, r3, #4
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00a      	beq.n	800c150 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	430a      	orrs	r2, r1
 800c14e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c154:	f003 0310 	and.w	r3, r3, #16
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d00a      	beq.n	800c172 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	689b      	ldr	r3, [r3, #8]
 800c162:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	430a      	orrs	r2, r1
 800c170:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c176:	f003 0320 	and.w	r3, r3, #32
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d00a      	beq.n	800c194 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	689b      	ldr	r3, [r3, #8]
 800c184:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	430a      	orrs	r2, r1
 800c192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d01a      	beq.n	800c1d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	430a      	orrs	r2, r1
 800c1b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1be:	d10a      	bne.n	800c1d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	685b      	ldr	r3, [r3, #4]
 800c1c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	430a      	orrs	r2, r1
 800c1d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d00a      	beq.n	800c1f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	430a      	orrs	r2, r1
 800c1f6:	605a      	str	r2, [r3, #4]
  }
}
 800c1f8:	bf00      	nop
 800c1fa:	370c      	adds	r7, #12
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b098      	sub	sp, #96	@ 0x60
 800c208:	af02      	add	r7, sp, #8
 800c20a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2200      	movs	r2, #0
 800c210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c214:	f7f8 fdbe 	bl	8004d94 <HAL_GetTick>
 800c218:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f003 0308 	and.w	r3, r3, #8
 800c224:	2b08      	cmp	r3, #8
 800c226:	d12f      	bne.n	800c288 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c228:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c230:	2200      	movs	r2, #0
 800c232:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c236:	6878      	ldr	r0, [r7, #4]
 800c238:	f000 f88e 	bl	800c358 <UART_WaitOnFlagUntilTimeout>
 800c23c:	4603      	mov	r3, r0
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d022      	beq.n	800c288 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24a:	e853 3f00 	ldrex	r3, [r3]
 800c24e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c252:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c256:	653b      	str	r3, [r7, #80]	@ 0x50
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	461a      	mov	r2, r3
 800c25e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c260:	647b      	str	r3, [r7, #68]	@ 0x44
 800c262:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c264:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c266:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c268:	e841 2300 	strex	r3, r2, [r1]
 800c26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c270:	2b00      	cmp	r3, #0
 800c272:	d1e6      	bne.n	800c242 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2220      	movs	r2, #32
 800c278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c284:	2303      	movs	r3, #3
 800c286:	e063      	b.n	800c350 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f003 0304 	and.w	r3, r3, #4
 800c292:	2b04      	cmp	r3, #4
 800c294:	d149      	bne.n	800c32a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c296:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c29e:	2200      	movs	r2, #0
 800c2a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f857 	bl	800c358 <UART_WaitOnFlagUntilTimeout>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d03c      	beq.n	800c32a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b8:	e853 3f00 	ldrex	r3, [r3]
 800c2bc:	623b      	str	r3, [r7, #32]
   return(result);
 800c2be:	6a3b      	ldr	r3, [r7, #32]
 800c2c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2d6:	e841 2300 	strex	r3, r2, [r1]
 800c2da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1e6      	bne.n	800c2b0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	3308      	adds	r3, #8
 800c2e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	e853 3f00 	ldrex	r3, [r3]
 800c2f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f023 0301 	bic.w	r3, r3, #1
 800c2f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	3308      	adds	r3, #8
 800c300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c302:	61fa      	str	r2, [r7, #28]
 800c304:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	69b9      	ldr	r1, [r7, #24]
 800c308:	69fa      	ldr	r2, [r7, #28]
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	617b      	str	r3, [r7, #20]
   return(result);
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e5      	bne.n	800c2e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2220      	movs	r2, #32
 800c31a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c326:	2303      	movs	r3, #3
 800c328:	e012      	b.n	800c350 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2220      	movs	r2, #32
 800c32e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2220      	movs	r2, #32
 800c336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2200      	movs	r2, #0
 800c33e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2200      	movs	r2, #0
 800c344:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c34e:	2300      	movs	r3, #0
}
 800c350:	4618      	mov	r0, r3
 800c352:	3758      	adds	r7, #88	@ 0x58
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}

0800c358 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b084      	sub	sp, #16
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	60f8      	str	r0, [r7, #12]
 800c360:	60b9      	str	r1, [r7, #8]
 800c362:	603b      	str	r3, [r7, #0]
 800c364:	4613      	mov	r3, r2
 800c366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c368:	e04f      	b.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c36a:	69bb      	ldr	r3, [r7, #24]
 800c36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c370:	d04b      	beq.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c372:	f7f8 fd0f 	bl	8004d94 <HAL_GetTick>
 800c376:	4602      	mov	r2, r0
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	1ad3      	subs	r3, r2, r3
 800c37c:	69ba      	ldr	r2, [r7, #24]
 800c37e:	429a      	cmp	r2, r3
 800c380:	d302      	bcc.n	800c388 <UART_WaitOnFlagUntilTimeout+0x30>
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d101      	bne.n	800c38c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c388:	2303      	movs	r3, #3
 800c38a:	e04e      	b.n	800c42a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f003 0304 	and.w	r3, r3, #4
 800c396:	2b00      	cmp	r3, #0
 800c398:	d037      	beq.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c39a:	68bb      	ldr	r3, [r7, #8]
 800c39c:	2b80      	cmp	r3, #128	@ 0x80
 800c39e:	d034      	beq.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	2b40      	cmp	r3, #64	@ 0x40
 800c3a4:	d031      	beq.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	69db      	ldr	r3, [r3, #28]
 800c3ac:	f003 0308 	and.w	r3, r3, #8
 800c3b0:	2b08      	cmp	r3, #8
 800c3b2:	d110      	bne.n	800c3d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	2208      	movs	r2, #8
 800c3ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c3bc:	68f8      	ldr	r0, [r7, #12]
 800c3be:	f000 f95b 	bl	800c678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2208      	movs	r2, #8
 800c3c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	e029      	b.n	800c42a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	69db      	ldr	r3, [r3, #28]
 800c3dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c3e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c3e4:	d111      	bne.n	800c40a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c3ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c3f0:	68f8      	ldr	r0, [r7, #12]
 800c3f2:	f000 f941 	bl	800c678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2220      	movs	r2, #32
 800c3fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2200      	movs	r2, #0
 800c402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c406:	2303      	movs	r3, #3
 800c408:	e00f      	b.n	800c42a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	69da      	ldr	r2, [r3, #28]
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	4013      	ands	r3, r2
 800c414:	68ba      	ldr	r2, [r7, #8]
 800c416:	429a      	cmp	r2, r3
 800c418:	bf0c      	ite	eq
 800c41a:	2301      	moveq	r3, #1
 800c41c:	2300      	movne	r3, #0
 800c41e:	b2db      	uxtb	r3, r3
 800c420:	461a      	mov	r2, r3
 800c422:	79fb      	ldrb	r3, [r7, #7]
 800c424:	429a      	cmp	r2, r3
 800c426:	d0a0      	beq.n	800c36a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c428:	2300      	movs	r3, #0
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3710      	adds	r7, #16
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}
	...

0800c434 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c434:	b480      	push	{r7}
 800c436:	b0a3      	sub	sp, #140	@ 0x8c
 800c438:	af00      	add	r7, sp, #0
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	4613      	mov	r3, r2
 800c440:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	68ba      	ldr	r2, [r7, #8]
 800c446:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	88fa      	ldrh	r2, [r7, #6]
 800c44c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	88fa      	ldrh	r2, [r7, #6]
 800c454:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2200      	movs	r2, #0
 800c45c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	689b      	ldr	r3, [r3, #8]
 800c462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c466:	d10e      	bne.n	800c486 <UART_Start_Receive_IT+0x52>
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	691b      	ldr	r3, [r3, #16]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d105      	bne.n	800c47c <UART_Start_Receive_IT+0x48>
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c476:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c47a:	e02d      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	22ff      	movs	r2, #255	@ 0xff
 800c480:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c484:	e028      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d10d      	bne.n	800c4aa <UART_Start_Receive_IT+0x76>
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	691b      	ldr	r3, [r3, #16]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d104      	bne.n	800c4a0 <UART_Start_Receive_IT+0x6c>
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	22ff      	movs	r2, #255	@ 0xff
 800c49a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c49e:	e01b      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	227f      	movs	r2, #127	@ 0x7f
 800c4a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c4a8:	e016      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4b2:	d10d      	bne.n	800c4d0 <UART_Start_Receive_IT+0x9c>
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	691b      	ldr	r3, [r3, #16]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d104      	bne.n	800c4c6 <UART_Start_Receive_IT+0x92>
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	227f      	movs	r2, #127	@ 0x7f
 800c4c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c4c4:	e008      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	223f      	movs	r2, #63	@ 0x3f
 800c4ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c4ce:	e003      	b.n	800c4d8 <UART_Start_Receive_IT+0xa4>
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2222      	movs	r2, #34	@ 0x22
 800c4e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	3308      	adds	r3, #8
 800c4ee:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4f2:	e853 3f00 	ldrex	r3, [r3]
 800c4f6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c4f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4fa:	f043 0301 	orr.w	r3, r3, #1
 800c4fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	3308      	adds	r3, #8
 800c508:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c50c:	673a      	str	r2, [r7, #112]	@ 0x70
 800c50e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c510:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c512:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c514:	e841 2300 	strex	r3, r2, [r1]
 800c518:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c51a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d1e3      	bne.n	800c4e8 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c528:	d14f      	bne.n	800c5ca <UART_Start_Receive_IT+0x196>
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c530:	88fa      	ldrh	r2, [r7, #6]
 800c532:	429a      	cmp	r2, r3
 800c534:	d349      	bcc.n	800c5ca <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	689b      	ldr	r3, [r3, #8]
 800c53a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c53e:	d107      	bne.n	800c550 <UART_Start_Receive_IT+0x11c>
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	691b      	ldr	r3, [r3, #16]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d103      	bne.n	800c550 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	4a47      	ldr	r2, [pc, #284]	@ (800c668 <UART_Start_Receive_IT+0x234>)
 800c54c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c54e:	e002      	b.n	800c556 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	4a46      	ldr	r2, [pc, #280]	@ (800c66c <UART_Start_Receive_IT+0x238>)
 800c554:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	691b      	ldr	r3, [r3, #16]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d01a      	beq.n	800c594 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c566:	e853 3f00 	ldrex	r3, [r3]
 800c56a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c56c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c56e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c572:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	461a      	mov	r2, r3
 800c57c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c580:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c582:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c584:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c586:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c588:	e841 2300 	strex	r3, r2, [r1]
 800c58c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c58e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c590:	2b00      	cmp	r3, #0
 800c592:	d1e4      	bne.n	800c55e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	3308      	adds	r3, #8
 800c59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c59e:	e853 3f00 	ldrex	r3, [r3]
 800c5a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c5aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	3308      	adds	r3, #8
 800c5b2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c5b4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c5b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c5ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c5bc:	e841 2300 	strex	r3, r2, [r1]
 800c5c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d1e5      	bne.n	800c594 <UART_Start_Receive_IT+0x160>
 800c5c8:	e046      	b.n	800c658 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	689b      	ldr	r3, [r3, #8]
 800c5ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5d2:	d107      	bne.n	800c5e4 <UART_Start_Receive_IT+0x1b0>
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	691b      	ldr	r3, [r3, #16]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d103      	bne.n	800c5e4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	4a24      	ldr	r2, [pc, #144]	@ (800c670 <UART_Start_Receive_IT+0x23c>)
 800c5e0:	675a      	str	r2, [r3, #116]	@ 0x74
 800c5e2:	e002      	b.n	800c5ea <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	4a23      	ldr	r2, [pc, #140]	@ (800c674 <UART_Start_Receive_IT+0x240>)
 800c5e8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d019      	beq.n	800c626 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5fa:	e853 3f00 	ldrex	r3, [r3]
 800c5fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c602:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c606:	677b      	str	r3, [r7, #116]	@ 0x74
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	461a      	mov	r2, r3
 800c60e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c610:	637b      	str	r3, [r7, #52]	@ 0x34
 800c612:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c614:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c618:	e841 2300 	strex	r3, r2, [r1]
 800c61c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c620:	2b00      	cmp	r3, #0
 800c622:	d1e6      	bne.n	800c5f2 <UART_Start_Receive_IT+0x1be>
 800c624:	e018      	b.n	800c658 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	e853 3f00 	ldrex	r3, [r3]
 800c632:	613b      	str	r3, [r7, #16]
   return(result);
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	f043 0320 	orr.w	r3, r3, #32
 800c63a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	461a      	mov	r2, r3
 800c642:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c644:	623b      	str	r3, [r7, #32]
 800c646:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c648:	69f9      	ldr	r1, [r7, #28]
 800c64a:	6a3a      	ldr	r2, [r7, #32]
 800c64c:	e841 2300 	strex	r3, r2, [r1]
 800c650:	61bb      	str	r3, [r7, #24]
   return(result);
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d1e6      	bne.n	800c626 <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800c658:	2300      	movs	r3, #0
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	378c      	adds	r7, #140	@ 0x8c
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop
 800c668:	0800cea9 	.word	0x0800cea9
 800c66c:	0800cb41 	.word	0x0800cb41
 800c670:	0800c985 	.word	0x0800c985
 800c674:	0800c7c9 	.word	0x0800c7c9

0800c678 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c678:	b480      	push	{r7}
 800c67a:	b095      	sub	sp, #84	@ 0x54
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c688:	e853 3f00 	ldrex	r3, [r3]
 800c68c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c694:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	461a      	mov	r2, r3
 800c69c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c69e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c6a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c6a6:	e841 2300 	strex	r3, r2, [r1]
 800c6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d1e6      	bne.n	800c680 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	3308      	adds	r3, #8
 800c6b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ba:	6a3b      	ldr	r3, [r7, #32]
 800c6bc:	e853 3f00 	ldrex	r3, [r3]
 800c6c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6c8:	f023 0301 	bic.w	r3, r3, #1
 800c6cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	3308      	adds	r3, #8
 800c6d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c6d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c6dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6de:	e841 2300 	strex	r3, r2, [r1]
 800c6e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d1e3      	bne.n	800c6b2 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d118      	bne.n	800c724 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	e853 3f00 	ldrex	r3, [r3]
 800c6fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800c700:	68bb      	ldr	r3, [r7, #8]
 800c702:	f023 0310 	bic.w	r3, r3, #16
 800c706:	647b      	str	r3, [r7, #68]	@ 0x44
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	461a      	mov	r2, r3
 800c70e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c710:	61bb      	str	r3, [r7, #24]
 800c712:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c714:	6979      	ldr	r1, [r7, #20]
 800c716:	69ba      	ldr	r2, [r7, #24]
 800c718:	e841 2300 	strex	r3, r2, [r1]
 800c71c:	613b      	str	r3, [r7, #16]
   return(result);
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d1e6      	bne.n	800c6f2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2220      	movs	r2, #32
 800c728:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2200      	movs	r2, #0
 800c730:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2200      	movs	r2, #0
 800c736:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c738:	bf00      	nop
 800c73a:	3754      	adds	r7, #84	@ 0x54
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr

0800c744 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c750:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2200      	movs	r2, #0
 800c756:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2200      	movs	r2, #0
 800c75e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	f7ff f99a 	bl	800ba9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c768:	bf00      	nop
 800c76a:	3710      	adds	r7, #16
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b088      	sub	sp, #32
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	e853 3f00 	ldrex	r3, [r3]
 800c784:	60bb      	str	r3, [r7, #8]
   return(result);
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c78c:	61fb      	str	r3, [r7, #28]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	461a      	mov	r2, r3
 800c794:	69fb      	ldr	r3, [r7, #28]
 800c796:	61bb      	str	r3, [r7, #24]
 800c798:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c79a:	6979      	ldr	r1, [r7, #20]
 800c79c:	69ba      	ldr	r2, [r7, #24]
 800c79e:	e841 2300 	strex	r3, r2, [r1]
 800c7a2:	613b      	str	r3, [r7, #16]
   return(result);
 800c7a4:	693b      	ldr	r3, [r7, #16]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d1e6      	bne.n	800c778 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2220      	movs	r2, #32
 800c7ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7ff f965 	bl	800ba88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c7be:	bf00      	nop
 800c7c0:	3720      	adds	r7, #32
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}
	...

0800c7c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b09c      	sub	sp, #112	@ 0x70
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c7d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c7e0:	2b22      	cmp	r3, #34	@ 0x22
 800c7e2:	f040 80be 	bne.w	800c962 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c7ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c7f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c7f4:	b2d9      	uxtb	r1, r3
 800c7f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c7fa:	b2da      	uxtb	r2, r3
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c800:	400a      	ands	r2, r1
 800c802:	b2d2      	uxtb	r2, r2
 800c804:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c80a:	1c5a      	adds	r2, r3, #1
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c816:	b29b      	uxth	r3, r3
 800c818:	3b01      	subs	r3, #1
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c828:	b29b      	uxth	r3, r3
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	f040 80a3 	bne.w	800c976 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c838:	e853 3f00 	ldrex	r3, [r3]
 800c83c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c83e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c840:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c844:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	461a      	mov	r2, r3
 800c84c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c84e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c850:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c852:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c854:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c856:	e841 2300 	strex	r3, r2, [r1]
 800c85a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c85c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d1e6      	bne.n	800c830 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	3308      	adds	r3, #8
 800c868:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86c:	e853 3f00 	ldrex	r3, [r3]
 800c870:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c874:	f023 0301 	bic.w	r3, r3, #1
 800c878:	667b      	str	r3, [r7, #100]	@ 0x64
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	3308      	adds	r3, #8
 800c880:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c882:	647a      	str	r2, [r7, #68]	@ 0x44
 800c884:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c886:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c888:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c88a:	e841 2300 	strex	r3, r2, [r1]
 800c88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c892:	2b00      	cmp	r3, #0
 800c894:	d1e5      	bne.n	800c862 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2220      	movs	r2, #32
 800c89a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4a34      	ldr	r2, [pc, #208]	@ (800c980 <UART_RxISR_8BIT+0x1b8>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d01f      	beq.n	800c8f4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d018      	beq.n	800c8f4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ca:	e853 3f00 	ldrex	r3, [r3]
 800c8ce:	623b      	str	r3, [r7, #32]
   return(result);
 800c8d0:	6a3b      	ldr	r3, [r7, #32]
 800c8d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c8d6:	663b      	str	r3, [r7, #96]	@ 0x60
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	461a      	mov	r2, r3
 800c8de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800c8e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c8e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c8e8:	e841 2300 	strex	r3, r2, [r1]
 800c8ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1e6      	bne.n	800c8c2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d12e      	bne.n	800c95a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2200      	movs	r2, #0
 800c900:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	e853 3f00 	ldrex	r3, [r3]
 800c90e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f023 0310 	bic.w	r3, r3, #16
 800c916:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	461a      	mov	r2, r3
 800c91e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c920:	61fb      	str	r3, [r7, #28]
 800c922:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c924:	69b9      	ldr	r1, [r7, #24]
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	e841 2300 	strex	r3, r2, [r1]
 800c92c:	617b      	str	r3, [r7, #20]
   return(result);
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1e6      	bne.n	800c902 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	f003 0310 	and.w	r3, r3, #16
 800c93e:	2b10      	cmp	r3, #16
 800c940:	d103      	bne.n	800c94a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	2210      	movs	r2, #16
 800c948:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c950:	4619      	mov	r1, r3
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f7ff f8ac 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c958:	e00d      	b.n	800c976 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f7f6 f872 	bl	8002a44 <HAL_UART_RxCpltCallback>
}
 800c960:	e009      	b.n	800c976 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	8b1b      	ldrh	r3, [r3, #24]
 800c968:	b29a      	uxth	r2, r3
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f042 0208 	orr.w	r2, r2, #8
 800c972:	b292      	uxth	r2, r2
 800c974:	831a      	strh	r2, [r3, #24]
}
 800c976:	bf00      	nop
 800c978:	3770      	adds	r7, #112	@ 0x70
 800c97a:	46bd      	mov	sp, r7
 800c97c:	bd80      	pop	{r7, pc}
 800c97e:	bf00      	nop
 800c980:	40008000 	.word	0x40008000

0800c984 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b09c      	sub	sp, #112	@ 0x70
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c992:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c99c:	2b22      	cmp	r3, #34	@ 0x22
 800c99e:	f040 80be 	bne.w	800cb1e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c9a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c9b2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c9b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	b29a      	uxth	r2, r3
 800c9be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9c0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9c6:	1c9a      	adds	r2, r3, #2
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c9d2:	b29b      	uxth	r3, r3
 800c9d4:	3b01      	subs	r3, #1
 800c9d6:	b29a      	uxth	r2, r3
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	f040 80a3 	bne.w	800cb32 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9f4:	e853 3f00 	ldrex	r3, [r3]
 800c9f8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c9fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca00:	667b      	str	r3, [r7, #100]	@ 0x64
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	461a      	mov	r2, r3
 800ca08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca0c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ca10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ca12:	e841 2300 	strex	r3, r2, [r1]
 800ca16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ca18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d1e6      	bne.n	800c9ec <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	3308      	adds	r3, #8
 800ca24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca28:	e853 3f00 	ldrex	r3, [r3]
 800ca2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ca2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca30:	f023 0301 	bic.w	r3, r3, #1
 800ca34:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	3308      	adds	r3, #8
 800ca3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ca3e:	643a      	str	r2, [r7, #64]	@ 0x40
 800ca40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ca44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca46:	e841 2300 	strex	r3, r2, [r1]
 800ca4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ca4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d1e5      	bne.n	800ca1e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2220      	movs	r2, #32
 800ca56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2200      	movs	r2, #0
 800ca64:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a34      	ldr	r2, [pc, #208]	@ (800cb3c <UART_RxISR_16BIT+0x1b8>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d01f      	beq.n	800cab0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d018      	beq.n	800cab0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca84:	6a3b      	ldr	r3, [r7, #32]
 800ca86:	e853 3f00 	ldrex	r3, [r3]
 800ca8a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca8c:	69fb      	ldr	r3, [r7, #28]
 800ca8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ca92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	461a      	mov	r2, r3
 800ca9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca9e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800caa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800caa4:	e841 2300 	strex	r3, r2, [r1]
 800caa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800caaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caac:	2b00      	cmp	r3, #0
 800caae:	d1e6      	bne.n	800ca7e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d12e      	bne.n	800cb16 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2200      	movs	r2, #0
 800cabc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	e853 3f00 	ldrex	r3, [r3]
 800caca:	60bb      	str	r3, [r7, #8]
   return(result);
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	f023 0310 	bic.w	r3, r3, #16
 800cad2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	461a      	mov	r2, r3
 800cada:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cadc:	61bb      	str	r3, [r7, #24]
 800cade:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cae0:	6979      	ldr	r1, [r7, #20]
 800cae2:	69ba      	ldr	r2, [r7, #24]
 800cae4:	e841 2300 	strex	r3, r2, [r1]
 800cae8:	613b      	str	r3, [r7, #16]
   return(result);
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d1e6      	bne.n	800cabe <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	69db      	ldr	r3, [r3, #28]
 800caf6:	f003 0310 	and.w	r3, r3, #16
 800cafa:	2b10      	cmp	r3, #16
 800cafc:	d103      	bne.n	800cb06 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2210      	movs	r2, #16
 800cb04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cb0c:	4619      	mov	r1, r3
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f7fe ffce 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cb14:	e00d      	b.n	800cb32 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f7f5 ff94 	bl	8002a44 <HAL_UART_RxCpltCallback>
}
 800cb1c:	e009      	b.n	800cb32 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	8b1b      	ldrh	r3, [r3, #24]
 800cb24:	b29a      	uxth	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f042 0208 	orr.w	r2, r2, #8
 800cb2e:	b292      	uxth	r2, r2
 800cb30:	831a      	strh	r2, [r3, #24]
}
 800cb32:	bf00      	nop
 800cb34:	3770      	adds	r7, #112	@ 0x70
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	40008000 	.word	0x40008000

0800cb40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b0ac      	sub	sp, #176	@ 0xb0
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cb4e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	69db      	ldr	r3, [r3, #28]
 800cb58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	689b      	ldr	r3, [r3, #8]
 800cb6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cb76:	2b22      	cmp	r3, #34	@ 0x22
 800cb78:	f040 8183 	bne.w	800ce82 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cb82:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cb86:	e126      	b.n	800cdd6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800cb8e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cb92:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cb96:	b2d9      	uxtb	r1, r3
 800cb98:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cb9c:	b2da      	uxtb	r2, r3
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cba2:	400a      	ands	r2, r1
 800cba4:	b2d2      	uxtb	r2, r2
 800cba6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbac:	1c5a      	adds	r2, r3, #1
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	b29a      	uxth	r2, r3
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	69db      	ldr	r3, [r3, #28]
 800cbca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cbce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbd2:	f003 0307 	and.w	r3, r3, #7
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d053      	beq.n	800cc82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cbda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbde:	f003 0301 	and.w	r3, r3, #1
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d011      	beq.n	800cc0a <UART_RxISR_8BIT_FIFOEN+0xca>
 800cbe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cbea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d00b      	beq.n	800cc0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc00:	f043 0201 	orr.w	r2, r3, #1
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc0e:	f003 0302 	and.w	r3, r3, #2
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d011      	beq.n	800cc3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800cc16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cc1a:	f003 0301 	and.w	r3, r3, #1
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00b      	beq.n	800cc3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	2202      	movs	r2, #2
 800cc28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc30:	f043 0204 	orr.w	r2, r3, #4
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc3e:	f003 0304 	and.w	r3, r3, #4
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d011      	beq.n	800cc6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cc46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cc4a:	f003 0301 	and.w	r3, r3, #1
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d00b      	beq.n	800cc6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	2204      	movs	r2, #4
 800cc58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc60:	f043 0202 	orr.w	r2, r3, #2
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d006      	beq.n	800cc82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f7fe ff11 	bl	800ba9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc88:	b29b      	uxth	r3, r3
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f040 80a3 	bne.w	800cdd6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc98:	e853 3f00 	ldrex	r3, [r3]
 800cc9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cc9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cca4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	461a      	mov	r2, r3
 800ccae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ccb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ccb4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ccb8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ccba:	e841 2300 	strex	r3, r2, [r1]
 800ccbe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ccc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1e4      	bne.n	800cc90 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	3308      	adds	r3, #8
 800cccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccd0:	e853 3f00 	ldrex	r3, [r3]
 800ccd4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ccd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ccd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ccdc:	f023 0301 	bic.w	r3, r3, #1
 800cce0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	3308      	adds	r3, #8
 800ccea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ccee:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ccf0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccf2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ccf4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ccf6:	e841 2300 	strex	r3, r2, [r1]
 800ccfa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ccfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1e1      	bne.n	800ccc6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2220      	movs	r2, #32
 800cd06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2200      	movs	r2, #0
 800cd14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	4a61      	ldr	r2, [pc, #388]	@ (800cea0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d021      	beq.n	800cd64 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	685b      	ldr	r3, [r3, #4]
 800cd26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d01a      	beq.n	800cd64 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd36:	e853 3f00 	ldrex	r3, [r3]
 800cd3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cd3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cd42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cd50:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd52:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd54:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cd58:	e841 2300 	strex	r3, r2, [r1]
 800cd5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cd5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d1e4      	bne.n	800cd2e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd68:	2b01      	cmp	r3, #1
 800cd6a:	d130      	bne.n	800cdce <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd7a:	e853 3f00 	ldrex	r3, [r3]
 800cd7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd82:	f023 0310 	bic.w	r3, r3, #16
 800cd86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	461a      	mov	r2, r3
 800cd90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd94:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd9c:	e841 2300 	strex	r3, r2, [r1]
 800cda0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d1e4      	bne.n	800cd72 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	69db      	ldr	r3, [r3, #28]
 800cdae:	f003 0310 	and.w	r3, r3, #16
 800cdb2:	2b10      	cmp	r3, #16
 800cdb4:	d103      	bne.n	800cdbe <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	2210      	movs	r2, #16
 800cdbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cdc4:	4619      	mov	r1, r3
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f7fe fe72 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800cdcc:	e00e      	b.n	800cdec <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7f5 fe38 	bl	8002a44 <HAL_UART_RxCpltCallback>
        break;
 800cdd4:	e00a      	b.n	800cdec <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cdd6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d006      	beq.n	800cdec <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800cdde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cde2:	f003 0320 	and.w	r3, r3, #32
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	f47f aece 	bne.w	800cb88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdf2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cdf6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d04b      	beq.n	800ce96 <UART_RxISR_8BIT_FIFOEN+0x356>
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ce04:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d244      	bcs.n	800ce96 <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	3308      	adds	r3, #8
 800ce12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce14:	6a3b      	ldr	r3, [r7, #32]
 800ce16:	e853 3f00 	ldrex	r3, [r3]
 800ce1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ce1c:	69fb      	ldr	r3, [r7, #28]
 800ce1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	3308      	adds	r3, #8
 800ce2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ce30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ce32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce38:	e841 2300 	strex	r3, r2, [r1]
 800ce3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d1e3      	bne.n	800ce0c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a17      	ldr	r2, [pc, #92]	@ (800cea4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800ce48:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	e853 3f00 	ldrex	r3, [r3]
 800ce56:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	f043 0320 	orr.w	r3, r3, #32
 800ce5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	461a      	mov	r2, r3
 800ce68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ce6c:	61bb      	str	r3, [r7, #24]
 800ce6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce70:	6979      	ldr	r1, [r7, #20]
 800ce72:	69ba      	ldr	r2, [r7, #24]
 800ce74:	e841 2300 	strex	r3, r2, [r1]
 800ce78:	613b      	str	r3, [r7, #16]
   return(result);
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d1e4      	bne.n	800ce4a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ce80:	e009      	b.n	800ce96 <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	8b1b      	ldrh	r3, [r3, #24]
 800ce88:	b29a      	uxth	r2, r3
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f042 0208 	orr.w	r2, r2, #8
 800ce92:	b292      	uxth	r2, r2
 800ce94:	831a      	strh	r2, [r3, #24]
}
 800ce96:	bf00      	nop
 800ce98:	37b0      	adds	r7, #176	@ 0xb0
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	40008000 	.word	0x40008000
 800cea4:	0800c7c9 	.word	0x0800c7c9

0800cea8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b0ae      	sub	sp, #184	@ 0xb8
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ceb6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	69db      	ldr	r3, [r3, #28]
 800cec0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cede:	2b22      	cmp	r3, #34	@ 0x22
 800cee0:	f040 8187 	bne.w	800d1f2 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ceea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ceee:	e12a      	b.n	800d146 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800cef6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cefe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cf02:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800cf06:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800cf0a:	4013      	ands	r3, r2
 800cf0c:	b29a      	uxth	r2, r3
 800cf0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cf12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf18:	1c9a      	adds	r2, r3, #2
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf24:	b29b      	uxth	r3, r3
 800cf26:	3b01      	subs	r3, #1
 800cf28:	b29a      	uxth	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	69db      	ldr	r3, [r3, #28]
 800cf36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cf3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf3e:	f003 0307 	and.w	r3, r3, #7
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d053      	beq.n	800cfee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cf46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf4a:	f003 0301 	and.w	r3, r3, #1
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d011      	beq.n	800cf76 <UART_RxISR_16BIT_FIFOEN+0xce>
 800cf52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d00b      	beq.n	800cf76 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2201      	movs	r2, #1
 800cf64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf6c:	f043 0201 	orr.w	r2, r3, #1
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cf76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf7a:	f003 0302 	and.w	r3, r3, #2
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d011      	beq.n	800cfa6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800cf82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cf86:	f003 0301 	and.w	r3, r3, #1
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00b      	beq.n	800cfa6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	2202      	movs	r2, #2
 800cf94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf9c:	f043 0204 	orr.w	r2, r3, #4
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cfa6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cfaa:	f003 0304 	and.w	r3, r3, #4
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d011      	beq.n	800cfd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800cfb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cfb6:	f003 0301 	and.w	r3, r3, #1
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d00b      	beq.n	800cfd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2204      	movs	r2, #4
 800cfc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfcc:	f043 0202 	orr.w	r2, r3, #2
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d006      	beq.n	800cfee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f7fe fd5b 	bl	800ba9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2200      	movs	r2, #0
 800cfea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	f040 80a5 	bne.w	800d146 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d002:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d004:	e853 3f00 	ldrex	r3, [r3]
 800d008:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d00a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d00c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d010:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	461a      	mov	r2, r3
 800d01a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d01e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d022:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d024:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d026:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d02a:	e841 2300 	strex	r3, r2, [r1]
 800d02e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d030:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1e2      	bne.n	800cffc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	3308      	adds	r3, #8
 800d03c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d03e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d040:	e853 3f00 	ldrex	r3, [r3]
 800d044:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d04c:	f023 0301 	bic.w	r3, r3, #1
 800d050:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	3308      	adds	r3, #8
 800d05a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d05e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d060:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d062:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d064:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d066:	e841 2300 	strex	r3, r2, [r1]
 800d06a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d06c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d1e1      	bne.n	800d036 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2220      	movs	r2, #32
 800d076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2200      	movs	r2, #0
 800d07e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2200      	movs	r2, #0
 800d084:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a61      	ldr	r2, [pc, #388]	@ (800d210 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d021      	beq.n	800d0d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	685b      	ldr	r3, [r3, #4]
 800d096:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d01a      	beq.n	800d0d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0a6:	e853 3f00 	ldrex	r3, [r3]
 800d0aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d0ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d0b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	461a      	mov	r2, r3
 800d0bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d0c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d0c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d0c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0c8:	e841 2300 	strex	r3, r2, [r1]
 800d0cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d0ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d1e4      	bne.n	800d09e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d130      	bne.n	800d13e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ea:	e853 3f00 	ldrex	r3, [r3]
 800d0ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d0f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0f2:	f023 0310 	bic.w	r3, r3, #16
 800d0f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	461a      	mov	r2, r3
 800d100:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d104:	647b      	str	r3, [r7, #68]	@ 0x44
 800d106:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d108:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d10a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d10c:	e841 2300 	strex	r3, r2, [r1]
 800d110:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d114:	2b00      	cmp	r3, #0
 800d116:	d1e4      	bne.n	800d0e2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	69db      	ldr	r3, [r3, #28]
 800d11e:	f003 0310 	and.w	r3, r3, #16
 800d122:	2b10      	cmp	r3, #16
 800d124:	d103      	bne.n	800d12e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2210      	movs	r2, #16
 800d12c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d134:	4619      	mov	r1, r3
 800d136:	6878      	ldr	r0, [r7, #4]
 800d138:	f7fe fcba 	bl	800bab0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d13c:	e00e      	b.n	800d15c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f7f5 fc80 	bl	8002a44 <HAL_UART_RxCpltCallback>
        break;
 800d144:	e00a      	b.n	800d15c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d146:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d006      	beq.n	800d15c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800d14e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d152:	f003 0320 	and.w	r3, r3, #32
 800d156:	2b00      	cmp	r3, #0
 800d158:	f47f aeca 	bne.w	800cef0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d162:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d166:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d04b      	beq.n	800d206 <UART_RxISR_16BIT_FIFOEN+0x35e>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d174:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d178:	429a      	cmp	r2, r3
 800d17a:	d244      	bcs.n	800d206 <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	3308      	adds	r3, #8
 800d182:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d186:	e853 3f00 	ldrex	r3, [r3]
 800d18a:	623b      	str	r3, [r7, #32]
   return(result);
 800d18c:	6a3b      	ldr	r3, [r7, #32]
 800d18e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d192:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	3308      	adds	r3, #8
 800d19c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d1a0:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1a8:	e841 2300 	strex	r3, r2, [r1]
 800d1ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d1e3      	bne.n	800d17c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	4a17      	ldr	r2, [pc, #92]	@ (800d214 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800d1b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	e853 3f00 	ldrex	r3, [r3]
 800d1c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f043 0320 	orr.w	r3, r3, #32
 800d1ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	461a      	mov	r2, r3
 800d1d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d1dc:	61fb      	str	r3, [r7, #28]
 800d1de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e0:	69b9      	ldr	r1, [r7, #24]
 800d1e2:	69fa      	ldr	r2, [r7, #28]
 800d1e4:	e841 2300 	strex	r3, r2, [r1]
 800d1e8:	617b      	str	r3, [r7, #20]
   return(result);
 800d1ea:	697b      	ldr	r3, [r7, #20]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d1e4      	bne.n	800d1ba <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d1f0:	e009      	b.n	800d206 <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	8b1b      	ldrh	r3, [r3, #24]
 800d1f8:	b29a      	uxth	r2, r3
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f042 0208 	orr.w	r2, r2, #8
 800d202:	b292      	uxth	r2, r2
 800d204:	831a      	strh	r2, [r3, #24]
}
 800d206:	bf00      	nop
 800d208:	37b8      	adds	r7, #184	@ 0xb8
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}
 800d20e:	bf00      	nop
 800d210:	40008000 	.word	0x40008000
 800d214:	0800c985 	.word	0x0800c985

0800d218 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d218:	b480      	push	{r7}
 800d21a:	b083      	sub	sp, #12
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d220:	bf00      	nop
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d22c:	b480      	push	{r7}
 800d22e:	b083      	sub	sp, #12
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d234:	bf00      	nop
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d240:	b480      	push	{r7}
 800d242:	b083      	sub	sp, #12
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d248:	bf00      	nop
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <malloc>:
 800d254:	4b02      	ldr	r3, [pc, #8]	@ (800d260 <malloc+0xc>)
 800d256:	4601      	mov	r1, r0
 800d258:	6818      	ldr	r0, [r3, #0]
 800d25a:	f000 b825 	b.w	800d2a8 <_malloc_r>
 800d25e:	bf00      	nop
 800d260:	20000048 	.word	0x20000048

0800d264 <sbrk_aligned>:
 800d264:	b570      	push	{r4, r5, r6, lr}
 800d266:	4e0f      	ldr	r6, [pc, #60]	@ (800d2a4 <sbrk_aligned+0x40>)
 800d268:	460c      	mov	r4, r1
 800d26a:	6831      	ldr	r1, [r6, #0]
 800d26c:	4605      	mov	r5, r0
 800d26e:	b911      	cbnz	r1, 800d276 <sbrk_aligned+0x12>
 800d270:	f000 fc5e 	bl	800db30 <_sbrk_r>
 800d274:	6030      	str	r0, [r6, #0]
 800d276:	4621      	mov	r1, r4
 800d278:	4628      	mov	r0, r5
 800d27a:	f000 fc59 	bl	800db30 <_sbrk_r>
 800d27e:	1c43      	adds	r3, r0, #1
 800d280:	d103      	bne.n	800d28a <sbrk_aligned+0x26>
 800d282:	f04f 34ff 	mov.w	r4, #4294967295
 800d286:	4620      	mov	r0, r4
 800d288:	bd70      	pop	{r4, r5, r6, pc}
 800d28a:	1cc4      	adds	r4, r0, #3
 800d28c:	f024 0403 	bic.w	r4, r4, #3
 800d290:	42a0      	cmp	r0, r4
 800d292:	d0f8      	beq.n	800d286 <sbrk_aligned+0x22>
 800d294:	1a21      	subs	r1, r4, r0
 800d296:	4628      	mov	r0, r5
 800d298:	f000 fc4a 	bl	800db30 <_sbrk_r>
 800d29c:	3001      	adds	r0, #1
 800d29e:	d1f2      	bne.n	800d286 <sbrk_aligned+0x22>
 800d2a0:	e7ef      	b.n	800d282 <sbrk_aligned+0x1e>
 800d2a2:	bf00      	nop
 800d2a4:	200016dc 	.word	0x200016dc

0800d2a8 <_malloc_r>:
 800d2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2ac:	1ccd      	adds	r5, r1, #3
 800d2ae:	f025 0503 	bic.w	r5, r5, #3
 800d2b2:	3508      	adds	r5, #8
 800d2b4:	2d0c      	cmp	r5, #12
 800d2b6:	bf38      	it	cc
 800d2b8:	250c      	movcc	r5, #12
 800d2ba:	2d00      	cmp	r5, #0
 800d2bc:	4606      	mov	r6, r0
 800d2be:	db01      	blt.n	800d2c4 <_malloc_r+0x1c>
 800d2c0:	42a9      	cmp	r1, r5
 800d2c2:	d904      	bls.n	800d2ce <_malloc_r+0x26>
 800d2c4:	230c      	movs	r3, #12
 800d2c6:	6033      	str	r3, [r6, #0]
 800d2c8:	2000      	movs	r0, #0
 800d2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d3a4 <_malloc_r+0xfc>
 800d2d2:	f000 f869 	bl	800d3a8 <__malloc_lock>
 800d2d6:	f8d8 3000 	ldr.w	r3, [r8]
 800d2da:	461c      	mov	r4, r3
 800d2dc:	bb44      	cbnz	r4, 800d330 <_malloc_r+0x88>
 800d2de:	4629      	mov	r1, r5
 800d2e0:	4630      	mov	r0, r6
 800d2e2:	f7ff ffbf 	bl	800d264 <sbrk_aligned>
 800d2e6:	1c43      	adds	r3, r0, #1
 800d2e8:	4604      	mov	r4, r0
 800d2ea:	d158      	bne.n	800d39e <_malloc_r+0xf6>
 800d2ec:	f8d8 4000 	ldr.w	r4, [r8]
 800d2f0:	4627      	mov	r7, r4
 800d2f2:	2f00      	cmp	r7, #0
 800d2f4:	d143      	bne.n	800d37e <_malloc_r+0xd6>
 800d2f6:	2c00      	cmp	r4, #0
 800d2f8:	d04b      	beq.n	800d392 <_malloc_r+0xea>
 800d2fa:	6823      	ldr	r3, [r4, #0]
 800d2fc:	4639      	mov	r1, r7
 800d2fe:	4630      	mov	r0, r6
 800d300:	eb04 0903 	add.w	r9, r4, r3
 800d304:	f000 fc14 	bl	800db30 <_sbrk_r>
 800d308:	4581      	cmp	r9, r0
 800d30a:	d142      	bne.n	800d392 <_malloc_r+0xea>
 800d30c:	6821      	ldr	r1, [r4, #0]
 800d30e:	1a6d      	subs	r5, r5, r1
 800d310:	4629      	mov	r1, r5
 800d312:	4630      	mov	r0, r6
 800d314:	f7ff ffa6 	bl	800d264 <sbrk_aligned>
 800d318:	3001      	adds	r0, #1
 800d31a:	d03a      	beq.n	800d392 <_malloc_r+0xea>
 800d31c:	6823      	ldr	r3, [r4, #0]
 800d31e:	442b      	add	r3, r5
 800d320:	6023      	str	r3, [r4, #0]
 800d322:	f8d8 3000 	ldr.w	r3, [r8]
 800d326:	685a      	ldr	r2, [r3, #4]
 800d328:	bb62      	cbnz	r2, 800d384 <_malloc_r+0xdc>
 800d32a:	f8c8 7000 	str.w	r7, [r8]
 800d32e:	e00f      	b.n	800d350 <_malloc_r+0xa8>
 800d330:	6822      	ldr	r2, [r4, #0]
 800d332:	1b52      	subs	r2, r2, r5
 800d334:	d420      	bmi.n	800d378 <_malloc_r+0xd0>
 800d336:	2a0b      	cmp	r2, #11
 800d338:	d917      	bls.n	800d36a <_malloc_r+0xc2>
 800d33a:	1961      	adds	r1, r4, r5
 800d33c:	42a3      	cmp	r3, r4
 800d33e:	6025      	str	r5, [r4, #0]
 800d340:	bf18      	it	ne
 800d342:	6059      	strne	r1, [r3, #4]
 800d344:	6863      	ldr	r3, [r4, #4]
 800d346:	bf08      	it	eq
 800d348:	f8c8 1000 	streq.w	r1, [r8]
 800d34c:	5162      	str	r2, [r4, r5]
 800d34e:	604b      	str	r3, [r1, #4]
 800d350:	4630      	mov	r0, r6
 800d352:	f000 f82f 	bl	800d3b4 <__malloc_unlock>
 800d356:	f104 000b 	add.w	r0, r4, #11
 800d35a:	1d23      	adds	r3, r4, #4
 800d35c:	f020 0007 	bic.w	r0, r0, #7
 800d360:	1ac2      	subs	r2, r0, r3
 800d362:	bf1c      	itt	ne
 800d364:	1a1b      	subne	r3, r3, r0
 800d366:	50a3      	strne	r3, [r4, r2]
 800d368:	e7af      	b.n	800d2ca <_malloc_r+0x22>
 800d36a:	6862      	ldr	r2, [r4, #4]
 800d36c:	42a3      	cmp	r3, r4
 800d36e:	bf0c      	ite	eq
 800d370:	f8c8 2000 	streq.w	r2, [r8]
 800d374:	605a      	strne	r2, [r3, #4]
 800d376:	e7eb      	b.n	800d350 <_malloc_r+0xa8>
 800d378:	4623      	mov	r3, r4
 800d37a:	6864      	ldr	r4, [r4, #4]
 800d37c:	e7ae      	b.n	800d2dc <_malloc_r+0x34>
 800d37e:	463c      	mov	r4, r7
 800d380:	687f      	ldr	r7, [r7, #4]
 800d382:	e7b6      	b.n	800d2f2 <_malloc_r+0x4a>
 800d384:	461a      	mov	r2, r3
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	42a3      	cmp	r3, r4
 800d38a:	d1fb      	bne.n	800d384 <_malloc_r+0xdc>
 800d38c:	2300      	movs	r3, #0
 800d38e:	6053      	str	r3, [r2, #4]
 800d390:	e7de      	b.n	800d350 <_malloc_r+0xa8>
 800d392:	230c      	movs	r3, #12
 800d394:	6033      	str	r3, [r6, #0]
 800d396:	4630      	mov	r0, r6
 800d398:	f000 f80c 	bl	800d3b4 <__malloc_unlock>
 800d39c:	e794      	b.n	800d2c8 <_malloc_r+0x20>
 800d39e:	6005      	str	r5, [r0, #0]
 800d3a0:	e7d6      	b.n	800d350 <_malloc_r+0xa8>
 800d3a2:	bf00      	nop
 800d3a4:	200016e0 	.word	0x200016e0

0800d3a8 <__malloc_lock>:
 800d3a8:	4801      	ldr	r0, [pc, #4]	@ (800d3b0 <__malloc_lock+0x8>)
 800d3aa:	f000 bc0e 	b.w	800dbca <__retarget_lock_acquire_recursive>
 800d3ae:	bf00      	nop
 800d3b0:	20001824 	.word	0x20001824

0800d3b4 <__malloc_unlock>:
 800d3b4:	4801      	ldr	r0, [pc, #4]	@ (800d3bc <__malloc_unlock+0x8>)
 800d3b6:	f000 bc09 	b.w	800dbcc <__retarget_lock_release_recursive>
 800d3ba:	bf00      	nop
 800d3bc:	20001824 	.word	0x20001824

0800d3c0 <_strtol_l.isra.0>:
 800d3c0:	2b24      	cmp	r3, #36	@ 0x24
 800d3c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3c6:	4686      	mov	lr, r0
 800d3c8:	4690      	mov	r8, r2
 800d3ca:	d801      	bhi.n	800d3d0 <_strtol_l.isra.0+0x10>
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	d106      	bne.n	800d3de <_strtol_l.isra.0+0x1e>
 800d3d0:	f000 fbd0 	bl	800db74 <__errno>
 800d3d4:	2316      	movs	r3, #22
 800d3d6:	6003      	str	r3, [r0, #0]
 800d3d8:	2000      	movs	r0, #0
 800d3da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3de:	4834      	ldr	r0, [pc, #208]	@ (800d4b0 <_strtol_l.isra.0+0xf0>)
 800d3e0:	460d      	mov	r5, r1
 800d3e2:	462a      	mov	r2, r5
 800d3e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3e8:	5d06      	ldrb	r6, [r0, r4]
 800d3ea:	f016 0608 	ands.w	r6, r6, #8
 800d3ee:	d1f8      	bne.n	800d3e2 <_strtol_l.isra.0+0x22>
 800d3f0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d3f2:	d110      	bne.n	800d416 <_strtol_l.isra.0+0x56>
 800d3f4:	782c      	ldrb	r4, [r5, #0]
 800d3f6:	2601      	movs	r6, #1
 800d3f8:	1c95      	adds	r5, r2, #2
 800d3fa:	f033 0210 	bics.w	r2, r3, #16
 800d3fe:	d115      	bne.n	800d42c <_strtol_l.isra.0+0x6c>
 800d400:	2c30      	cmp	r4, #48	@ 0x30
 800d402:	d10d      	bne.n	800d420 <_strtol_l.isra.0+0x60>
 800d404:	782a      	ldrb	r2, [r5, #0]
 800d406:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d40a:	2a58      	cmp	r2, #88	@ 0x58
 800d40c:	d108      	bne.n	800d420 <_strtol_l.isra.0+0x60>
 800d40e:	786c      	ldrb	r4, [r5, #1]
 800d410:	3502      	adds	r5, #2
 800d412:	2310      	movs	r3, #16
 800d414:	e00a      	b.n	800d42c <_strtol_l.isra.0+0x6c>
 800d416:	2c2b      	cmp	r4, #43	@ 0x2b
 800d418:	bf04      	itt	eq
 800d41a:	782c      	ldrbeq	r4, [r5, #0]
 800d41c:	1c95      	addeq	r5, r2, #2
 800d41e:	e7ec      	b.n	800d3fa <_strtol_l.isra.0+0x3a>
 800d420:	2b00      	cmp	r3, #0
 800d422:	d1f6      	bne.n	800d412 <_strtol_l.isra.0+0x52>
 800d424:	2c30      	cmp	r4, #48	@ 0x30
 800d426:	bf14      	ite	ne
 800d428:	230a      	movne	r3, #10
 800d42a:	2308      	moveq	r3, #8
 800d42c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d430:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d434:	2200      	movs	r2, #0
 800d436:	fbbc f9f3 	udiv	r9, ip, r3
 800d43a:	4610      	mov	r0, r2
 800d43c:	fb03 ca19 	mls	sl, r3, r9, ip
 800d440:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d444:	2f09      	cmp	r7, #9
 800d446:	d80f      	bhi.n	800d468 <_strtol_l.isra.0+0xa8>
 800d448:	463c      	mov	r4, r7
 800d44a:	42a3      	cmp	r3, r4
 800d44c:	dd1b      	ble.n	800d486 <_strtol_l.isra.0+0xc6>
 800d44e:	1c57      	adds	r7, r2, #1
 800d450:	d007      	beq.n	800d462 <_strtol_l.isra.0+0xa2>
 800d452:	4581      	cmp	r9, r0
 800d454:	d314      	bcc.n	800d480 <_strtol_l.isra.0+0xc0>
 800d456:	d101      	bne.n	800d45c <_strtol_l.isra.0+0x9c>
 800d458:	45a2      	cmp	sl, r4
 800d45a:	db11      	blt.n	800d480 <_strtol_l.isra.0+0xc0>
 800d45c:	fb00 4003 	mla	r0, r0, r3, r4
 800d460:	2201      	movs	r2, #1
 800d462:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d466:	e7eb      	b.n	800d440 <_strtol_l.isra.0+0x80>
 800d468:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d46c:	2f19      	cmp	r7, #25
 800d46e:	d801      	bhi.n	800d474 <_strtol_l.isra.0+0xb4>
 800d470:	3c37      	subs	r4, #55	@ 0x37
 800d472:	e7ea      	b.n	800d44a <_strtol_l.isra.0+0x8a>
 800d474:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d478:	2f19      	cmp	r7, #25
 800d47a:	d804      	bhi.n	800d486 <_strtol_l.isra.0+0xc6>
 800d47c:	3c57      	subs	r4, #87	@ 0x57
 800d47e:	e7e4      	b.n	800d44a <_strtol_l.isra.0+0x8a>
 800d480:	f04f 32ff 	mov.w	r2, #4294967295
 800d484:	e7ed      	b.n	800d462 <_strtol_l.isra.0+0xa2>
 800d486:	1c53      	adds	r3, r2, #1
 800d488:	d108      	bne.n	800d49c <_strtol_l.isra.0+0xdc>
 800d48a:	2322      	movs	r3, #34	@ 0x22
 800d48c:	f8ce 3000 	str.w	r3, [lr]
 800d490:	4660      	mov	r0, ip
 800d492:	f1b8 0f00 	cmp.w	r8, #0
 800d496:	d0a0      	beq.n	800d3da <_strtol_l.isra.0+0x1a>
 800d498:	1e69      	subs	r1, r5, #1
 800d49a:	e006      	b.n	800d4aa <_strtol_l.isra.0+0xea>
 800d49c:	b106      	cbz	r6, 800d4a0 <_strtol_l.isra.0+0xe0>
 800d49e:	4240      	negs	r0, r0
 800d4a0:	f1b8 0f00 	cmp.w	r8, #0
 800d4a4:	d099      	beq.n	800d3da <_strtol_l.isra.0+0x1a>
 800d4a6:	2a00      	cmp	r2, #0
 800d4a8:	d1f6      	bne.n	800d498 <_strtol_l.isra.0+0xd8>
 800d4aa:	f8c8 1000 	str.w	r1, [r8]
 800d4ae:	e794      	b.n	800d3da <_strtol_l.isra.0+0x1a>
 800d4b0:	08029bdd 	.word	0x08029bdd

0800d4b4 <strtol>:
 800d4b4:	4613      	mov	r3, r2
 800d4b6:	460a      	mov	r2, r1
 800d4b8:	4601      	mov	r1, r0
 800d4ba:	4802      	ldr	r0, [pc, #8]	@ (800d4c4 <strtol+0x10>)
 800d4bc:	6800      	ldr	r0, [r0, #0]
 800d4be:	f7ff bf7f 	b.w	800d3c0 <_strtol_l.isra.0>
 800d4c2:	bf00      	nop
 800d4c4:	20000048 	.word	0x20000048

0800d4c8 <std>:
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	b510      	push	{r4, lr}
 800d4cc:	4604      	mov	r4, r0
 800d4ce:	e9c0 3300 	strd	r3, r3, [r0]
 800d4d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4d6:	6083      	str	r3, [r0, #8]
 800d4d8:	8181      	strh	r1, [r0, #12]
 800d4da:	6643      	str	r3, [r0, #100]	@ 0x64
 800d4dc:	81c2      	strh	r2, [r0, #14]
 800d4de:	6183      	str	r3, [r0, #24]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	2208      	movs	r2, #8
 800d4e4:	305c      	adds	r0, #92	@ 0x5c
 800d4e6:	f000 fa61 	bl	800d9ac <memset>
 800d4ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d520 <std+0x58>)
 800d4ec:	6263      	str	r3, [r4, #36]	@ 0x24
 800d4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800d524 <std+0x5c>)
 800d4f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d4f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d528 <std+0x60>)
 800d4f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d4f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d52c <std+0x64>)
 800d4f8:	6323      	str	r3, [r4, #48]	@ 0x30
 800d4fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d530 <std+0x68>)
 800d4fc:	6224      	str	r4, [r4, #32]
 800d4fe:	429c      	cmp	r4, r3
 800d500:	d006      	beq.n	800d510 <std+0x48>
 800d502:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d506:	4294      	cmp	r4, r2
 800d508:	d002      	beq.n	800d510 <std+0x48>
 800d50a:	33d0      	adds	r3, #208	@ 0xd0
 800d50c:	429c      	cmp	r4, r3
 800d50e:	d105      	bne.n	800d51c <std+0x54>
 800d510:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d518:	f000 bb56 	b.w	800dbc8 <__retarget_lock_init_recursive>
 800d51c:	bd10      	pop	{r4, pc}
 800d51e:	bf00      	nop
 800d520:	0800d7dd 	.word	0x0800d7dd
 800d524:	0800d7ff 	.word	0x0800d7ff
 800d528:	0800d837 	.word	0x0800d837
 800d52c:	0800d85b 	.word	0x0800d85b
 800d530:	200016e4 	.word	0x200016e4

0800d534 <stdio_exit_handler>:
 800d534:	4a02      	ldr	r2, [pc, #8]	@ (800d540 <stdio_exit_handler+0xc>)
 800d536:	4903      	ldr	r1, [pc, #12]	@ (800d544 <stdio_exit_handler+0x10>)
 800d538:	4803      	ldr	r0, [pc, #12]	@ (800d548 <stdio_exit_handler+0x14>)
 800d53a:	f000 b869 	b.w	800d610 <_fwalk_sglue>
 800d53e:	bf00      	nop
 800d540:	2000003c 	.word	0x2000003c
 800d544:	0800e611 	.word	0x0800e611
 800d548:	2000004c 	.word	0x2000004c

0800d54c <cleanup_stdio>:
 800d54c:	6841      	ldr	r1, [r0, #4]
 800d54e:	4b0c      	ldr	r3, [pc, #48]	@ (800d580 <cleanup_stdio+0x34>)
 800d550:	4299      	cmp	r1, r3
 800d552:	b510      	push	{r4, lr}
 800d554:	4604      	mov	r4, r0
 800d556:	d001      	beq.n	800d55c <cleanup_stdio+0x10>
 800d558:	f001 f85a 	bl	800e610 <_fflush_r>
 800d55c:	68a1      	ldr	r1, [r4, #8]
 800d55e:	4b09      	ldr	r3, [pc, #36]	@ (800d584 <cleanup_stdio+0x38>)
 800d560:	4299      	cmp	r1, r3
 800d562:	d002      	beq.n	800d56a <cleanup_stdio+0x1e>
 800d564:	4620      	mov	r0, r4
 800d566:	f001 f853 	bl	800e610 <_fflush_r>
 800d56a:	68e1      	ldr	r1, [r4, #12]
 800d56c:	4b06      	ldr	r3, [pc, #24]	@ (800d588 <cleanup_stdio+0x3c>)
 800d56e:	4299      	cmp	r1, r3
 800d570:	d004      	beq.n	800d57c <cleanup_stdio+0x30>
 800d572:	4620      	mov	r0, r4
 800d574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d578:	f001 b84a 	b.w	800e610 <_fflush_r>
 800d57c:	bd10      	pop	{r4, pc}
 800d57e:	bf00      	nop
 800d580:	200016e4 	.word	0x200016e4
 800d584:	2000174c 	.word	0x2000174c
 800d588:	200017b4 	.word	0x200017b4

0800d58c <global_stdio_init.part.0>:
 800d58c:	b510      	push	{r4, lr}
 800d58e:	4b0b      	ldr	r3, [pc, #44]	@ (800d5bc <global_stdio_init.part.0+0x30>)
 800d590:	4c0b      	ldr	r4, [pc, #44]	@ (800d5c0 <global_stdio_init.part.0+0x34>)
 800d592:	4a0c      	ldr	r2, [pc, #48]	@ (800d5c4 <global_stdio_init.part.0+0x38>)
 800d594:	601a      	str	r2, [r3, #0]
 800d596:	4620      	mov	r0, r4
 800d598:	2200      	movs	r2, #0
 800d59a:	2104      	movs	r1, #4
 800d59c:	f7ff ff94 	bl	800d4c8 <std>
 800d5a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	2109      	movs	r1, #9
 800d5a8:	f7ff ff8e 	bl	800d4c8 <std>
 800d5ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d5b0:	2202      	movs	r2, #2
 800d5b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5b6:	2112      	movs	r1, #18
 800d5b8:	f7ff bf86 	b.w	800d4c8 <std>
 800d5bc:	2000181c 	.word	0x2000181c
 800d5c0:	200016e4 	.word	0x200016e4
 800d5c4:	0800d535 	.word	0x0800d535

0800d5c8 <__sfp_lock_acquire>:
 800d5c8:	4801      	ldr	r0, [pc, #4]	@ (800d5d0 <__sfp_lock_acquire+0x8>)
 800d5ca:	f000 bafe 	b.w	800dbca <__retarget_lock_acquire_recursive>
 800d5ce:	bf00      	nop
 800d5d0:	20001825 	.word	0x20001825

0800d5d4 <__sfp_lock_release>:
 800d5d4:	4801      	ldr	r0, [pc, #4]	@ (800d5dc <__sfp_lock_release+0x8>)
 800d5d6:	f000 baf9 	b.w	800dbcc <__retarget_lock_release_recursive>
 800d5da:	bf00      	nop
 800d5dc:	20001825 	.word	0x20001825

0800d5e0 <__sinit>:
 800d5e0:	b510      	push	{r4, lr}
 800d5e2:	4604      	mov	r4, r0
 800d5e4:	f7ff fff0 	bl	800d5c8 <__sfp_lock_acquire>
 800d5e8:	6a23      	ldr	r3, [r4, #32]
 800d5ea:	b11b      	cbz	r3, 800d5f4 <__sinit+0x14>
 800d5ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5f0:	f7ff bff0 	b.w	800d5d4 <__sfp_lock_release>
 800d5f4:	4b04      	ldr	r3, [pc, #16]	@ (800d608 <__sinit+0x28>)
 800d5f6:	6223      	str	r3, [r4, #32]
 800d5f8:	4b04      	ldr	r3, [pc, #16]	@ (800d60c <__sinit+0x2c>)
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d1f5      	bne.n	800d5ec <__sinit+0xc>
 800d600:	f7ff ffc4 	bl	800d58c <global_stdio_init.part.0>
 800d604:	e7f2      	b.n	800d5ec <__sinit+0xc>
 800d606:	bf00      	nop
 800d608:	0800d54d 	.word	0x0800d54d
 800d60c:	2000181c 	.word	0x2000181c

0800d610 <_fwalk_sglue>:
 800d610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d614:	4607      	mov	r7, r0
 800d616:	4688      	mov	r8, r1
 800d618:	4614      	mov	r4, r2
 800d61a:	2600      	movs	r6, #0
 800d61c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d620:	f1b9 0901 	subs.w	r9, r9, #1
 800d624:	d505      	bpl.n	800d632 <_fwalk_sglue+0x22>
 800d626:	6824      	ldr	r4, [r4, #0]
 800d628:	2c00      	cmp	r4, #0
 800d62a:	d1f7      	bne.n	800d61c <_fwalk_sglue+0xc>
 800d62c:	4630      	mov	r0, r6
 800d62e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d632:	89ab      	ldrh	r3, [r5, #12]
 800d634:	2b01      	cmp	r3, #1
 800d636:	d907      	bls.n	800d648 <_fwalk_sglue+0x38>
 800d638:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d63c:	3301      	adds	r3, #1
 800d63e:	d003      	beq.n	800d648 <_fwalk_sglue+0x38>
 800d640:	4629      	mov	r1, r5
 800d642:	4638      	mov	r0, r7
 800d644:	47c0      	blx	r8
 800d646:	4306      	orrs	r6, r0
 800d648:	3568      	adds	r5, #104	@ 0x68
 800d64a:	e7e9      	b.n	800d620 <_fwalk_sglue+0x10>

0800d64c <iprintf>:
 800d64c:	b40f      	push	{r0, r1, r2, r3}
 800d64e:	b507      	push	{r0, r1, r2, lr}
 800d650:	4906      	ldr	r1, [pc, #24]	@ (800d66c <iprintf+0x20>)
 800d652:	ab04      	add	r3, sp, #16
 800d654:	6808      	ldr	r0, [r1, #0]
 800d656:	f853 2b04 	ldr.w	r2, [r3], #4
 800d65a:	6881      	ldr	r1, [r0, #8]
 800d65c:	9301      	str	r3, [sp, #4]
 800d65e:	f000 fcaf 	bl	800dfc0 <_vfiprintf_r>
 800d662:	b003      	add	sp, #12
 800d664:	f85d eb04 	ldr.w	lr, [sp], #4
 800d668:	b004      	add	sp, #16
 800d66a:	4770      	bx	lr
 800d66c:	20000048 	.word	0x20000048

0800d670 <_puts_r>:
 800d670:	6a03      	ldr	r3, [r0, #32]
 800d672:	b570      	push	{r4, r5, r6, lr}
 800d674:	6884      	ldr	r4, [r0, #8]
 800d676:	4605      	mov	r5, r0
 800d678:	460e      	mov	r6, r1
 800d67a:	b90b      	cbnz	r3, 800d680 <_puts_r+0x10>
 800d67c:	f7ff ffb0 	bl	800d5e0 <__sinit>
 800d680:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d682:	07db      	lsls	r3, r3, #31
 800d684:	d405      	bmi.n	800d692 <_puts_r+0x22>
 800d686:	89a3      	ldrh	r3, [r4, #12]
 800d688:	0598      	lsls	r0, r3, #22
 800d68a:	d402      	bmi.n	800d692 <_puts_r+0x22>
 800d68c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d68e:	f000 fa9c 	bl	800dbca <__retarget_lock_acquire_recursive>
 800d692:	89a3      	ldrh	r3, [r4, #12]
 800d694:	0719      	lsls	r1, r3, #28
 800d696:	d502      	bpl.n	800d69e <_puts_r+0x2e>
 800d698:	6923      	ldr	r3, [r4, #16]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d135      	bne.n	800d70a <_puts_r+0x9a>
 800d69e:	4621      	mov	r1, r4
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	f000 f91d 	bl	800d8e0 <__swsetup_r>
 800d6a6:	b380      	cbz	r0, 800d70a <_puts_r+0x9a>
 800d6a8:	f04f 35ff 	mov.w	r5, #4294967295
 800d6ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d6ae:	07da      	lsls	r2, r3, #31
 800d6b0:	d405      	bmi.n	800d6be <_puts_r+0x4e>
 800d6b2:	89a3      	ldrh	r3, [r4, #12]
 800d6b4:	059b      	lsls	r3, r3, #22
 800d6b6:	d402      	bmi.n	800d6be <_puts_r+0x4e>
 800d6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6ba:	f000 fa87 	bl	800dbcc <__retarget_lock_release_recursive>
 800d6be:	4628      	mov	r0, r5
 800d6c0:	bd70      	pop	{r4, r5, r6, pc}
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	da04      	bge.n	800d6d0 <_puts_r+0x60>
 800d6c6:	69a2      	ldr	r2, [r4, #24]
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	dc17      	bgt.n	800d6fc <_puts_r+0x8c>
 800d6cc:	290a      	cmp	r1, #10
 800d6ce:	d015      	beq.n	800d6fc <_puts_r+0x8c>
 800d6d0:	6823      	ldr	r3, [r4, #0]
 800d6d2:	1c5a      	adds	r2, r3, #1
 800d6d4:	6022      	str	r2, [r4, #0]
 800d6d6:	7019      	strb	r1, [r3, #0]
 800d6d8:	68a3      	ldr	r3, [r4, #8]
 800d6da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d6de:	3b01      	subs	r3, #1
 800d6e0:	60a3      	str	r3, [r4, #8]
 800d6e2:	2900      	cmp	r1, #0
 800d6e4:	d1ed      	bne.n	800d6c2 <_puts_r+0x52>
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	da11      	bge.n	800d70e <_puts_r+0x9e>
 800d6ea:	4622      	mov	r2, r4
 800d6ec:	210a      	movs	r1, #10
 800d6ee:	4628      	mov	r0, r5
 800d6f0:	f000 f8b7 	bl	800d862 <__swbuf_r>
 800d6f4:	3001      	adds	r0, #1
 800d6f6:	d0d7      	beq.n	800d6a8 <_puts_r+0x38>
 800d6f8:	250a      	movs	r5, #10
 800d6fa:	e7d7      	b.n	800d6ac <_puts_r+0x3c>
 800d6fc:	4622      	mov	r2, r4
 800d6fe:	4628      	mov	r0, r5
 800d700:	f000 f8af 	bl	800d862 <__swbuf_r>
 800d704:	3001      	adds	r0, #1
 800d706:	d1e7      	bne.n	800d6d8 <_puts_r+0x68>
 800d708:	e7ce      	b.n	800d6a8 <_puts_r+0x38>
 800d70a:	3e01      	subs	r6, #1
 800d70c:	e7e4      	b.n	800d6d8 <_puts_r+0x68>
 800d70e:	6823      	ldr	r3, [r4, #0]
 800d710:	1c5a      	adds	r2, r3, #1
 800d712:	6022      	str	r2, [r4, #0]
 800d714:	220a      	movs	r2, #10
 800d716:	701a      	strb	r2, [r3, #0]
 800d718:	e7ee      	b.n	800d6f8 <_puts_r+0x88>
	...

0800d71c <puts>:
 800d71c:	4b02      	ldr	r3, [pc, #8]	@ (800d728 <puts+0xc>)
 800d71e:	4601      	mov	r1, r0
 800d720:	6818      	ldr	r0, [r3, #0]
 800d722:	f7ff bfa5 	b.w	800d670 <_puts_r>
 800d726:	bf00      	nop
 800d728:	20000048 	.word	0x20000048

0800d72c <sniprintf>:
 800d72c:	b40c      	push	{r2, r3}
 800d72e:	b530      	push	{r4, r5, lr}
 800d730:	4b18      	ldr	r3, [pc, #96]	@ (800d794 <sniprintf+0x68>)
 800d732:	1e0c      	subs	r4, r1, #0
 800d734:	681d      	ldr	r5, [r3, #0]
 800d736:	b09d      	sub	sp, #116	@ 0x74
 800d738:	da08      	bge.n	800d74c <sniprintf+0x20>
 800d73a:	238b      	movs	r3, #139	@ 0x8b
 800d73c:	602b      	str	r3, [r5, #0]
 800d73e:	f04f 30ff 	mov.w	r0, #4294967295
 800d742:	b01d      	add	sp, #116	@ 0x74
 800d744:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d748:	b002      	add	sp, #8
 800d74a:	4770      	bx	lr
 800d74c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d750:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d754:	f04f 0300 	mov.w	r3, #0
 800d758:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d75a:	bf14      	ite	ne
 800d75c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d760:	4623      	moveq	r3, r4
 800d762:	9304      	str	r3, [sp, #16]
 800d764:	9307      	str	r3, [sp, #28]
 800d766:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d76a:	9002      	str	r0, [sp, #8]
 800d76c:	9006      	str	r0, [sp, #24]
 800d76e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d772:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d774:	ab21      	add	r3, sp, #132	@ 0x84
 800d776:	a902      	add	r1, sp, #8
 800d778:	4628      	mov	r0, r5
 800d77a:	9301      	str	r3, [sp, #4]
 800d77c:	f000 fafa 	bl	800dd74 <_svfiprintf_r>
 800d780:	1c43      	adds	r3, r0, #1
 800d782:	bfbc      	itt	lt
 800d784:	238b      	movlt	r3, #139	@ 0x8b
 800d786:	602b      	strlt	r3, [r5, #0]
 800d788:	2c00      	cmp	r4, #0
 800d78a:	d0da      	beq.n	800d742 <sniprintf+0x16>
 800d78c:	9b02      	ldr	r3, [sp, #8]
 800d78e:	2200      	movs	r2, #0
 800d790:	701a      	strb	r2, [r3, #0]
 800d792:	e7d6      	b.n	800d742 <sniprintf+0x16>
 800d794:	20000048 	.word	0x20000048

0800d798 <siprintf>:
 800d798:	b40e      	push	{r1, r2, r3}
 800d79a:	b510      	push	{r4, lr}
 800d79c:	b09d      	sub	sp, #116	@ 0x74
 800d79e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d7a0:	9002      	str	r0, [sp, #8]
 800d7a2:	9006      	str	r0, [sp, #24]
 800d7a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d7a8:	480a      	ldr	r0, [pc, #40]	@ (800d7d4 <siprintf+0x3c>)
 800d7aa:	9107      	str	r1, [sp, #28]
 800d7ac:	9104      	str	r1, [sp, #16]
 800d7ae:	490a      	ldr	r1, [pc, #40]	@ (800d7d8 <siprintf+0x40>)
 800d7b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7b4:	9105      	str	r1, [sp, #20]
 800d7b6:	2400      	movs	r4, #0
 800d7b8:	a902      	add	r1, sp, #8
 800d7ba:	6800      	ldr	r0, [r0, #0]
 800d7bc:	9301      	str	r3, [sp, #4]
 800d7be:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d7c0:	f000 fad8 	bl	800dd74 <_svfiprintf_r>
 800d7c4:	9b02      	ldr	r3, [sp, #8]
 800d7c6:	701c      	strb	r4, [r3, #0]
 800d7c8:	b01d      	add	sp, #116	@ 0x74
 800d7ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7ce:	b003      	add	sp, #12
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop
 800d7d4:	20000048 	.word	0x20000048
 800d7d8:	ffff0208 	.word	0xffff0208

0800d7dc <__sread>:
 800d7dc:	b510      	push	{r4, lr}
 800d7de:	460c      	mov	r4, r1
 800d7e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7e4:	f000 f992 	bl	800db0c <_read_r>
 800d7e8:	2800      	cmp	r0, #0
 800d7ea:	bfab      	itete	ge
 800d7ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d7ee:	89a3      	ldrhlt	r3, [r4, #12]
 800d7f0:	181b      	addge	r3, r3, r0
 800d7f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d7f6:	bfac      	ite	ge
 800d7f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d7fa:	81a3      	strhlt	r3, [r4, #12]
 800d7fc:	bd10      	pop	{r4, pc}

0800d7fe <__swrite>:
 800d7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d802:	461f      	mov	r7, r3
 800d804:	898b      	ldrh	r3, [r1, #12]
 800d806:	05db      	lsls	r3, r3, #23
 800d808:	4605      	mov	r5, r0
 800d80a:	460c      	mov	r4, r1
 800d80c:	4616      	mov	r6, r2
 800d80e:	d505      	bpl.n	800d81c <__swrite+0x1e>
 800d810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d814:	2302      	movs	r3, #2
 800d816:	2200      	movs	r2, #0
 800d818:	f000 f966 	bl	800dae8 <_lseek_r>
 800d81c:	89a3      	ldrh	r3, [r4, #12]
 800d81e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d822:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d826:	81a3      	strh	r3, [r4, #12]
 800d828:	4632      	mov	r2, r6
 800d82a:	463b      	mov	r3, r7
 800d82c:	4628      	mov	r0, r5
 800d82e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d832:	f000 b98d 	b.w	800db50 <_write_r>

0800d836 <__sseek>:
 800d836:	b510      	push	{r4, lr}
 800d838:	460c      	mov	r4, r1
 800d83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d83e:	f000 f953 	bl	800dae8 <_lseek_r>
 800d842:	1c43      	adds	r3, r0, #1
 800d844:	89a3      	ldrh	r3, [r4, #12]
 800d846:	bf15      	itete	ne
 800d848:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d84a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d84e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d852:	81a3      	strheq	r3, [r4, #12]
 800d854:	bf18      	it	ne
 800d856:	81a3      	strhne	r3, [r4, #12]
 800d858:	bd10      	pop	{r4, pc}

0800d85a <__sclose>:
 800d85a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d85e:	f000 b933 	b.w	800dac8 <_close_r>

0800d862 <__swbuf_r>:
 800d862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d864:	460e      	mov	r6, r1
 800d866:	4614      	mov	r4, r2
 800d868:	4605      	mov	r5, r0
 800d86a:	b118      	cbz	r0, 800d874 <__swbuf_r+0x12>
 800d86c:	6a03      	ldr	r3, [r0, #32]
 800d86e:	b90b      	cbnz	r3, 800d874 <__swbuf_r+0x12>
 800d870:	f7ff feb6 	bl	800d5e0 <__sinit>
 800d874:	69a3      	ldr	r3, [r4, #24]
 800d876:	60a3      	str	r3, [r4, #8]
 800d878:	89a3      	ldrh	r3, [r4, #12]
 800d87a:	071a      	lsls	r2, r3, #28
 800d87c:	d501      	bpl.n	800d882 <__swbuf_r+0x20>
 800d87e:	6923      	ldr	r3, [r4, #16]
 800d880:	b943      	cbnz	r3, 800d894 <__swbuf_r+0x32>
 800d882:	4621      	mov	r1, r4
 800d884:	4628      	mov	r0, r5
 800d886:	f000 f82b 	bl	800d8e0 <__swsetup_r>
 800d88a:	b118      	cbz	r0, 800d894 <__swbuf_r+0x32>
 800d88c:	f04f 37ff 	mov.w	r7, #4294967295
 800d890:	4638      	mov	r0, r7
 800d892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d894:	6823      	ldr	r3, [r4, #0]
 800d896:	6922      	ldr	r2, [r4, #16]
 800d898:	1a98      	subs	r0, r3, r2
 800d89a:	6963      	ldr	r3, [r4, #20]
 800d89c:	b2f6      	uxtb	r6, r6
 800d89e:	4283      	cmp	r3, r0
 800d8a0:	4637      	mov	r7, r6
 800d8a2:	dc05      	bgt.n	800d8b0 <__swbuf_r+0x4e>
 800d8a4:	4621      	mov	r1, r4
 800d8a6:	4628      	mov	r0, r5
 800d8a8:	f000 feb2 	bl	800e610 <_fflush_r>
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	d1ed      	bne.n	800d88c <__swbuf_r+0x2a>
 800d8b0:	68a3      	ldr	r3, [r4, #8]
 800d8b2:	3b01      	subs	r3, #1
 800d8b4:	60a3      	str	r3, [r4, #8]
 800d8b6:	6823      	ldr	r3, [r4, #0]
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	6022      	str	r2, [r4, #0]
 800d8bc:	701e      	strb	r6, [r3, #0]
 800d8be:	6962      	ldr	r2, [r4, #20]
 800d8c0:	1c43      	adds	r3, r0, #1
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d004      	beq.n	800d8d0 <__swbuf_r+0x6e>
 800d8c6:	89a3      	ldrh	r3, [r4, #12]
 800d8c8:	07db      	lsls	r3, r3, #31
 800d8ca:	d5e1      	bpl.n	800d890 <__swbuf_r+0x2e>
 800d8cc:	2e0a      	cmp	r6, #10
 800d8ce:	d1df      	bne.n	800d890 <__swbuf_r+0x2e>
 800d8d0:	4621      	mov	r1, r4
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	f000 fe9c 	bl	800e610 <_fflush_r>
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d0d9      	beq.n	800d890 <__swbuf_r+0x2e>
 800d8dc:	e7d6      	b.n	800d88c <__swbuf_r+0x2a>
	...

0800d8e0 <__swsetup_r>:
 800d8e0:	b538      	push	{r3, r4, r5, lr}
 800d8e2:	4b29      	ldr	r3, [pc, #164]	@ (800d988 <__swsetup_r+0xa8>)
 800d8e4:	4605      	mov	r5, r0
 800d8e6:	6818      	ldr	r0, [r3, #0]
 800d8e8:	460c      	mov	r4, r1
 800d8ea:	b118      	cbz	r0, 800d8f4 <__swsetup_r+0x14>
 800d8ec:	6a03      	ldr	r3, [r0, #32]
 800d8ee:	b90b      	cbnz	r3, 800d8f4 <__swsetup_r+0x14>
 800d8f0:	f7ff fe76 	bl	800d5e0 <__sinit>
 800d8f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f8:	0719      	lsls	r1, r3, #28
 800d8fa:	d422      	bmi.n	800d942 <__swsetup_r+0x62>
 800d8fc:	06da      	lsls	r2, r3, #27
 800d8fe:	d407      	bmi.n	800d910 <__swsetup_r+0x30>
 800d900:	2209      	movs	r2, #9
 800d902:	602a      	str	r2, [r5, #0]
 800d904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d908:	81a3      	strh	r3, [r4, #12]
 800d90a:	f04f 30ff 	mov.w	r0, #4294967295
 800d90e:	e033      	b.n	800d978 <__swsetup_r+0x98>
 800d910:	0758      	lsls	r0, r3, #29
 800d912:	d512      	bpl.n	800d93a <__swsetup_r+0x5a>
 800d914:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d916:	b141      	cbz	r1, 800d92a <__swsetup_r+0x4a>
 800d918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d91c:	4299      	cmp	r1, r3
 800d91e:	d002      	beq.n	800d926 <__swsetup_r+0x46>
 800d920:	4628      	mov	r0, r5
 800d922:	f000 f981 	bl	800dc28 <_free_r>
 800d926:	2300      	movs	r3, #0
 800d928:	6363      	str	r3, [r4, #52]	@ 0x34
 800d92a:	89a3      	ldrh	r3, [r4, #12]
 800d92c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d930:	81a3      	strh	r3, [r4, #12]
 800d932:	2300      	movs	r3, #0
 800d934:	6063      	str	r3, [r4, #4]
 800d936:	6923      	ldr	r3, [r4, #16]
 800d938:	6023      	str	r3, [r4, #0]
 800d93a:	89a3      	ldrh	r3, [r4, #12]
 800d93c:	f043 0308 	orr.w	r3, r3, #8
 800d940:	81a3      	strh	r3, [r4, #12]
 800d942:	6923      	ldr	r3, [r4, #16]
 800d944:	b94b      	cbnz	r3, 800d95a <__swsetup_r+0x7a>
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d94c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d950:	d003      	beq.n	800d95a <__swsetup_r+0x7a>
 800d952:	4621      	mov	r1, r4
 800d954:	4628      	mov	r0, r5
 800d956:	f000 febb 	bl	800e6d0 <__smakebuf_r>
 800d95a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d95e:	f013 0201 	ands.w	r2, r3, #1
 800d962:	d00a      	beq.n	800d97a <__swsetup_r+0x9a>
 800d964:	2200      	movs	r2, #0
 800d966:	60a2      	str	r2, [r4, #8]
 800d968:	6962      	ldr	r2, [r4, #20]
 800d96a:	4252      	negs	r2, r2
 800d96c:	61a2      	str	r2, [r4, #24]
 800d96e:	6922      	ldr	r2, [r4, #16]
 800d970:	b942      	cbnz	r2, 800d984 <__swsetup_r+0xa4>
 800d972:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d976:	d1c5      	bne.n	800d904 <__swsetup_r+0x24>
 800d978:	bd38      	pop	{r3, r4, r5, pc}
 800d97a:	0799      	lsls	r1, r3, #30
 800d97c:	bf58      	it	pl
 800d97e:	6962      	ldrpl	r2, [r4, #20]
 800d980:	60a2      	str	r2, [r4, #8]
 800d982:	e7f4      	b.n	800d96e <__swsetup_r+0x8e>
 800d984:	2000      	movs	r0, #0
 800d986:	e7f7      	b.n	800d978 <__swsetup_r+0x98>
 800d988:	20000048 	.word	0x20000048

0800d98c <memcmp>:
 800d98c:	b510      	push	{r4, lr}
 800d98e:	3901      	subs	r1, #1
 800d990:	4402      	add	r2, r0
 800d992:	4290      	cmp	r0, r2
 800d994:	d101      	bne.n	800d99a <memcmp+0xe>
 800d996:	2000      	movs	r0, #0
 800d998:	e005      	b.n	800d9a6 <memcmp+0x1a>
 800d99a:	7803      	ldrb	r3, [r0, #0]
 800d99c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d9a0:	42a3      	cmp	r3, r4
 800d9a2:	d001      	beq.n	800d9a8 <memcmp+0x1c>
 800d9a4:	1b18      	subs	r0, r3, r4
 800d9a6:	bd10      	pop	{r4, pc}
 800d9a8:	3001      	adds	r0, #1
 800d9aa:	e7f2      	b.n	800d992 <memcmp+0x6>

0800d9ac <memset>:
 800d9ac:	4402      	add	r2, r0
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	4293      	cmp	r3, r2
 800d9b2:	d100      	bne.n	800d9b6 <memset+0xa>
 800d9b4:	4770      	bx	lr
 800d9b6:	f803 1b01 	strb.w	r1, [r3], #1
 800d9ba:	e7f9      	b.n	800d9b0 <memset+0x4>

0800d9bc <strncpy>:
 800d9bc:	b510      	push	{r4, lr}
 800d9be:	3901      	subs	r1, #1
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	b132      	cbz	r2, 800d9d2 <strncpy+0x16>
 800d9c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d9c8:	f803 4b01 	strb.w	r4, [r3], #1
 800d9cc:	3a01      	subs	r2, #1
 800d9ce:	2c00      	cmp	r4, #0
 800d9d0:	d1f7      	bne.n	800d9c2 <strncpy+0x6>
 800d9d2:	441a      	add	r2, r3
 800d9d4:	2100      	movs	r1, #0
 800d9d6:	4293      	cmp	r3, r2
 800d9d8:	d100      	bne.n	800d9dc <strncpy+0x20>
 800d9da:	bd10      	pop	{r4, pc}
 800d9dc:	f803 1b01 	strb.w	r1, [r3], #1
 800d9e0:	e7f9      	b.n	800d9d6 <strncpy+0x1a>
	...

0800d9e4 <strtok>:
 800d9e4:	4b16      	ldr	r3, [pc, #88]	@ (800da40 <strtok+0x5c>)
 800d9e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ea:	681f      	ldr	r7, [r3, #0]
 800d9ec:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800d9ee:	4605      	mov	r5, r0
 800d9f0:	460e      	mov	r6, r1
 800d9f2:	b9ec      	cbnz	r4, 800da30 <strtok+0x4c>
 800d9f4:	2050      	movs	r0, #80	@ 0x50
 800d9f6:	f7ff fc2d 	bl	800d254 <malloc>
 800d9fa:	4602      	mov	r2, r0
 800d9fc:	6478      	str	r0, [r7, #68]	@ 0x44
 800d9fe:	b920      	cbnz	r0, 800da0a <strtok+0x26>
 800da00:	4b10      	ldr	r3, [pc, #64]	@ (800da44 <strtok+0x60>)
 800da02:	4811      	ldr	r0, [pc, #68]	@ (800da48 <strtok+0x64>)
 800da04:	215b      	movs	r1, #91	@ 0x5b
 800da06:	f000 f8f1 	bl	800dbec <__assert_func>
 800da0a:	e9c0 4400 	strd	r4, r4, [r0]
 800da0e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800da12:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800da16:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800da1a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800da1e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800da22:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800da26:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800da2a:	6184      	str	r4, [r0, #24]
 800da2c:	7704      	strb	r4, [r0, #28]
 800da2e:	6244      	str	r4, [r0, #36]	@ 0x24
 800da30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da32:	4631      	mov	r1, r6
 800da34:	4628      	mov	r0, r5
 800da36:	2301      	movs	r3, #1
 800da38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da3c:	f000 b806 	b.w	800da4c <__strtok_r>
 800da40:	20000048 	.word	0x20000048
 800da44:	08029cdd 	.word	0x08029cdd
 800da48:	08029cf4 	.word	0x08029cf4

0800da4c <__strtok_r>:
 800da4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da4e:	4604      	mov	r4, r0
 800da50:	b908      	cbnz	r0, 800da56 <__strtok_r+0xa>
 800da52:	6814      	ldr	r4, [r2, #0]
 800da54:	b144      	cbz	r4, 800da68 <__strtok_r+0x1c>
 800da56:	4620      	mov	r0, r4
 800da58:	f814 5b01 	ldrb.w	r5, [r4], #1
 800da5c:	460f      	mov	r7, r1
 800da5e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800da62:	b91e      	cbnz	r6, 800da6c <__strtok_r+0x20>
 800da64:	b965      	cbnz	r5, 800da80 <__strtok_r+0x34>
 800da66:	6015      	str	r5, [r2, #0]
 800da68:	2000      	movs	r0, #0
 800da6a:	e005      	b.n	800da78 <__strtok_r+0x2c>
 800da6c:	42b5      	cmp	r5, r6
 800da6e:	d1f6      	bne.n	800da5e <__strtok_r+0x12>
 800da70:	2b00      	cmp	r3, #0
 800da72:	d1f0      	bne.n	800da56 <__strtok_r+0xa>
 800da74:	6014      	str	r4, [r2, #0]
 800da76:	7003      	strb	r3, [r0, #0]
 800da78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da7a:	461c      	mov	r4, r3
 800da7c:	e00c      	b.n	800da98 <__strtok_r+0x4c>
 800da7e:	b91d      	cbnz	r5, 800da88 <__strtok_r+0x3c>
 800da80:	4627      	mov	r7, r4
 800da82:	f814 3b01 	ldrb.w	r3, [r4], #1
 800da86:	460e      	mov	r6, r1
 800da88:	f816 5b01 	ldrb.w	r5, [r6], #1
 800da8c:	42ab      	cmp	r3, r5
 800da8e:	d1f6      	bne.n	800da7e <__strtok_r+0x32>
 800da90:	2b00      	cmp	r3, #0
 800da92:	d0f2      	beq.n	800da7a <__strtok_r+0x2e>
 800da94:	2300      	movs	r3, #0
 800da96:	703b      	strb	r3, [r7, #0]
 800da98:	6014      	str	r4, [r2, #0]
 800da9a:	e7ed      	b.n	800da78 <__strtok_r+0x2c>

0800da9c <strstr>:
 800da9c:	780a      	ldrb	r2, [r1, #0]
 800da9e:	b570      	push	{r4, r5, r6, lr}
 800daa0:	b96a      	cbnz	r2, 800dabe <strstr+0x22>
 800daa2:	bd70      	pop	{r4, r5, r6, pc}
 800daa4:	429a      	cmp	r2, r3
 800daa6:	d109      	bne.n	800dabc <strstr+0x20>
 800daa8:	460c      	mov	r4, r1
 800daaa:	4605      	mov	r5, r0
 800daac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d0f6      	beq.n	800daa2 <strstr+0x6>
 800dab4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800dab8:	429e      	cmp	r6, r3
 800daba:	d0f7      	beq.n	800daac <strstr+0x10>
 800dabc:	3001      	adds	r0, #1
 800dabe:	7803      	ldrb	r3, [r0, #0]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d1ef      	bne.n	800daa4 <strstr+0x8>
 800dac4:	4618      	mov	r0, r3
 800dac6:	e7ec      	b.n	800daa2 <strstr+0x6>

0800dac8 <_close_r>:
 800dac8:	b538      	push	{r3, r4, r5, lr}
 800daca:	4d06      	ldr	r5, [pc, #24]	@ (800dae4 <_close_r+0x1c>)
 800dacc:	2300      	movs	r3, #0
 800dace:	4604      	mov	r4, r0
 800dad0:	4608      	mov	r0, r1
 800dad2:	602b      	str	r3, [r5, #0]
 800dad4:	f7f3 fe56 	bl	8001784 <_close>
 800dad8:	1c43      	adds	r3, r0, #1
 800dada:	d102      	bne.n	800dae2 <_close_r+0x1a>
 800dadc:	682b      	ldr	r3, [r5, #0]
 800dade:	b103      	cbz	r3, 800dae2 <_close_r+0x1a>
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	bd38      	pop	{r3, r4, r5, pc}
 800dae4:	20001820 	.word	0x20001820

0800dae8 <_lseek_r>:
 800dae8:	b538      	push	{r3, r4, r5, lr}
 800daea:	4d07      	ldr	r5, [pc, #28]	@ (800db08 <_lseek_r+0x20>)
 800daec:	4604      	mov	r4, r0
 800daee:	4608      	mov	r0, r1
 800daf0:	4611      	mov	r1, r2
 800daf2:	2200      	movs	r2, #0
 800daf4:	602a      	str	r2, [r5, #0]
 800daf6:	461a      	mov	r2, r3
 800daf8:	f7f3 fe6b 	bl	80017d2 <_lseek>
 800dafc:	1c43      	adds	r3, r0, #1
 800dafe:	d102      	bne.n	800db06 <_lseek_r+0x1e>
 800db00:	682b      	ldr	r3, [r5, #0]
 800db02:	b103      	cbz	r3, 800db06 <_lseek_r+0x1e>
 800db04:	6023      	str	r3, [r4, #0]
 800db06:	bd38      	pop	{r3, r4, r5, pc}
 800db08:	20001820 	.word	0x20001820

0800db0c <_read_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	4d07      	ldr	r5, [pc, #28]	@ (800db2c <_read_r+0x20>)
 800db10:	4604      	mov	r4, r0
 800db12:	4608      	mov	r0, r1
 800db14:	4611      	mov	r1, r2
 800db16:	2200      	movs	r2, #0
 800db18:	602a      	str	r2, [r5, #0]
 800db1a:	461a      	mov	r2, r3
 800db1c:	f7f3 fdf9 	bl	8001712 <_read>
 800db20:	1c43      	adds	r3, r0, #1
 800db22:	d102      	bne.n	800db2a <_read_r+0x1e>
 800db24:	682b      	ldr	r3, [r5, #0]
 800db26:	b103      	cbz	r3, 800db2a <_read_r+0x1e>
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	bd38      	pop	{r3, r4, r5, pc}
 800db2c:	20001820 	.word	0x20001820

0800db30 <_sbrk_r>:
 800db30:	b538      	push	{r3, r4, r5, lr}
 800db32:	4d06      	ldr	r5, [pc, #24]	@ (800db4c <_sbrk_r+0x1c>)
 800db34:	2300      	movs	r3, #0
 800db36:	4604      	mov	r4, r0
 800db38:	4608      	mov	r0, r1
 800db3a:	602b      	str	r3, [r5, #0]
 800db3c:	f7f5 f822 	bl	8002b84 <_sbrk>
 800db40:	1c43      	adds	r3, r0, #1
 800db42:	d102      	bne.n	800db4a <_sbrk_r+0x1a>
 800db44:	682b      	ldr	r3, [r5, #0]
 800db46:	b103      	cbz	r3, 800db4a <_sbrk_r+0x1a>
 800db48:	6023      	str	r3, [r4, #0]
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	20001820 	.word	0x20001820

0800db50 <_write_r>:
 800db50:	b538      	push	{r3, r4, r5, lr}
 800db52:	4d07      	ldr	r5, [pc, #28]	@ (800db70 <_write_r+0x20>)
 800db54:	4604      	mov	r4, r0
 800db56:	4608      	mov	r0, r1
 800db58:	4611      	mov	r1, r2
 800db5a:	2200      	movs	r2, #0
 800db5c:	602a      	str	r2, [r5, #0]
 800db5e:	461a      	mov	r2, r3
 800db60:	f7f3 fdf4 	bl	800174c <_write>
 800db64:	1c43      	adds	r3, r0, #1
 800db66:	d102      	bne.n	800db6e <_write_r+0x1e>
 800db68:	682b      	ldr	r3, [r5, #0]
 800db6a:	b103      	cbz	r3, 800db6e <_write_r+0x1e>
 800db6c:	6023      	str	r3, [r4, #0]
 800db6e:	bd38      	pop	{r3, r4, r5, pc}
 800db70:	20001820 	.word	0x20001820

0800db74 <__errno>:
 800db74:	4b01      	ldr	r3, [pc, #4]	@ (800db7c <__errno+0x8>)
 800db76:	6818      	ldr	r0, [r3, #0]
 800db78:	4770      	bx	lr
 800db7a:	bf00      	nop
 800db7c:	20000048 	.word	0x20000048

0800db80 <__libc_init_array>:
 800db80:	b570      	push	{r4, r5, r6, lr}
 800db82:	4d0d      	ldr	r5, [pc, #52]	@ (800dbb8 <__libc_init_array+0x38>)
 800db84:	4c0d      	ldr	r4, [pc, #52]	@ (800dbbc <__libc_init_array+0x3c>)
 800db86:	1b64      	subs	r4, r4, r5
 800db88:	10a4      	asrs	r4, r4, #2
 800db8a:	2600      	movs	r6, #0
 800db8c:	42a6      	cmp	r6, r4
 800db8e:	d109      	bne.n	800dba4 <__libc_init_array+0x24>
 800db90:	4d0b      	ldr	r5, [pc, #44]	@ (800dbc0 <__libc_init_array+0x40>)
 800db92:	4c0c      	ldr	r4, [pc, #48]	@ (800dbc4 <__libc_init_array+0x44>)
 800db94:	f000 fe96 	bl	800e8c4 <_init>
 800db98:	1b64      	subs	r4, r4, r5
 800db9a:	10a4      	asrs	r4, r4, #2
 800db9c:	2600      	movs	r6, #0
 800db9e:	42a6      	cmp	r6, r4
 800dba0:	d105      	bne.n	800dbae <__libc_init_array+0x2e>
 800dba2:	bd70      	pop	{r4, r5, r6, pc}
 800dba4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dba8:	4798      	blx	r3
 800dbaa:	3601      	adds	r6, #1
 800dbac:	e7ee      	b.n	800db8c <__libc_init_array+0xc>
 800dbae:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbb2:	4798      	blx	r3
 800dbb4:	3601      	adds	r6, #1
 800dbb6:	e7f2      	b.n	800db9e <__libc_init_array+0x1e>
 800dbb8:	08029dc8 	.word	0x08029dc8
 800dbbc:	08029dc8 	.word	0x08029dc8
 800dbc0:	08029dc8 	.word	0x08029dc8
 800dbc4:	08029dcc 	.word	0x08029dcc

0800dbc8 <__retarget_lock_init_recursive>:
 800dbc8:	4770      	bx	lr

0800dbca <__retarget_lock_acquire_recursive>:
 800dbca:	4770      	bx	lr

0800dbcc <__retarget_lock_release_recursive>:
 800dbcc:	4770      	bx	lr

0800dbce <memcpy>:
 800dbce:	440a      	add	r2, r1
 800dbd0:	4291      	cmp	r1, r2
 800dbd2:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbd6:	d100      	bne.n	800dbda <memcpy+0xc>
 800dbd8:	4770      	bx	lr
 800dbda:	b510      	push	{r4, lr}
 800dbdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbe4:	4291      	cmp	r1, r2
 800dbe6:	d1f9      	bne.n	800dbdc <memcpy+0xe>
 800dbe8:	bd10      	pop	{r4, pc}
	...

0800dbec <__assert_func>:
 800dbec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbee:	4614      	mov	r4, r2
 800dbf0:	461a      	mov	r2, r3
 800dbf2:	4b09      	ldr	r3, [pc, #36]	@ (800dc18 <__assert_func+0x2c>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4605      	mov	r5, r0
 800dbf8:	68d8      	ldr	r0, [r3, #12]
 800dbfa:	b14c      	cbz	r4, 800dc10 <__assert_func+0x24>
 800dbfc:	4b07      	ldr	r3, [pc, #28]	@ (800dc1c <__assert_func+0x30>)
 800dbfe:	9100      	str	r1, [sp, #0]
 800dc00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc04:	4906      	ldr	r1, [pc, #24]	@ (800dc20 <__assert_func+0x34>)
 800dc06:	462b      	mov	r3, r5
 800dc08:	f000 fd2a 	bl	800e660 <fiprintf>
 800dc0c:	f000 fdd8 	bl	800e7c0 <abort>
 800dc10:	4b04      	ldr	r3, [pc, #16]	@ (800dc24 <__assert_func+0x38>)
 800dc12:	461c      	mov	r4, r3
 800dc14:	e7f3      	b.n	800dbfe <__assert_func+0x12>
 800dc16:	bf00      	nop
 800dc18:	20000048 	.word	0x20000048
 800dc1c:	08029d4e 	.word	0x08029d4e
 800dc20:	08029d5b 	.word	0x08029d5b
 800dc24:	08029d89 	.word	0x08029d89

0800dc28 <_free_r>:
 800dc28:	b538      	push	{r3, r4, r5, lr}
 800dc2a:	4605      	mov	r5, r0
 800dc2c:	2900      	cmp	r1, #0
 800dc2e:	d041      	beq.n	800dcb4 <_free_r+0x8c>
 800dc30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc34:	1f0c      	subs	r4, r1, #4
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	bfb8      	it	lt
 800dc3a:	18e4      	addlt	r4, r4, r3
 800dc3c:	f7ff fbb4 	bl	800d3a8 <__malloc_lock>
 800dc40:	4a1d      	ldr	r2, [pc, #116]	@ (800dcb8 <_free_r+0x90>)
 800dc42:	6813      	ldr	r3, [r2, #0]
 800dc44:	b933      	cbnz	r3, 800dc54 <_free_r+0x2c>
 800dc46:	6063      	str	r3, [r4, #4]
 800dc48:	6014      	str	r4, [r2, #0]
 800dc4a:	4628      	mov	r0, r5
 800dc4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc50:	f7ff bbb0 	b.w	800d3b4 <__malloc_unlock>
 800dc54:	42a3      	cmp	r3, r4
 800dc56:	d908      	bls.n	800dc6a <_free_r+0x42>
 800dc58:	6820      	ldr	r0, [r4, #0]
 800dc5a:	1821      	adds	r1, r4, r0
 800dc5c:	428b      	cmp	r3, r1
 800dc5e:	bf01      	itttt	eq
 800dc60:	6819      	ldreq	r1, [r3, #0]
 800dc62:	685b      	ldreq	r3, [r3, #4]
 800dc64:	1809      	addeq	r1, r1, r0
 800dc66:	6021      	streq	r1, [r4, #0]
 800dc68:	e7ed      	b.n	800dc46 <_free_r+0x1e>
 800dc6a:	461a      	mov	r2, r3
 800dc6c:	685b      	ldr	r3, [r3, #4]
 800dc6e:	b10b      	cbz	r3, 800dc74 <_free_r+0x4c>
 800dc70:	42a3      	cmp	r3, r4
 800dc72:	d9fa      	bls.n	800dc6a <_free_r+0x42>
 800dc74:	6811      	ldr	r1, [r2, #0]
 800dc76:	1850      	adds	r0, r2, r1
 800dc78:	42a0      	cmp	r0, r4
 800dc7a:	d10b      	bne.n	800dc94 <_free_r+0x6c>
 800dc7c:	6820      	ldr	r0, [r4, #0]
 800dc7e:	4401      	add	r1, r0
 800dc80:	1850      	adds	r0, r2, r1
 800dc82:	4283      	cmp	r3, r0
 800dc84:	6011      	str	r1, [r2, #0]
 800dc86:	d1e0      	bne.n	800dc4a <_free_r+0x22>
 800dc88:	6818      	ldr	r0, [r3, #0]
 800dc8a:	685b      	ldr	r3, [r3, #4]
 800dc8c:	6053      	str	r3, [r2, #4]
 800dc8e:	4408      	add	r0, r1
 800dc90:	6010      	str	r0, [r2, #0]
 800dc92:	e7da      	b.n	800dc4a <_free_r+0x22>
 800dc94:	d902      	bls.n	800dc9c <_free_r+0x74>
 800dc96:	230c      	movs	r3, #12
 800dc98:	602b      	str	r3, [r5, #0]
 800dc9a:	e7d6      	b.n	800dc4a <_free_r+0x22>
 800dc9c:	6820      	ldr	r0, [r4, #0]
 800dc9e:	1821      	adds	r1, r4, r0
 800dca0:	428b      	cmp	r3, r1
 800dca2:	bf04      	itt	eq
 800dca4:	6819      	ldreq	r1, [r3, #0]
 800dca6:	685b      	ldreq	r3, [r3, #4]
 800dca8:	6063      	str	r3, [r4, #4]
 800dcaa:	bf04      	itt	eq
 800dcac:	1809      	addeq	r1, r1, r0
 800dcae:	6021      	streq	r1, [r4, #0]
 800dcb0:	6054      	str	r4, [r2, #4]
 800dcb2:	e7ca      	b.n	800dc4a <_free_r+0x22>
 800dcb4:	bd38      	pop	{r3, r4, r5, pc}
 800dcb6:	bf00      	nop
 800dcb8:	200016e0 	.word	0x200016e0

0800dcbc <__ssputs_r>:
 800dcbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcc0:	688e      	ldr	r6, [r1, #8]
 800dcc2:	461f      	mov	r7, r3
 800dcc4:	42be      	cmp	r6, r7
 800dcc6:	680b      	ldr	r3, [r1, #0]
 800dcc8:	4682      	mov	sl, r0
 800dcca:	460c      	mov	r4, r1
 800dccc:	4690      	mov	r8, r2
 800dcce:	d82d      	bhi.n	800dd2c <__ssputs_r+0x70>
 800dcd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dcd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dcd8:	d026      	beq.n	800dd28 <__ssputs_r+0x6c>
 800dcda:	6965      	ldr	r5, [r4, #20]
 800dcdc:	6909      	ldr	r1, [r1, #16]
 800dcde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dce2:	eba3 0901 	sub.w	r9, r3, r1
 800dce6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcea:	1c7b      	adds	r3, r7, #1
 800dcec:	444b      	add	r3, r9
 800dcee:	106d      	asrs	r5, r5, #1
 800dcf0:	429d      	cmp	r5, r3
 800dcf2:	bf38      	it	cc
 800dcf4:	461d      	movcc	r5, r3
 800dcf6:	0553      	lsls	r3, r2, #21
 800dcf8:	d527      	bpl.n	800dd4a <__ssputs_r+0x8e>
 800dcfa:	4629      	mov	r1, r5
 800dcfc:	f7ff fad4 	bl	800d2a8 <_malloc_r>
 800dd00:	4606      	mov	r6, r0
 800dd02:	b360      	cbz	r0, 800dd5e <__ssputs_r+0xa2>
 800dd04:	6921      	ldr	r1, [r4, #16]
 800dd06:	464a      	mov	r2, r9
 800dd08:	f7ff ff61 	bl	800dbce <memcpy>
 800dd0c:	89a3      	ldrh	r3, [r4, #12]
 800dd0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dd12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd16:	81a3      	strh	r3, [r4, #12]
 800dd18:	6126      	str	r6, [r4, #16]
 800dd1a:	6165      	str	r5, [r4, #20]
 800dd1c:	444e      	add	r6, r9
 800dd1e:	eba5 0509 	sub.w	r5, r5, r9
 800dd22:	6026      	str	r6, [r4, #0]
 800dd24:	60a5      	str	r5, [r4, #8]
 800dd26:	463e      	mov	r6, r7
 800dd28:	42be      	cmp	r6, r7
 800dd2a:	d900      	bls.n	800dd2e <__ssputs_r+0x72>
 800dd2c:	463e      	mov	r6, r7
 800dd2e:	6820      	ldr	r0, [r4, #0]
 800dd30:	4632      	mov	r2, r6
 800dd32:	4641      	mov	r1, r8
 800dd34:	f000 fd08 	bl	800e748 <memmove>
 800dd38:	68a3      	ldr	r3, [r4, #8]
 800dd3a:	1b9b      	subs	r3, r3, r6
 800dd3c:	60a3      	str	r3, [r4, #8]
 800dd3e:	6823      	ldr	r3, [r4, #0]
 800dd40:	4433      	add	r3, r6
 800dd42:	6023      	str	r3, [r4, #0]
 800dd44:	2000      	movs	r0, #0
 800dd46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd4a:	462a      	mov	r2, r5
 800dd4c:	f000 fd3f 	bl	800e7ce <_realloc_r>
 800dd50:	4606      	mov	r6, r0
 800dd52:	2800      	cmp	r0, #0
 800dd54:	d1e0      	bne.n	800dd18 <__ssputs_r+0x5c>
 800dd56:	6921      	ldr	r1, [r4, #16]
 800dd58:	4650      	mov	r0, sl
 800dd5a:	f7ff ff65 	bl	800dc28 <_free_r>
 800dd5e:	230c      	movs	r3, #12
 800dd60:	f8ca 3000 	str.w	r3, [sl]
 800dd64:	89a3      	ldrh	r3, [r4, #12]
 800dd66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd6a:	81a3      	strh	r3, [r4, #12]
 800dd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd70:	e7e9      	b.n	800dd46 <__ssputs_r+0x8a>
	...

0800dd74 <_svfiprintf_r>:
 800dd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd78:	4698      	mov	r8, r3
 800dd7a:	898b      	ldrh	r3, [r1, #12]
 800dd7c:	061b      	lsls	r3, r3, #24
 800dd7e:	b09d      	sub	sp, #116	@ 0x74
 800dd80:	4607      	mov	r7, r0
 800dd82:	460d      	mov	r5, r1
 800dd84:	4614      	mov	r4, r2
 800dd86:	d510      	bpl.n	800ddaa <_svfiprintf_r+0x36>
 800dd88:	690b      	ldr	r3, [r1, #16]
 800dd8a:	b973      	cbnz	r3, 800ddaa <_svfiprintf_r+0x36>
 800dd8c:	2140      	movs	r1, #64	@ 0x40
 800dd8e:	f7ff fa8b 	bl	800d2a8 <_malloc_r>
 800dd92:	6028      	str	r0, [r5, #0]
 800dd94:	6128      	str	r0, [r5, #16]
 800dd96:	b930      	cbnz	r0, 800dda6 <_svfiprintf_r+0x32>
 800dd98:	230c      	movs	r3, #12
 800dd9a:	603b      	str	r3, [r7, #0]
 800dd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800dda0:	b01d      	add	sp, #116	@ 0x74
 800dda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dda6:	2340      	movs	r3, #64	@ 0x40
 800dda8:	616b      	str	r3, [r5, #20]
 800ddaa:	2300      	movs	r3, #0
 800ddac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddae:	2320      	movs	r3, #32
 800ddb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ddb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ddb8:	2330      	movs	r3, #48	@ 0x30
 800ddba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800df58 <_svfiprintf_r+0x1e4>
 800ddbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ddc2:	f04f 0901 	mov.w	r9, #1
 800ddc6:	4623      	mov	r3, r4
 800ddc8:	469a      	mov	sl, r3
 800ddca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddce:	b10a      	cbz	r2, 800ddd4 <_svfiprintf_r+0x60>
 800ddd0:	2a25      	cmp	r2, #37	@ 0x25
 800ddd2:	d1f9      	bne.n	800ddc8 <_svfiprintf_r+0x54>
 800ddd4:	ebba 0b04 	subs.w	fp, sl, r4
 800ddd8:	d00b      	beq.n	800ddf2 <_svfiprintf_r+0x7e>
 800ddda:	465b      	mov	r3, fp
 800dddc:	4622      	mov	r2, r4
 800ddde:	4629      	mov	r1, r5
 800dde0:	4638      	mov	r0, r7
 800dde2:	f7ff ff6b 	bl	800dcbc <__ssputs_r>
 800dde6:	3001      	adds	r0, #1
 800dde8:	f000 80a7 	beq.w	800df3a <_svfiprintf_r+0x1c6>
 800ddec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ddee:	445a      	add	r2, fp
 800ddf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800ddf2:	f89a 3000 	ldrb.w	r3, [sl]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	f000 809f 	beq.w	800df3a <_svfiprintf_r+0x1c6>
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	f04f 32ff 	mov.w	r2, #4294967295
 800de02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de06:	f10a 0a01 	add.w	sl, sl, #1
 800de0a:	9304      	str	r3, [sp, #16]
 800de0c:	9307      	str	r3, [sp, #28]
 800de0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de12:	931a      	str	r3, [sp, #104]	@ 0x68
 800de14:	4654      	mov	r4, sl
 800de16:	2205      	movs	r2, #5
 800de18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de1c:	484e      	ldr	r0, [pc, #312]	@ (800df58 <_svfiprintf_r+0x1e4>)
 800de1e:	f7f2 f9f7 	bl	8000210 <memchr>
 800de22:	9a04      	ldr	r2, [sp, #16]
 800de24:	b9d8      	cbnz	r0, 800de5e <_svfiprintf_r+0xea>
 800de26:	06d0      	lsls	r0, r2, #27
 800de28:	bf44      	itt	mi
 800de2a:	2320      	movmi	r3, #32
 800de2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de30:	0711      	lsls	r1, r2, #28
 800de32:	bf44      	itt	mi
 800de34:	232b      	movmi	r3, #43	@ 0x2b
 800de36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de3a:	f89a 3000 	ldrb.w	r3, [sl]
 800de3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800de40:	d015      	beq.n	800de6e <_svfiprintf_r+0xfa>
 800de42:	9a07      	ldr	r2, [sp, #28]
 800de44:	4654      	mov	r4, sl
 800de46:	2000      	movs	r0, #0
 800de48:	f04f 0c0a 	mov.w	ip, #10
 800de4c:	4621      	mov	r1, r4
 800de4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de52:	3b30      	subs	r3, #48	@ 0x30
 800de54:	2b09      	cmp	r3, #9
 800de56:	d94b      	bls.n	800def0 <_svfiprintf_r+0x17c>
 800de58:	b1b0      	cbz	r0, 800de88 <_svfiprintf_r+0x114>
 800de5a:	9207      	str	r2, [sp, #28]
 800de5c:	e014      	b.n	800de88 <_svfiprintf_r+0x114>
 800de5e:	eba0 0308 	sub.w	r3, r0, r8
 800de62:	fa09 f303 	lsl.w	r3, r9, r3
 800de66:	4313      	orrs	r3, r2
 800de68:	9304      	str	r3, [sp, #16]
 800de6a:	46a2      	mov	sl, r4
 800de6c:	e7d2      	b.n	800de14 <_svfiprintf_r+0xa0>
 800de6e:	9b03      	ldr	r3, [sp, #12]
 800de70:	1d19      	adds	r1, r3, #4
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	9103      	str	r1, [sp, #12]
 800de76:	2b00      	cmp	r3, #0
 800de78:	bfbb      	ittet	lt
 800de7a:	425b      	neglt	r3, r3
 800de7c:	f042 0202 	orrlt.w	r2, r2, #2
 800de80:	9307      	strge	r3, [sp, #28]
 800de82:	9307      	strlt	r3, [sp, #28]
 800de84:	bfb8      	it	lt
 800de86:	9204      	strlt	r2, [sp, #16]
 800de88:	7823      	ldrb	r3, [r4, #0]
 800de8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800de8c:	d10a      	bne.n	800dea4 <_svfiprintf_r+0x130>
 800de8e:	7863      	ldrb	r3, [r4, #1]
 800de90:	2b2a      	cmp	r3, #42	@ 0x2a
 800de92:	d132      	bne.n	800defa <_svfiprintf_r+0x186>
 800de94:	9b03      	ldr	r3, [sp, #12]
 800de96:	1d1a      	adds	r2, r3, #4
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	9203      	str	r2, [sp, #12]
 800de9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dea0:	3402      	adds	r4, #2
 800dea2:	9305      	str	r3, [sp, #20]
 800dea4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800df68 <_svfiprintf_r+0x1f4>
 800dea8:	7821      	ldrb	r1, [r4, #0]
 800deaa:	2203      	movs	r2, #3
 800deac:	4650      	mov	r0, sl
 800deae:	f7f2 f9af 	bl	8000210 <memchr>
 800deb2:	b138      	cbz	r0, 800dec4 <_svfiprintf_r+0x150>
 800deb4:	9b04      	ldr	r3, [sp, #16]
 800deb6:	eba0 000a 	sub.w	r0, r0, sl
 800deba:	2240      	movs	r2, #64	@ 0x40
 800debc:	4082      	lsls	r2, r0
 800debe:	4313      	orrs	r3, r2
 800dec0:	3401      	adds	r4, #1
 800dec2:	9304      	str	r3, [sp, #16]
 800dec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dec8:	4824      	ldr	r0, [pc, #144]	@ (800df5c <_svfiprintf_r+0x1e8>)
 800deca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dece:	2206      	movs	r2, #6
 800ded0:	f7f2 f99e 	bl	8000210 <memchr>
 800ded4:	2800      	cmp	r0, #0
 800ded6:	d036      	beq.n	800df46 <_svfiprintf_r+0x1d2>
 800ded8:	4b21      	ldr	r3, [pc, #132]	@ (800df60 <_svfiprintf_r+0x1ec>)
 800deda:	bb1b      	cbnz	r3, 800df24 <_svfiprintf_r+0x1b0>
 800dedc:	9b03      	ldr	r3, [sp, #12]
 800dede:	3307      	adds	r3, #7
 800dee0:	f023 0307 	bic.w	r3, r3, #7
 800dee4:	3308      	adds	r3, #8
 800dee6:	9303      	str	r3, [sp, #12]
 800dee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deea:	4433      	add	r3, r6
 800deec:	9309      	str	r3, [sp, #36]	@ 0x24
 800deee:	e76a      	b.n	800ddc6 <_svfiprintf_r+0x52>
 800def0:	fb0c 3202 	mla	r2, ip, r2, r3
 800def4:	460c      	mov	r4, r1
 800def6:	2001      	movs	r0, #1
 800def8:	e7a8      	b.n	800de4c <_svfiprintf_r+0xd8>
 800defa:	2300      	movs	r3, #0
 800defc:	3401      	adds	r4, #1
 800defe:	9305      	str	r3, [sp, #20]
 800df00:	4619      	mov	r1, r3
 800df02:	f04f 0c0a 	mov.w	ip, #10
 800df06:	4620      	mov	r0, r4
 800df08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df0c:	3a30      	subs	r2, #48	@ 0x30
 800df0e:	2a09      	cmp	r2, #9
 800df10:	d903      	bls.n	800df1a <_svfiprintf_r+0x1a6>
 800df12:	2b00      	cmp	r3, #0
 800df14:	d0c6      	beq.n	800dea4 <_svfiprintf_r+0x130>
 800df16:	9105      	str	r1, [sp, #20]
 800df18:	e7c4      	b.n	800dea4 <_svfiprintf_r+0x130>
 800df1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800df1e:	4604      	mov	r4, r0
 800df20:	2301      	movs	r3, #1
 800df22:	e7f0      	b.n	800df06 <_svfiprintf_r+0x192>
 800df24:	ab03      	add	r3, sp, #12
 800df26:	9300      	str	r3, [sp, #0]
 800df28:	462a      	mov	r2, r5
 800df2a:	4b0e      	ldr	r3, [pc, #56]	@ (800df64 <_svfiprintf_r+0x1f0>)
 800df2c:	a904      	add	r1, sp, #16
 800df2e:	4638      	mov	r0, r7
 800df30:	f3af 8000 	nop.w
 800df34:	1c42      	adds	r2, r0, #1
 800df36:	4606      	mov	r6, r0
 800df38:	d1d6      	bne.n	800dee8 <_svfiprintf_r+0x174>
 800df3a:	89ab      	ldrh	r3, [r5, #12]
 800df3c:	065b      	lsls	r3, r3, #25
 800df3e:	f53f af2d 	bmi.w	800dd9c <_svfiprintf_r+0x28>
 800df42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df44:	e72c      	b.n	800dda0 <_svfiprintf_r+0x2c>
 800df46:	ab03      	add	r3, sp, #12
 800df48:	9300      	str	r3, [sp, #0]
 800df4a:	462a      	mov	r2, r5
 800df4c:	4b05      	ldr	r3, [pc, #20]	@ (800df64 <_svfiprintf_r+0x1f0>)
 800df4e:	a904      	add	r1, sp, #16
 800df50:	4638      	mov	r0, r7
 800df52:	f000 f9bb 	bl	800e2cc <_printf_i>
 800df56:	e7ed      	b.n	800df34 <_svfiprintf_r+0x1c0>
 800df58:	08029d8a 	.word	0x08029d8a
 800df5c:	08029d94 	.word	0x08029d94
 800df60:	00000000 	.word	0x00000000
 800df64:	0800dcbd 	.word	0x0800dcbd
 800df68:	08029d90 	.word	0x08029d90

0800df6c <__sfputc_r>:
 800df6c:	6893      	ldr	r3, [r2, #8]
 800df6e:	3b01      	subs	r3, #1
 800df70:	2b00      	cmp	r3, #0
 800df72:	b410      	push	{r4}
 800df74:	6093      	str	r3, [r2, #8]
 800df76:	da08      	bge.n	800df8a <__sfputc_r+0x1e>
 800df78:	6994      	ldr	r4, [r2, #24]
 800df7a:	42a3      	cmp	r3, r4
 800df7c:	db01      	blt.n	800df82 <__sfputc_r+0x16>
 800df7e:	290a      	cmp	r1, #10
 800df80:	d103      	bne.n	800df8a <__sfputc_r+0x1e>
 800df82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df86:	f7ff bc6c 	b.w	800d862 <__swbuf_r>
 800df8a:	6813      	ldr	r3, [r2, #0]
 800df8c:	1c58      	adds	r0, r3, #1
 800df8e:	6010      	str	r0, [r2, #0]
 800df90:	7019      	strb	r1, [r3, #0]
 800df92:	4608      	mov	r0, r1
 800df94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df98:	4770      	bx	lr

0800df9a <__sfputs_r>:
 800df9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df9c:	4606      	mov	r6, r0
 800df9e:	460f      	mov	r7, r1
 800dfa0:	4614      	mov	r4, r2
 800dfa2:	18d5      	adds	r5, r2, r3
 800dfa4:	42ac      	cmp	r4, r5
 800dfa6:	d101      	bne.n	800dfac <__sfputs_r+0x12>
 800dfa8:	2000      	movs	r0, #0
 800dfaa:	e007      	b.n	800dfbc <__sfputs_r+0x22>
 800dfac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfb0:	463a      	mov	r2, r7
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	f7ff ffda 	bl	800df6c <__sfputc_r>
 800dfb8:	1c43      	adds	r3, r0, #1
 800dfba:	d1f3      	bne.n	800dfa4 <__sfputs_r+0xa>
 800dfbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dfc0 <_vfiprintf_r>:
 800dfc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfc4:	460d      	mov	r5, r1
 800dfc6:	b09d      	sub	sp, #116	@ 0x74
 800dfc8:	4614      	mov	r4, r2
 800dfca:	4698      	mov	r8, r3
 800dfcc:	4606      	mov	r6, r0
 800dfce:	b118      	cbz	r0, 800dfd8 <_vfiprintf_r+0x18>
 800dfd0:	6a03      	ldr	r3, [r0, #32]
 800dfd2:	b90b      	cbnz	r3, 800dfd8 <_vfiprintf_r+0x18>
 800dfd4:	f7ff fb04 	bl	800d5e0 <__sinit>
 800dfd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfda:	07d9      	lsls	r1, r3, #31
 800dfdc:	d405      	bmi.n	800dfea <_vfiprintf_r+0x2a>
 800dfde:	89ab      	ldrh	r3, [r5, #12]
 800dfe0:	059a      	lsls	r2, r3, #22
 800dfe2:	d402      	bmi.n	800dfea <_vfiprintf_r+0x2a>
 800dfe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfe6:	f7ff fdf0 	bl	800dbca <__retarget_lock_acquire_recursive>
 800dfea:	89ab      	ldrh	r3, [r5, #12]
 800dfec:	071b      	lsls	r3, r3, #28
 800dfee:	d501      	bpl.n	800dff4 <_vfiprintf_r+0x34>
 800dff0:	692b      	ldr	r3, [r5, #16]
 800dff2:	b99b      	cbnz	r3, 800e01c <_vfiprintf_r+0x5c>
 800dff4:	4629      	mov	r1, r5
 800dff6:	4630      	mov	r0, r6
 800dff8:	f7ff fc72 	bl	800d8e0 <__swsetup_r>
 800dffc:	b170      	cbz	r0, 800e01c <_vfiprintf_r+0x5c>
 800dffe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e000:	07dc      	lsls	r4, r3, #31
 800e002:	d504      	bpl.n	800e00e <_vfiprintf_r+0x4e>
 800e004:	f04f 30ff 	mov.w	r0, #4294967295
 800e008:	b01d      	add	sp, #116	@ 0x74
 800e00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e00e:	89ab      	ldrh	r3, [r5, #12]
 800e010:	0598      	lsls	r0, r3, #22
 800e012:	d4f7      	bmi.n	800e004 <_vfiprintf_r+0x44>
 800e014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e016:	f7ff fdd9 	bl	800dbcc <__retarget_lock_release_recursive>
 800e01a:	e7f3      	b.n	800e004 <_vfiprintf_r+0x44>
 800e01c:	2300      	movs	r3, #0
 800e01e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e020:	2320      	movs	r3, #32
 800e022:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e026:	f8cd 800c 	str.w	r8, [sp, #12]
 800e02a:	2330      	movs	r3, #48	@ 0x30
 800e02c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e1dc <_vfiprintf_r+0x21c>
 800e030:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e034:	f04f 0901 	mov.w	r9, #1
 800e038:	4623      	mov	r3, r4
 800e03a:	469a      	mov	sl, r3
 800e03c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e040:	b10a      	cbz	r2, 800e046 <_vfiprintf_r+0x86>
 800e042:	2a25      	cmp	r2, #37	@ 0x25
 800e044:	d1f9      	bne.n	800e03a <_vfiprintf_r+0x7a>
 800e046:	ebba 0b04 	subs.w	fp, sl, r4
 800e04a:	d00b      	beq.n	800e064 <_vfiprintf_r+0xa4>
 800e04c:	465b      	mov	r3, fp
 800e04e:	4622      	mov	r2, r4
 800e050:	4629      	mov	r1, r5
 800e052:	4630      	mov	r0, r6
 800e054:	f7ff ffa1 	bl	800df9a <__sfputs_r>
 800e058:	3001      	adds	r0, #1
 800e05a:	f000 80a7 	beq.w	800e1ac <_vfiprintf_r+0x1ec>
 800e05e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e060:	445a      	add	r2, fp
 800e062:	9209      	str	r2, [sp, #36]	@ 0x24
 800e064:	f89a 3000 	ldrb.w	r3, [sl]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	f000 809f 	beq.w	800e1ac <_vfiprintf_r+0x1ec>
 800e06e:	2300      	movs	r3, #0
 800e070:	f04f 32ff 	mov.w	r2, #4294967295
 800e074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e078:	f10a 0a01 	add.w	sl, sl, #1
 800e07c:	9304      	str	r3, [sp, #16]
 800e07e:	9307      	str	r3, [sp, #28]
 800e080:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e084:	931a      	str	r3, [sp, #104]	@ 0x68
 800e086:	4654      	mov	r4, sl
 800e088:	2205      	movs	r2, #5
 800e08a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e08e:	4853      	ldr	r0, [pc, #332]	@ (800e1dc <_vfiprintf_r+0x21c>)
 800e090:	f7f2 f8be 	bl	8000210 <memchr>
 800e094:	9a04      	ldr	r2, [sp, #16]
 800e096:	b9d8      	cbnz	r0, 800e0d0 <_vfiprintf_r+0x110>
 800e098:	06d1      	lsls	r1, r2, #27
 800e09a:	bf44      	itt	mi
 800e09c:	2320      	movmi	r3, #32
 800e09e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0a2:	0713      	lsls	r3, r2, #28
 800e0a4:	bf44      	itt	mi
 800e0a6:	232b      	movmi	r3, #43	@ 0x2b
 800e0a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0ac:	f89a 3000 	ldrb.w	r3, [sl]
 800e0b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0b2:	d015      	beq.n	800e0e0 <_vfiprintf_r+0x120>
 800e0b4:	9a07      	ldr	r2, [sp, #28]
 800e0b6:	4654      	mov	r4, sl
 800e0b8:	2000      	movs	r0, #0
 800e0ba:	f04f 0c0a 	mov.w	ip, #10
 800e0be:	4621      	mov	r1, r4
 800e0c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0c4:	3b30      	subs	r3, #48	@ 0x30
 800e0c6:	2b09      	cmp	r3, #9
 800e0c8:	d94b      	bls.n	800e162 <_vfiprintf_r+0x1a2>
 800e0ca:	b1b0      	cbz	r0, 800e0fa <_vfiprintf_r+0x13a>
 800e0cc:	9207      	str	r2, [sp, #28]
 800e0ce:	e014      	b.n	800e0fa <_vfiprintf_r+0x13a>
 800e0d0:	eba0 0308 	sub.w	r3, r0, r8
 800e0d4:	fa09 f303 	lsl.w	r3, r9, r3
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	9304      	str	r3, [sp, #16]
 800e0dc:	46a2      	mov	sl, r4
 800e0de:	e7d2      	b.n	800e086 <_vfiprintf_r+0xc6>
 800e0e0:	9b03      	ldr	r3, [sp, #12]
 800e0e2:	1d19      	adds	r1, r3, #4
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	9103      	str	r1, [sp, #12]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	bfbb      	ittet	lt
 800e0ec:	425b      	neglt	r3, r3
 800e0ee:	f042 0202 	orrlt.w	r2, r2, #2
 800e0f2:	9307      	strge	r3, [sp, #28]
 800e0f4:	9307      	strlt	r3, [sp, #28]
 800e0f6:	bfb8      	it	lt
 800e0f8:	9204      	strlt	r2, [sp, #16]
 800e0fa:	7823      	ldrb	r3, [r4, #0]
 800e0fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800e0fe:	d10a      	bne.n	800e116 <_vfiprintf_r+0x156>
 800e100:	7863      	ldrb	r3, [r4, #1]
 800e102:	2b2a      	cmp	r3, #42	@ 0x2a
 800e104:	d132      	bne.n	800e16c <_vfiprintf_r+0x1ac>
 800e106:	9b03      	ldr	r3, [sp, #12]
 800e108:	1d1a      	adds	r2, r3, #4
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	9203      	str	r2, [sp, #12]
 800e10e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e112:	3402      	adds	r4, #2
 800e114:	9305      	str	r3, [sp, #20]
 800e116:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e1ec <_vfiprintf_r+0x22c>
 800e11a:	7821      	ldrb	r1, [r4, #0]
 800e11c:	2203      	movs	r2, #3
 800e11e:	4650      	mov	r0, sl
 800e120:	f7f2 f876 	bl	8000210 <memchr>
 800e124:	b138      	cbz	r0, 800e136 <_vfiprintf_r+0x176>
 800e126:	9b04      	ldr	r3, [sp, #16]
 800e128:	eba0 000a 	sub.w	r0, r0, sl
 800e12c:	2240      	movs	r2, #64	@ 0x40
 800e12e:	4082      	lsls	r2, r0
 800e130:	4313      	orrs	r3, r2
 800e132:	3401      	adds	r4, #1
 800e134:	9304      	str	r3, [sp, #16]
 800e136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e13a:	4829      	ldr	r0, [pc, #164]	@ (800e1e0 <_vfiprintf_r+0x220>)
 800e13c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e140:	2206      	movs	r2, #6
 800e142:	f7f2 f865 	bl	8000210 <memchr>
 800e146:	2800      	cmp	r0, #0
 800e148:	d03f      	beq.n	800e1ca <_vfiprintf_r+0x20a>
 800e14a:	4b26      	ldr	r3, [pc, #152]	@ (800e1e4 <_vfiprintf_r+0x224>)
 800e14c:	bb1b      	cbnz	r3, 800e196 <_vfiprintf_r+0x1d6>
 800e14e:	9b03      	ldr	r3, [sp, #12]
 800e150:	3307      	adds	r3, #7
 800e152:	f023 0307 	bic.w	r3, r3, #7
 800e156:	3308      	adds	r3, #8
 800e158:	9303      	str	r3, [sp, #12]
 800e15a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e15c:	443b      	add	r3, r7
 800e15e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e160:	e76a      	b.n	800e038 <_vfiprintf_r+0x78>
 800e162:	fb0c 3202 	mla	r2, ip, r2, r3
 800e166:	460c      	mov	r4, r1
 800e168:	2001      	movs	r0, #1
 800e16a:	e7a8      	b.n	800e0be <_vfiprintf_r+0xfe>
 800e16c:	2300      	movs	r3, #0
 800e16e:	3401      	adds	r4, #1
 800e170:	9305      	str	r3, [sp, #20]
 800e172:	4619      	mov	r1, r3
 800e174:	f04f 0c0a 	mov.w	ip, #10
 800e178:	4620      	mov	r0, r4
 800e17a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e17e:	3a30      	subs	r2, #48	@ 0x30
 800e180:	2a09      	cmp	r2, #9
 800e182:	d903      	bls.n	800e18c <_vfiprintf_r+0x1cc>
 800e184:	2b00      	cmp	r3, #0
 800e186:	d0c6      	beq.n	800e116 <_vfiprintf_r+0x156>
 800e188:	9105      	str	r1, [sp, #20]
 800e18a:	e7c4      	b.n	800e116 <_vfiprintf_r+0x156>
 800e18c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e190:	4604      	mov	r4, r0
 800e192:	2301      	movs	r3, #1
 800e194:	e7f0      	b.n	800e178 <_vfiprintf_r+0x1b8>
 800e196:	ab03      	add	r3, sp, #12
 800e198:	9300      	str	r3, [sp, #0]
 800e19a:	462a      	mov	r2, r5
 800e19c:	4b12      	ldr	r3, [pc, #72]	@ (800e1e8 <_vfiprintf_r+0x228>)
 800e19e:	a904      	add	r1, sp, #16
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	f3af 8000 	nop.w
 800e1a6:	4607      	mov	r7, r0
 800e1a8:	1c78      	adds	r0, r7, #1
 800e1aa:	d1d6      	bne.n	800e15a <_vfiprintf_r+0x19a>
 800e1ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1ae:	07d9      	lsls	r1, r3, #31
 800e1b0:	d405      	bmi.n	800e1be <_vfiprintf_r+0x1fe>
 800e1b2:	89ab      	ldrh	r3, [r5, #12]
 800e1b4:	059a      	lsls	r2, r3, #22
 800e1b6:	d402      	bmi.n	800e1be <_vfiprintf_r+0x1fe>
 800e1b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1ba:	f7ff fd07 	bl	800dbcc <__retarget_lock_release_recursive>
 800e1be:	89ab      	ldrh	r3, [r5, #12]
 800e1c0:	065b      	lsls	r3, r3, #25
 800e1c2:	f53f af1f 	bmi.w	800e004 <_vfiprintf_r+0x44>
 800e1c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e1c8:	e71e      	b.n	800e008 <_vfiprintf_r+0x48>
 800e1ca:	ab03      	add	r3, sp, #12
 800e1cc:	9300      	str	r3, [sp, #0]
 800e1ce:	462a      	mov	r2, r5
 800e1d0:	4b05      	ldr	r3, [pc, #20]	@ (800e1e8 <_vfiprintf_r+0x228>)
 800e1d2:	a904      	add	r1, sp, #16
 800e1d4:	4630      	mov	r0, r6
 800e1d6:	f000 f879 	bl	800e2cc <_printf_i>
 800e1da:	e7e4      	b.n	800e1a6 <_vfiprintf_r+0x1e6>
 800e1dc:	08029d8a 	.word	0x08029d8a
 800e1e0:	08029d94 	.word	0x08029d94
 800e1e4:	00000000 	.word	0x00000000
 800e1e8:	0800df9b 	.word	0x0800df9b
 800e1ec:	08029d90 	.word	0x08029d90

0800e1f0 <_printf_common>:
 800e1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1f4:	4616      	mov	r6, r2
 800e1f6:	4698      	mov	r8, r3
 800e1f8:	688a      	ldr	r2, [r1, #8]
 800e1fa:	690b      	ldr	r3, [r1, #16]
 800e1fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e200:	4293      	cmp	r3, r2
 800e202:	bfb8      	it	lt
 800e204:	4613      	movlt	r3, r2
 800e206:	6033      	str	r3, [r6, #0]
 800e208:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e20c:	4607      	mov	r7, r0
 800e20e:	460c      	mov	r4, r1
 800e210:	b10a      	cbz	r2, 800e216 <_printf_common+0x26>
 800e212:	3301      	adds	r3, #1
 800e214:	6033      	str	r3, [r6, #0]
 800e216:	6823      	ldr	r3, [r4, #0]
 800e218:	0699      	lsls	r1, r3, #26
 800e21a:	bf42      	ittt	mi
 800e21c:	6833      	ldrmi	r3, [r6, #0]
 800e21e:	3302      	addmi	r3, #2
 800e220:	6033      	strmi	r3, [r6, #0]
 800e222:	6825      	ldr	r5, [r4, #0]
 800e224:	f015 0506 	ands.w	r5, r5, #6
 800e228:	d106      	bne.n	800e238 <_printf_common+0x48>
 800e22a:	f104 0a19 	add.w	sl, r4, #25
 800e22e:	68e3      	ldr	r3, [r4, #12]
 800e230:	6832      	ldr	r2, [r6, #0]
 800e232:	1a9b      	subs	r3, r3, r2
 800e234:	42ab      	cmp	r3, r5
 800e236:	dc26      	bgt.n	800e286 <_printf_common+0x96>
 800e238:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e23c:	6822      	ldr	r2, [r4, #0]
 800e23e:	3b00      	subs	r3, #0
 800e240:	bf18      	it	ne
 800e242:	2301      	movne	r3, #1
 800e244:	0692      	lsls	r2, r2, #26
 800e246:	d42b      	bmi.n	800e2a0 <_printf_common+0xb0>
 800e248:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e24c:	4641      	mov	r1, r8
 800e24e:	4638      	mov	r0, r7
 800e250:	47c8      	blx	r9
 800e252:	3001      	adds	r0, #1
 800e254:	d01e      	beq.n	800e294 <_printf_common+0xa4>
 800e256:	6823      	ldr	r3, [r4, #0]
 800e258:	6922      	ldr	r2, [r4, #16]
 800e25a:	f003 0306 	and.w	r3, r3, #6
 800e25e:	2b04      	cmp	r3, #4
 800e260:	bf02      	ittt	eq
 800e262:	68e5      	ldreq	r5, [r4, #12]
 800e264:	6833      	ldreq	r3, [r6, #0]
 800e266:	1aed      	subeq	r5, r5, r3
 800e268:	68a3      	ldr	r3, [r4, #8]
 800e26a:	bf0c      	ite	eq
 800e26c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e270:	2500      	movne	r5, #0
 800e272:	4293      	cmp	r3, r2
 800e274:	bfc4      	itt	gt
 800e276:	1a9b      	subgt	r3, r3, r2
 800e278:	18ed      	addgt	r5, r5, r3
 800e27a:	2600      	movs	r6, #0
 800e27c:	341a      	adds	r4, #26
 800e27e:	42b5      	cmp	r5, r6
 800e280:	d11a      	bne.n	800e2b8 <_printf_common+0xc8>
 800e282:	2000      	movs	r0, #0
 800e284:	e008      	b.n	800e298 <_printf_common+0xa8>
 800e286:	2301      	movs	r3, #1
 800e288:	4652      	mov	r2, sl
 800e28a:	4641      	mov	r1, r8
 800e28c:	4638      	mov	r0, r7
 800e28e:	47c8      	blx	r9
 800e290:	3001      	adds	r0, #1
 800e292:	d103      	bne.n	800e29c <_printf_common+0xac>
 800e294:	f04f 30ff 	mov.w	r0, #4294967295
 800e298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e29c:	3501      	adds	r5, #1
 800e29e:	e7c6      	b.n	800e22e <_printf_common+0x3e>
 800e2a0:	18e1      	adds	r1, r4, r3
 800e2a2:	1c5a      	adds	r2, r3, #1
 800e2a4:	2030      	movs	r0, #48	@ 0x30
 800e2a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e2aa:	4422      	add	r2, r4
 800e2ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e2b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e2b4:	3302      	adds	r3, #2
 800e2b6:	e7c7      	b.n	800e248 <_printf_common+0x58>
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	4622      	mov	r2, r4
 800e2bc:	4641      	mov	r1, r8
 800e2be:	4638      	mov	r0, r7
 800e2c0:	47c8      	blx	r9
 800e2c2:	3001      	adds	r0, #1
 800e2c4:	d0e6      	beq.n	800e294 <_printf_common+0xa4>
 800e2c6:	3601      	adds	r6, #1
 800e2c8:	e7d9      	b.n	800e27e <_printf_common+0x8e>
	...

0800e2cc <_printf_i>:
 800e2cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e2d0:	7e0f      	ldrb	r7, [r1, #24]
 800e2d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e2d4:	2f78      	cmp	r7, #120	@ 0x78
 800e2d6:	4691      	mov	r9, r2
 800e2d8:	4680      	mov	r8, r0
 800e2da:	460c      	mov	r4, r1
 800e2dc:	469a      	mov	sl, r3
 800e2de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e2e2:	d807      	bhi.n	800e2f4 <_printf_i+0x28>
 800e2e4:	2f62      	cmp	r7, #98	@ 0x62
 800e2e6:	d80a      	bhi.n	800e2fe <_printf_i+0x32>
 800e2e8:	2f00      	cmp	r7, #0
 800e2ea:	f000 80d1 	beq.w	800e490 <_printf_i+0x1c4>
 800e2ee:	2f58      	cmp	r7, #88	@ 0x58
 800e2f0:	f000 80b8 	beq.w	800e464 <_printf_i+0x198>
 800e2f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e2fc:	e03a      	b.n	800e374 <_printf_i+0xa8>
 800e2fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e302:	2b15      	cmp	r3, #21
 800e304:	d8f6      	bhi.n	800e2f4 <_printf_i+0x28>
 800e306:	a101      	add	r1, pc, #4	@ (adr r1, 800e30c <_printf_i+0x40>)
 800e308:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e30c:	0800e365 	.word	0x0800e365
 800e310:	0800e379 	.word	0x0800e379
 800e314:	0800e2f5 	.word	0x0800e2f5
 800e318:	0800e2f5 	.word	0x0800e2f5
 800e31c:	0800e2f5 	.word	0x0800e2f5
 800e320:	0800e2f5 	.word	0x0800e2f5
 800e324:	0800e379 	.word	0x0800e379
 800e328:	0800e2f5 	.word	0x0800e2f5
 800e32c:	0800e2f5 	.word	0x0800e2f5
 800e330:	0800e2f5 	.word	0x0800e2f5
 800e334:	0800e2f5 	.word	0x0800e2f5
 800e338:	0800e477 	.word	0x0800e477
 800e33c:	0800e3a3 	.word	0x0800e3a3
 800e340:	0800e431 	.word	0x0800e431
 800e344:	0800e2f5 	.word	0x0800e2f5
 800e348:	0800e2f5 	.word	0x0800e2f5
 800e34c:	0800e499 	.word	0x0800e499
 800e350:	0800e2f5 	.word	0x0800e2f5
 800e354:	0800e3a3 	.word	0x0800e3a3
 800e358:	0800e2f5 	.word	0x0800e2f5
 800e35c:	0800e2f5 	.word	0x0800e2f5
 800e360:	0800e439 	.word	0x0800e439
 800e364:	6833      	ldr	r3, [r6, #0]
 800e366:	1d1a      	adds	r2, r3, #4
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	6032      	str	r2, [r6, #0]
 800e36c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e370:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e374:	2301      	movs	r3, #1
 800e376:	e09c      	b.n	800e4b2 <_printf_i+0x1e6>
 800e378:	6833      	ldr	r3, [r6, #0]
 800e37a:	6820      	ldr	r0, [r4, #0]
 800e37c:	1d19      	adds	r1, r3, #4
 800e37e:	6031      	str	r1, [r6, #0]
 800e380:	0606      	lsls	r6, r0, #24
 800e382:	d501      	bpl.n	800e388 <_printf_i+0xbc>
 800e384:	681d      	ldr	r5, [r3, #0]
 800e386:	e003      	b.n	800e390 <_printf_i+0xc4>
 800e388:	0645      	lsls	r5, r0, #25
 800e38a:	d5fb      	bpl.n	800e384 <_printf_i+0xb8>
 800e38c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e390:	2d00      	cmp	r5, #0
 800e392:	da03      	bge.n	800e39c <_printf_i+0xd0>
 800e394:	232d      	movs	r3, #45	@ 0x2d
 800e396:	426d      	negs	r5, r5
 800e398:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e39c:	4858      	ldr	r0, [pc, #352]	@ (800e500 <_printf_i+0x234>)
 800e39e:	230a      	movs	r3, #10
 800e3a0:	e011      	b.n	800e3c6 <_printf_i+0xfa>
 800e3a2:	6821      	ldr	r1, [r4, #0]
 800e3a4:	6833      	ldr	r3, [r6, #0]
 800e3a6:	0608      	lsls	r0, r1, #24
 800e3a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e3ac:	d402      	bmi.n	800e3b4 <_printf_i+0xe8>
 800e3ae:	0649      	lsls	r1, r1, #25
 800e3b0:	bf48      	it	mi
 800e3b2:	b2ad      	uxthmi	r5, r5
 800e3b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800e3b6:	4852      	ldr	r0, [pc, #328]	@ (800e500 <_printf_i+0x234>)
 800e3b8:	6033      	str	r3, [r6, #0]
 800e3ba:	bf14      	ite	ne
 800e3bc:	230a      	movne	r3, #10
 800e3be:	2308      	moveq	r3, #8
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e3c6:	6866      	ldr	r6, [r4, #4]
 800e3c8:	60a6      	str	r6, [r4, #8]
 800e3ca:	2e00      	cmp	r6, #0
 800e3cc:	db05      	blt.n	800e3da <_printf_i+0x10e>
 800e3ce:	6821      	ldr	r1, [r4, #0]
 800e3d0:	432e      	orrs	r6, r5
 800e3d2:	f021 0104 	bic.w	r1, r1, #4
 800e3d6:	6021      	str	r1, [r4, #0]
 800e3d8:	d04b      	beq.n	800e472 <_printf_i+0x1a6>
 800e3da:	4616      	mov	r6, r2
 800e3dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800e3e0:	fb03 5711 	mls	r7, r3, r1, r5
 800e3e4:	5dc7      	ldrb	r7, [r0, r7]
 800e3e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e3ea:	462f      	mov	r7, r5
 800e3ec:	42bb      	cmp	r3, r7
 800e3ee:	460d      	mov	r5, r1
 800e3f0:	d9f4      	bls.n	800e3dc <_printf_i+0x110>
 800e3f2:	2b08      	cmp	r3, #8
 800e3f4:	d10b      	bne.n	800e40e <_printf_i+0x142>
 800e3f6:	6823      	ldr	r3, [r4, #0]
 800e3f8:	07df      	lsls	r7, r3, #31
 800e3fa:	d508      	bpl.n	800e40e <_printf_i+0x142>
 800e3fc:	6923      	ldr	r3, [r4, #16]
 800e3fe:	6861      	ldr	r1, [r4, #4]
 800e400:	4299      	cmp	r1, r3
 800e402:	bfde      	ittt	le
 800e404:	2330      	movle	r3, #48	@ 0x30
 800e406:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e40a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e40e:	1b92      	subs	r2, r2, r6
 800e410:	6122      	str	r2, [r4, #16]
 800e412:	f8cd a000 	str.w	sl, [sp]
 800e416:	464b      	mov	r3, r9
 800e418:	aa03      	add	r2, sp, #12
 800e41a:	4621      	mov	r1, r4
 800e41c:	4640      	mov	r0, r8
 800e41e:	f7ff fee7 	bl	800e1f0 <_printf_common>
 800e422:	3001      	adds	r0, #1
 800e424:	d14a      	bne.n	800e4bc <_printf_i+0x1f0>
 800e426:	f04f 30ff 	mov.w	r0, #4294967295
 800e42a:	b004      	add	sp, #16
 800e42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e430:	6823      	ldr	r3, [r4, #0]
 800e432:	f043 0320 	orr.w	r3, r3, #32
 800e436:	6023      	str	r3, [r4, #0]
 800e438:	4832      	ldr	r0, [pc, #200]	@ (800e504 <_printf_i+0x238>)
 800e43a:	2778      	movs	r7, #120	@ 0x78
 800e43c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e440:	6823      	ldr	r3, [r4, #0]
 800e442:	6831      	ldr	r1, [r6, #0]
 800e444:	061f      	lsls	r7, r3, #24
 800e446:	f851 5b04 	ldr.w	r5, [r1], #4
 800e44a:	d402      	bmi.n	800e452 <_printf_i+0x186>
 800e44c:	065f      	lsls	r7, r3, #25
 800e44e:	bf48      	it	mi
 800e450:	b2ad      	uxthmi	r5, r5
 800e452:	6031      	str	r1, [r6, #0]
 800e454:	07d9      	lsls	r1, r3, #31
 800e456:	bf44      	itt	mi
 800e458:	f043 0320 	orrmi.w	r3, r3, #32
 800e45c:	6023      	strmi	r3, [r4, #0]
 800e45e:	b11d      	cbz	r5, 800e468 <_printf_i+0x19c>
 800e460:	2310      	movs	r3, #16
 800e462:	e7ad      	b.n	800e3c0 <_printf_i+0xf4>
 800e464:	4826      	ldr	r0, [pc, #152]	@ (800e500 <_printf_i+0x234>)
 800e466:	e7e9      	b.n	800e43c <_printf_i+0x170>
 800e468:	6823      	ldr	r3, [r4, #0]
 800e46a:	f023 0320 	bic.w	r3, r3, #32
 800e46e:	6023      	str	r3, [r4, #0]
 800e470:	e7f6      	b.n	800e460 <_printf_i+0x194>
 800e472:	4616      	mov	r6, r2
 800e474:	e7bd      	b.n	800e3f2 <_printf_i+0x126>
 800e476:	6833      	ldr	r3, [r6, #0]
 800e478:	6825      	ldr	r5, [r4, #0]
 800e47a:	6961      	ldr	r1, [r4, #20]
 800e47c:	1d18      	adds	r0, r3, #4
 800e47e:	6030      	str	r0, [r6, #0]
 800e480:	062e      	lsls	r6, r5, #24
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	d501      	bpl.n	800e48a <_printf_i+0x1be>
 800e486:	6019      	str	r1, [r3, #0]
 800e488:	e002      	b.n	800e490 <_printf_i+0x1c4>
 800e48a:	0668      	lsls	r0, r5, #25
 800e48c:	d5fb      	bpl.n	800e486 <_printf_i+0x1ba>
 800e48e:	8019      	strh	r1, [r3, #0]
 800e490:	2300      	movs	r3, #0
 800e492:	6123      	str	r3, [r4, #16]
 800e494:	4616      	mov	r6, r2
 800e496:	e7bc      	b.n	800e412 <_printf_i+0x146>
 800e498:	6833      	ldr	r3, [r6, #0]
 800e49a:	1d1a      	adds	r2, r3, #4
 800e49c:	6032      	str	r2, [r6, #0]
 800e49e:	681e      	ldr	r6, [r3, #0]
 800e4a0:	6862      	ldr	r2, [r4, #4]
 800e4a2:	2100      	movs	r1, #0
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	f7f1 feb3 	bl	8000210 <memchr>
 800e4aa:	b108      	cbz	r0, 800e4b0 <_printf_i+0x1e4>
 800e4ac:	1b80      	subs	r0, r0, r6
 800e4ae:	6060      	str	r0, [r4, #4]
 800e4b0:	6863      	ldr	r3, [r4, #4]
 800e4b2:	6123      	str	r3, [r4, #16]
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e4ba:	e7aa      	b.n	800e412 <_printf_i+0x146>
 800e4bc:	6923      	ldr	r3, [r4, #16]
 800e4be:	4632      	mov	r2, r6
 800e4c0:	4649      	mov	r1, r9
 800e4c2:	4640      	mov	r0, r8
 800e4c4:	47d0      	blx	sl
 800e4c6:	3001      	adds	r0, #1
 800e4c8:	d0ad      	beq.n	800e426 <_printf_i+0x15a>
 800e4ca:	6823      	ldr	r3, [r4, #0]
 800e4cc:	079b      	lsls	r3, r3, #30
 800e4ce:	d413      	bmi.n	800e4f8 <_printf_i+0x22c>
 800e4d0:	68e0      	ldr	r0, [r4, #12]
 800e4d2:	9b03      	ldr	r3, [sp, #12]
 800e4d4:	4298      	cmp	r0, r3
 800e4d6:	bfb8      	it	lt
 800e4d8:	4618      	movlt	r0, r3
 800e4da:	e7a6      	b.n	800e42a <_printf_i+0x15e>
 800e4dc:	2301      	movs	r3, #1
 800e4de:	4632      	mov	r2, r6
 800e4e0:	4649      	mov	r1, r9
 800e4e2:	4640      	mov	r0, r8
 800e4e4:	47d0      	blx	sl
 800e4e6:	3001      	adds	r0, #1
 800e4e8:	d09d      	beq.n	800e426 <_printf_i+0x15a>
 800e4ea:	3501      	adds	r5, #1
 800e4ec:	68e3      	ldr	r3, [r4, #12]
 800e4ee:	9903      	ldr	r1, [sp, #12]
 800e4f0:	1a5b      	subs	r3, r3, r1
 800e4f2:	42ab      	cmp	r3, r5
 800e4f4:	dcf2      	bgt.n	800e4dc <_printf_i+0x210>
 800e4f6:	e7eb      	b.n	800e4d0 <_printf_i+0x204>
 800e4f8:	2500      	movs	r5, #0
 800e4fa:	f104 0619 	add.w	r6, r4, #25
 800e4fe:	e7f5      	b.n	800e4ec <_printf_i+0x220>
 800e500:	08029d9b 	.word	0x08029d9b
 800e504:	08029dac 	.word	0x08029dac

0800e508 <__sflush_r>:
 800e508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e510:	0716      	lsls	r6, r2, #28
 800e512:	4605      	mov	r5, r0
 800e514:	460c      	mov	r4, r1
 800e516:	d454      	bmi.n	800e5c2 <__sflush_r+0xba>
 800e518:	684b      	ldr	r3, [r1, #4]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	dc02      	bgt.n	800e524 <__sflush_r+0x1c>
 800e51e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e520:	2b00      	cmp	r3, #0
 800e522:	dd48      	ble.n	800e5b6 <__sflush_r+0xae>
 800e524:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e526:	2e00      	cmp	r6, #0
 800e528:	d045      	beq.n	800e5b6 <__sflush_r+0xae>
 800e52a:	2300      	movs	r3, #0
 800e52c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e530:	682f      	ldr	r7, [r5, #0]
 800e532:	6a21      	ldr	r1, [r4, #32]
 800e534:	602b      	str	r3, [r5, #0]
 800e536:	d030      	beq.n	800e59a <__sflush_r+0x92>
 800e538:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e53a:	89a3      	ldrh	r3, [r4, #12]
 800e53c:	0759      	lsls	r1, r3, #29
 800e53e:	d505      	bpl.n	800e54c <__sflush_r+0x44>
 800e540:	6863      	ldr	r3, [r4, #4]
 800e542:	1ad2      	subs	r2, r2, r3
 800e544:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e546:	b10b      	cbz	r3, 800e54c <__sflush_r+0x44>
 800e548:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e54a:	1ad2      	subs	r2, r2, r3
 800e54c:	2300      	movs	r3, #0
 800e54e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e550:	6a21      	ldr	r1, [r4, #32]
 800e552:	4628      	mov	r0, r5
 800e554:	47b0      	blx	r6
 800e556:	1c43      	adds	r3, r0, #1
 800e558:	89a3      	ldrh	r3, [r4, #12]
 800e55a:	d106      	bne.n	800e56a <__sflush_r+0x62>
 800e55c:	6829      	ldr	r1, [r5, #0]
 800e55e:	291d      	cmp	r1, #29
 800e560:	d82b      	bhi.n	800e5ba <__sflush_r+0xb2>
 800e562:	4a2a      	ldr	r2, [pc, #168]	@ (800e60c <__sflush_r+0x104>)
 800e564:	40ca      	lsrs	r2, r1
 800e566:	07d6      	lsls	r6, r2, #31
 800e568:	d527      	bpl.n	800e5ba <__sflush_r+0xb2>
 800e56a:	2200      	movs	r2, #0
 800e56c:	6062      	str	r2, [r4, #4]
 800e56e:	04d9      	lsls	r1, r3, #19
 800e570:	6922      	ldr	r2, [r4, #16]
 800e572:	6022      	str	r2, [r4, #0]
 800e574:	d504      	bpl.n	800e580 <__sflush_r+0x78>
 800e576:	1c42      	adds	r2, r0, #1
 800e578:	d101      	bne.n	800e57e <__sflush_r+0x76>
 800e57a:	682b      	ldr	r3, [r5, #0]
 800e57c:	b903      	cbnz	r3, 800e580 <__sflush_r+0x78>
 800e57e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e582:	602f      	str	r7, [r5, #0]
 800e584:	b1b9      	cbz	r1, 800e5b6 <__sflush_r+0xae>
 800e586:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e58a:	4299      	cmp	r1, r3
 800e58c:	d002      	beq.n	800e594 <__sflush_r+0x8c>
 800e58e:	4628      	mov	r0, r5
 800e590:	f7ff fb4a 	bl	800dc28 <_free_r>
 800e594:	2300      	movs	r3, #0
 800e596:	6363      	str	r3, [r4, #52]	@ 0x34
 800e598:	e00d      	b.n	800e5b6 <__sflush_r+0xae>
 800e59a:	2301      	movs	r3, #1
 800e59c:	4628      	mov	r0, r5
 800e59e:	47b0      	blx	r6
 800e5a0:	4602      	mov	r2, r0
 800e5a2:	1c50      	adds	r0, r2, #1
 800e5a4:	d1c9      	bne.n	800e53a <__sflush_r+0x32>
 800e5a6:	682b      	ldr	r3, [r5, #0]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d0c6      	beq.n	800e53a <__sflush_r+0x32>
 800e5ac:	2b1d      	cmp	r3, #29
 800e5ae:	d001      	beq.n	800e5b4 <__sflush_r+0xac>
 800e5b0:	2b16      	cmp	r3, #22
 800e5b2:	d11e      	bne.n	800e5f2 <__sflush_r+0xea>
 800e5b4:	602f      	str	r7, [r5, #0]
 800e5b6:	2000      	movs	r0, #0
 800e5b8:	e022      	b.n	800e600 <__sflush_r+0xf8>
 800e5ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5be:	b21b      	sxth	r3, r3
 800e5c0:	e01b      	b.n	800e5fa <__sflush_r+0xf2>
 800e5c2:	690f      	ldr	r7, [r1, #16]
 800e5c4:	2f00      	cmp	r7, #0
 800e5c6:	d0f6      	beq.n	800e5b6 <__sflush_r+0xae>
 800e5c8:	0793      	lsls	r3, r2, #30
 800e5ca:	680e      	ldr	r6, [r1, #0]
 800e5cc:	bf08      	it	eq
 800e5ce:	694b      	ldreq	r3, [r1, #20]
 800e5d0:	600f      	str	r7, [r1, #0]
 800e5d2:	bf18      	it	ne
 800e5d4:	2300      	movne	r3, #0
 800e5d6:	eba6 0807 	sub.w	r8, r6, r7
 800e5da:	608b      	str	r3, [r1, #8]
 800e5dc:	f1b8 0f00 	cmp.w	r8, #0
 800e5e0:	dde9      	ble.n	800e5b6 <__sflush_r+0xae>
 800e5e2:	6a21      	ldr	r1, [r4, #32]
 800e5e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e5e6:	4643      	mov	r3, r8
 800e5e8:	463a      	mov	r2, r7
 800e5ea:	4628      	mov	r0, r5
 800e5ec:	47b0      	blx	r6
 800e5ee:	2800      	cmp	r0, #0
 800e5f0:	dc08      	bgt.n	800e604 <__sflush_r+0xfc>
 800e5f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5fa:	81a3      	strh	r3, [r4, #12]
 800e5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800e600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e604:	4407      	add	r7, r0
 800e606:	eba8 0800 	sub.w	r8, r8, r0
 800e60a:	e7e7      	b.n	800e5dc <__sflush_r+0xd4>
 800e60c:	20400001 	.word	0x20400001

0800e610 <_fflush_r>:
 800e610:	b538      	push	{r3, r4, r5, lr}
 800e612:	690b      	ldr	r3, [r1, #16]
 800e614:	4605      	mov	r5, r0
 800e616:	460c      	mov	r4, r1
 800e618:	b913      	cbnz	r3, 800e620 <_fflush_r+0x10>
 800e61a:	2500      	movs	r5, #0
 800e61c:	4628      	mov	r0, r5
 800e61e:	bd38      	pop	{r3, r4, r5, pc}
 800e620:	b118      	cbz	r0, 800e62a <_fflush_r+0x1a>
 800e622:	6a03      	ldr	r3, [r0, #32]
 800e624:	b90b      	cbnz	r3, 800e62a <_fflush_r+0x1a>
 800e626:	f7fe ffdb 	bl	800d5e0 <__sinit>
 800e62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d0f3      	beq.n	800e61a <_fflush_r+0xa>
 800e632:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e634:	07d0      	lsls	r0, r2, #31
 800e636:	d404      	bmi.n	800e642 <_fflush_r+0x32>
 800e638:	0599      	lsls	r1, r3, #22
 800e63a:	d402      	bmi.n	800e642 <_fflush_r+0x32>
 800e63c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e63e:	f7ff fac4 	bl	800dbca <__retarget_lock_acquire_recursive>
 800e642:	4628      	mov	r0, r5
 800e644:	4621      	mov	r1, r4
 800e646:	f7ff ff5f 	bl	800e508 <__sflush_r>
 800e64a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e64c:	07da      	lsls	r2, r3, #31
 800e64e:	4605      	mov	r5, r0
 800e650:	d4e4      	bmi.n	800e61c <_fflush_r+0xc>
 800e652:	89a3      	ldrh	r3, [r4, #12]
 800e654:	059b      	lsls	r3, r3, #22
 800e656:	d4e1      	bmi.n	800e61c <_fflush_r+0xc>
 800e658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e65a:	f7ff fab7 	bl	800dbcc <__retarget_lock_release_recursive>
 800e65e:	e7dd      	b.n	800e61c <_fflush_r+0xc>

0800e660 <fiprintf>:
 800e660:	b40e      	push	{r1, r2, r3}
 800e662:	b503      	push	{r0, r1, lr}
 800e664:	4601      	mov	r1, r0
 800e666:	ab03      	add	r3, sp, #12
 800e668:	4805      	ldr	r0, [pc, #20]	@ (800e680 <fiprintf+0x20>)
 800e66a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e66e:	6800      	ldr	r0, [r0, #0]
 800e670:	9301      	str	r3, [sp, #4]
 800e672:	f7ff fca5 	bl	800dfc0 <_vfiprintf_r>
 800e676:	b002      	add	sp, #8
 800e678:	f85d eb04 	ldr.w	lr, [sp], #4
 800e67c:	b003      	add	sp, #12
 800e67e:	4770      	bx	lr
 800e680:	20000048 	.word	0x20000048

0800e684 <__swhatbuf_r>:
 800e684:	b570      	push	{r4, r5, r6, lr}
 800e686:	460c      	mov	r4, r1
 800e688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e68c:	2900      	cmp	r1, #0
 800e68e:	b096      	sub	sp, #88	@ 0x58
 800e690:	4615      	mov	r5, r2
 800e692:	461e      	mov	r6, r3
 800e694:	da0d      	bge.n	800e6b2 <__swhatbuf_r+0x2e>
 800e696:	89a3      	ldrh	r3, [r4, #12]
 800e698:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e69c:	f04f 0100 	mov.w	r1, #0
 800e6a0:	bf14      	ite	ne
 800e6a2:	2340      	movne	r3, #64	@ 0x40
 800e6a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e6a8:	2000      	movs	r0, #0
 800e6aa:	6031      	str	r1, [r6, #0]
 800e6ac:	602b      	str	r3, [r5, #0]
 800e6ae:	b016      	add	sp, #88	@ 0x58
 800e6b0:	bd70      	pop	{r4, r5, r6, pc}
 800e6b2:	466a      	mov	r2, sp
 800e6b4:	f000 f862 	bl	800e77c <_fstat_r>
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dbec      	blt.n	800e696 <__swhatbuf_r+0x12>
 800e6bc:	9901      	ldr	r1, [sp, #4]
 800e6be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e6c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e6c6:	4259      	negs	r1, r3
 800e6c8:	4159      	adcs	r1, r3
 800e6ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e6ce:	e7eb      	b.n	800e6a8 <__swhatbuf_r+0x24>

0800e6d0 <__smakebuf_r>:
 800e6d0:	898b      	ldrh	r3, [r1, #12]
 800e6d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e6d4:	079d      	lsls	r5, r3, #30
 800e6d6:	4606      	mov	r6, r0
 800e6d8:	460c      	mov	r4, r1
 800e6da:	d507      	bpl.n	800e6ec <__smakebuf_r+0x1c>
 800e6dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e6e0:	6023      	str	r3, [r4, #0]
 800e6e2:	6123      	str	r3, [r4, #16]
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	6163      	str	r3, [r4, #20]
 800e6e8:	b003      	add	sp, #12
 800e6ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6ec:	ab01      	add	r3, sp, #4
 800e6ee:	466a      	mov	r2, sp
 800e6f0:	f7ff ffc8 	bl	800e684 <__swhatbuf_r>
 800e6f4:	9f00      	ldr	r7, [sp, #0]
 800e6f6:	4605      	mov	r5, r0
 800e6f8:	4639      	mov	r1, r7
 800e6fa:	4630      	mov	r0, r6
 800e6fc:	f7fe fdd4 	bl	800d2a8 <_malloc_r>
 800e700:	b948      	cbnz	r0, 800e716 <__smakebuf_r+0x46>
 800e702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e706:	059a      	lsls	r2, r3, #22
 800e708:	d4ee      	bmi.n	800e6e8 <__smakebuf_r+0x18>
 800e70a:	f023 0303 	bic.w	r3, r3, #3
 800e70e:	f043 0302 	orr.w	r3, r3, #2
 800e712:	81a3      	strh	r3, [r4, #12]
 800e714:	e7e2      	b.n	800e6dc <__smakebuf_r+0xc>
 800e716:	89a3      	ldrh	r3, [r4, #12]
 800e718:	6020      	str	r0, [r4, #0]
 800e71a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e71e:	81a3      	strh	r3, [r4, #12]
 800e720:	9b01      	ldr	r3, [sp, #4]
 800e722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e726:	b15b      	cbz	r3, 800e740 <__smakebuf_r+0x70>
 800e728:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e72c:	4630      	mov	r0, r6
 800e72e:	f000 f837 	bl	800e7a0 <_isatty_r>
 800e732:	b128      	cbz	r0, 800e740 <__smakebuf_r+0x70>
 800e734:	89a3      	ldrh	r3, [r4, #12]
 800e736:	f023 0303 	bic.w	r3, r3, #3
 800e73a:	f043 0301 	orr.w	r3, r3, #1
 800e73e:	81a3      	strh	r3, [r4, #12]
 800e740:	89a3      	ldrh	r3, [r4, #12]
 800e742:	431d      	orrs	r5, r3
 800e744:	81a5      	strh	r5, [r4, #12]
 800e746:	e7cf      	b.n	800e6e8 <__smakebuf_r+0x18>

0800e748 <memmove>:
 800e748:	4288      	cmp	r0, r1
 800e74a:	b510      	push	{r4, lr}
 800e74c:	eb01 0402 	add.w	r4, r1, r2
 800e750:	d902      	bls.n	800e758 <memmove+0x10>
 800e752:	4284      	cmp	r4, r0
 800e754:	4623      	mov	r3, r4
 800e756:	d807      	bhi.n	800e768 <memmove+0x20>
 800e758:	1e43      	subs	r3, r0, #1
 800e75a:	42a1      	cmp	r1, r4
 800e75c:	d008      	beq.n	800e770 <memmove+0x28>
 800e75e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e762:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e766:	e7f8      	b.n	800e75a <memmove+0x12>
 800e768:	4402      	add	r2, r0
 800e76a:	4601      	mov	r1, r0
 800e76c:	428a      	cmp	r2, r1
 800e76e:	d100      	bne.n	800e772 <memmove+0x2a>
 800e770:	bd10      	pop	{r4, pc}
 800e772:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e776:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e77a:	e7f7      	b.n	800e76c <memmove+0x24>

0800e77c <_fstat_r>:
 800e77c:	b538      	push	{r3, r4, r5, lr}
 800e77e:	4d07      	ldr	r5, [pc, #28]	@ (800e79c <_fstat_r+0x20>)
 800e780:	2300      	movs	r3, #0
 800e782:	4604      	mov	r4, r0
 800e784:	4608      	mov	r0, r1
 800e786:	4611      	mov	r1, r2
 800e788:	602b      	str	r3, [r5, #0]
 800e78a:	f7f3 f807 	bl	800179c <_fstat>
 800e78e:	1c43      	adds	r3, r0, #1
 800e790:	d102      	bne.n	800e798 <_fstat_r+0x1c>
 800e792:	682b      	ldr	r3, [r5, #0]
 800e794:	b103      	cbz	r3, 800e798 <_fstat_r+0x1c>
 800e796:	6023      	str	r3, [r4, #0]
 800e798:	bd38      	pop	{r3, r4, r5, pc}
 800e79a:	bf00      	nop
 800e79c:	20001820 	.word	0x20001820

0800e7a0 <_isatty_r>:
 800e7a0:	b538      	push	{r3, r4, r5, lr}
 800e7a2:	4d06      	ldr	r5, [pc, #24]	@ (800e7bc <_isatty_r+0x1c>)
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	4604      	mov	r4, r0
 800e7a8:	4608      	mov	r0, r1
 800e7aa:	602b      	str	r3, [r5, #0]
 800e7ac:	f7f3 f806 	bl	80017bc <_isatty>
 800e7b0:	1c43      	adds	r3, r0, #1
 800e7b2:	d102      	bne.n	800e7ba <_isatty_r+0x1a>
 800e7b4:	682b      	ldr	r3, [r5, #0]
 800e7b6:	b103      	cbz	r3, 800e7ba <_isatty_r+0x1a>
 800e7b8:	6023      	str	r3, [r4, #0]
 800e7ba:	bd38      	pop	{r3, r4, r5, pc}
 800e7bc:	20001820 	.word	0x20001820

0800e7c0 <abort>:
 800e7c0:	b508      	push	{r3, lr}
 800e7c2:	2006      	movs	r0, #6
 800e7c4:	f000 f85a 	bl	800e87c <raise>
 800e7c8:	2001      	movs	r0, #1
 800e7ca:	f7f2 ff97 	bl	80016fc <_exit>

0800e7ce <_realloc_r>:
 800e7ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7d2:	4607      	mov	r7, r0
 800e7d4:	4614      	mov	r4, r2
 800e7d6:	460d      	mov	r5, r1
 800e7d8:	b921      	cbnz	r1, 800e7e4 <_realloc_r+0x16>
 800e7da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7de:	4611      	mov	r1, r2
 800e7e0:	f7fe bd62 	b.w	800d2a8 <_malloc_r>
 800e7e4:	b92a      	cbnz	r2, 800e7f2 <_realloc_r+0x24>
 800e7e6:	f7ff fa1f 	bl	800dc28 <_free_r>
 800e7ea:	4625      	mov	r5, r4
 800e7ec:	4628      	mov	r0, r5
 800e7ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7f2:	f000 f85f 	bl	800e8b4 <_malloc_usable_size_r>
 800e7f6:	4284      	cmp	r4, r0
 800e7f8:	4606      	mov	r6, r0
 800e7fa:	d802      	bhi.n	800e802 <_realloc_r+0x34>
 800e7fc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e800:	d8f4      	bhi.n	800e7ec <_realloc_r+0x1e>
 800e802:	4621      	mov	r1, r4
 800e804:	4638      	mov	r0, r7
 800e806:	f7fe fd4f 	bl	800d2a8 <_malloc_r>
 800e80a:	4680      	mov	r8, r0
 800e80c:	b908      	cbnz	r0, 800e812 <_realloc_r+0x44>
 800e80e:	4645      	mov	r5, r8
 800e810:	e7ec      	b.n	800e7ec <_realloc_r+0x1e>
 800e812:	42b4      	cmp	r4, r6
 800e814:	4622      	mov	r2, r4
 800e816:	4629      	mov	r1, r5
 800e818:	bf28      	it	cs
 800e81a:	4632      	movcs	r2, r6
 800e81c:	f7ff f9d7 	bl	800dbce <memcpy>
 800e820:	4629      	mov	r1, r5
 800e822:	4638      	mov	r0, r7
 800e824:	f7ff fa00 	bl	800dc28 <_free_r>
 800e828:	e7f1      	b.n	800e80e <_realloc_r+0x40>

0800e82a <_raise_r>:
 800e82a:	291f      	cmp	r1, #31
 800e82c:	b538      	push	{r3, r4, r5, lr}
 800e82e:	4605      	mov	r5, r0
 800e830:	460c      	mov	r4, r1
 800e832:	d904      	bls.n	800e83e <_raise_r+0x14>
 800e834:	2316      	movs	r3, #22
 800e836:	6003      	str	r3, [r0, #0]
 800e838:	f04f 30ff 	mov.w	r0, #4294967295
 800e83c:	bd38      	pop	{r3, r4, r5, pc}
 800e83e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e840:	b112      	cbz	r2, 800e848 <_raise_r+0x1e>
 800e842:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e846:	b94b      	cbnz	r3, 800e85c <_raise_r+0x32>
 800e848:	4628      	mov	r0, r5
 800e84a:	f000 f831 	bl	800e8b0 <_getpid_r>
 800e84e:	4622      	mov	r2, r4
 800e850:	4601      	mov	r1, r0
 800e852:	4628      	mov	r0, r5
 800e854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e858:	f000 b818 	b.w	800e88c <_kill_r>
 800e85c:	2b01      	cmp	r3, #1
 800e85e:	d00a      	beq.n	800e876 <_raise_r+0x4c>
 800e860:	1c59      	adds	r1, r3, #1
 800e862:	d103      	bne.n	800e86c <_raise_r+0x42>
 800e864:	2316      	movs	r3, #22
 800e866:	6003      	str	r3, [r0, #0]
 800e868:	2001      	movs	r0, #1
 800e86a:	e7e7      	b.n	800e83c <_raise_r+0x12>
 800e86c:	2100      	movs	r1, #0
 800e86e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e872:	4620      	mov	r0, r4
 800e874:	4798      	blx	r3
 800e876:	2000      	movs	r0, #0
 800e878:	e7e0      	b.n	800e83c <_raise_r+0x12>
	...

0800e87c <raise>:
 800e87c:	4b02      	ldr	r3, [pc, #8]	@ (800e888 <raise+0xc>)
 800e87e:	4601      	mov	r1, r0
 800e880:	6818      	ldr	r0, [r3, #0]
 800e882:	f7ff bfd2 	b.w	800e82a <_raise_r>
 800e886:	bf00      	nop
 800e888:	20000048 	.word	0x20000048

0800e88c <_kill_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4d07      	ldr	r5, [pc, #28]	@ (800e8ac <_kill_r+0x20>)
 800e890:	2300      	movs	r3, #0
 800e892:	4604      	mov	r4, r0
 800e894:	4608      	mov	r0, r1
 800e896:	4611      	mov	r1, r2
 800e898:	602b      	str	r3, [r5, #0]
 800e89a:	f7f2 ff1f 	bl	80016dc <_kill>
 800e89e:	1c43      	adds	r3, r0, #1
 800e8a0:	d102      	bne.n	800e8a8 <_kill_r+0x1c>
 800e8a2:	682b      	ldr	r3, [r5, #0]
 800e8a4:	b103      	cbz	r3, 800e8a8 <_kill_r+0x1c>
 800e8a6:	6023      	str	r3, [r4, #0]
 800e8a8:	bd38      	pop	{r3, r4, r5, pc}
 800e8aa:	bf00      	nop
 800e8ac:	20001820 	.word	0x20001820

0800e8b0 <_getpid_r>:
 800e8b0:	f7f2 bf0c 	b.w	80016cc <_getpid>

0800e8b4 <_malloc_usable_size_r>:
 800e8b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8b8:	1f18      	subs	r0, r3, #4
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	bfbc      	itt	lt
 800e8be:	580b      	ldrlt	r3, [r1, r0]
 800e8c0:	18c0      	addlt	r0, r0, r3
 800e8c2:	4770      	bx	lr

0800e8c4 <_init>:
 800e8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8c6:	bf00      	nop
 800e8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8ca:	bc08      	pop	{r3}
 800e8cc:	469e      	mov	lr, r3
 800e8ce:	4770      	bx	lr

0800e8d0 <_fini>:
 800e8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d2:	bf00      	nop
 800e8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8d6:	bc08      	pop	{r3}
 800e8d8:	469e      	mov	lr, r3
 800e8da:	4770      	bx	lr
