/**
 * Copyright (c) 2023 Advanced Micro Devices, Inc. All rights reserved.
 * SPDX-License-Identifier: MIT
 *
 * This file contains the SMBus IP register offsets and bit mask defintions
 * for the SMBus driver.
 *
 * This file is autogenerated from the coreinfo.yaml file
 * Do not edit this file
 *
 * @file smbus_hardware.h
 *
 */

#ifndef _SMBUS_HARDWARE_H_
#define _SMBUS_HARDWARE_H_


#ifdef __cplusplus
extern "C"
{
#endif

#define SMBUS_REG_IP_VERSION                                                    0x0000
#define SMBUS_REG_IP_REVISION                                                   0x0004
#define SMBUS_REG_IP_MAGIC_NUM                                                  0x0008
#define SMBUS_REG_IP_BUILD_CONFIG_0                                             0x000C
#define SMBUS_REG_IP_BUILD_CONFIG_1                                             0x0010
#define SMBUS_REG_IRQ_GIE                                                       0x0020
#define SMBUS_REG_IRQ_IER                                                       0x0024
#define SMBUS_REG_IRQ_ISR                                                       0x0028
#define SMBUS_REG_ERR_IRQ_IER                                                   0x002C
#define SMBUS_REG_ERR_IRQ_ISR                                                   0x0030
#define SMBUS_REG_IRQ_ISR_FORCE                                                 0x0034
#define SMBUS_REG_ERR_IRQ_ISR_FORCE                                             0x0038
#define SMBUS_REG_PHY_STATUS                                                    0x0200
#define SMBUS_REG_PHY_FILTER_CONTROL                                            0x0204
#define SMBUS_REG_PHY_BUS_FREE_TIME                                             0x0208
#define SMBUS_REG_PHY_IDLE_THRESHOLD                                            0x020C
#define SMBUS_REG_PHY_TIMEOUT_PRESCALER                                         0x0210
#define SMBUS_REG_PHY_TIMEOUT_MIN                                               0x0214
#define SMBUS_REG_PHY_TIMEOUT_MAX                                               0x0218
#define SMBUS_REG_PHY_RESET_CONTROL                                             0x021C
#define SMBUS_REG_PHY_TGT_DATA_SETUP                                            0x0400
#define SMBUS_REG_PHY_TGT_TEXT_PRESCALER                                        0x0404
#define SMBUS_REG_PHY_TGT_TEXT_TIMEOUT                                          0x0408
#define SMBUS_REG_PHY_TGT_TEXT_MAX                                              0x040C
#define SMBUS_REG_PHY_TGT_DBG_STATE                                             0x0410
#define SMBUS_REG_PHY_TGT_DATA_HOLD                                             0x0414
#define SMBUS_REG_TGT_STATUS                                                    0x0600
#define SMBUS_REG_TGT_DESC_FIFO                                                 0x0604
#define SMBUS_REG_TGT_DESC_STATUS                                               0x0608
#define SMBUS_REG_TGT_RX_FIFO                                                   0x060C
#define SMBUS_REG_TGT_RX_FIFO_STATUS                                            0x0610
#define SMBUS_REG_TGT_RX_FIFO_FILL_THRESHOLD                                    0x0614
#define SMBUS_REG_TGT_DBG                                                       0x0618
#define SMBUS_REG_TGT_CONTROL_0                                                 0x0620
#define SMBUS_REG_TGT_CONTROL_1                                                 0x0624
#define SMBUS_REG_TGT_CONTROL_2                                                 0x0628
#define SMBUS_REG_TGT_CONTROL_3                                                 0x062C
#define SMBUS_REG_TGT_CONTROL_4                                                 0x0630
#define SMBUS_REG_TGT_CONTROL_5                                                 0x0634
#define SMBUS_REG_TGT_CONTROL_6                                                 0x0638
#define SMBUS_REG_TGT_CONTROL_7                                                 0x063C
#define SMBUS_REG_PHY_CTLR_DATA_HOLD                                            0x0800
#define SMBUS_REG_PHY_CTLR_START_HOLD                                           0x0804
#define SMBUS_REG_PHY_CTLR_START_SETUP                                          0x0808
#define SMBUS_REG_PHY_CTLR_STOP_SETUP                                           0x080C
#define SMBUS_REG_PHY_CTLR_CLK_TLOW                                             0x0810
#define SMBUS_REG_PHY_CTLR_CLK_THIGH                                            0x0814
#define SMBUS_REG_PHY_CTLR_TEXT_PRESCALER                                       0x0818
#define SMBUS_REG_PHY_CTLR_TEXT_TIMEOUT                                         0x081C
#define SMBUS_REG_PHY_CTLR_TEXT_MAX                                             0x0820
#define SMBUS_REG_PHY_CTLR_CEXT_PRESCALER                                       0x0824
#define SMBUS_REG_PHY_CTLR_CEXT_TIMEOUT                                         0x0828
#define SMBUS_REG_PHY_CTLR_CEXT_MAX                                             0x082C
#define SMBUS_REG_PHY_CTLR_DBG_STATE                                            0x0830
#define SMBUS_REG_CTLR_CONTROL                                                  0x0A00
#define SMBUS_REG_CTLR_STATUS                                                   0x0A04
#define SMBUS_REG_CTLR_DESC_FIFO                                                0x0A08
#define SMBUS_REG_CTLR_DESC_STATUS                                              0x0A0C
#define SMBUS_REG_CTLR_RX_FIFO                                                  0x0A10
#define SMBUS_REG_CTLR_RX_FIFO_STATUS                                           0x0A14
#define SMBUS_REG_CTLR_RX_FIFO_FILL_THRESHOLD                                   0x0A18
#define SMBUS_REG_CTLR_DBG                                                      0x0A1C



#define SMBUS_IP_VERSION_MAJOR_VERSION_FIELD_POSITION                           16
#define SMBUS_IP_VERSION_MINOR_VERSION_FIELD_POSITION                           0
#define SMBUS_IP_REVISION_CORE_REVISION_FIELD_POSITION                          0
#define SMBUS_IP_MAGIC_NUM_MAGIC_NUMBER_FIELD_POSITION                          0
#define SMBUS_IP_BUILD_CONFIG_0_FREQ_HZ_AXI_ACLK_FIELD_POSITION                 0
#define SMBUS_IP_BUILD_CONFIG_1_NUM_TARGET_DEVICES_FIELD_POSITION               4
#define SMBUS_IP_BUILD_CONFIG_1_SMBUS_DEV_CLASS_FIELD_POSITION                  0
#define SMBUS_IRQ_GIE_ENABLE_FIELD_POSITION                                     0
#define SMBUS_IRQ_IER_CTLR_DESC_FIFO_ALMOST_EMPTY_FIELD_POSITION                15
#define SMBUS_IRQ_IER_CTLR_RX_FIFO_FILL_THRESHOLD_FIELD_POSITION                14
#define SMBUS_IRQ_IER_CTLR_DESC_FIFO_EMPTY_FIELD_POSITION                       13
#define SMBUS_IRQ_IER_CTLR_DONE_FIELD_POSITION                                  12
#define SMBUS_IRQ_IER_CTLR_PEC_ERROR_FIELD_POSITION                             11
#define SMBUS_IRQ_IER_CTLR_NACK_ERROR_FIELD_POSITION                            10
#define SMBUS_IRQ_IER_CTLR_LOA_FIELD_POSITION                                   9
#define SMBUS_IRQ_IER_TGT_DESC_FIFO_ALMOST_EMPTY_FIELD_POSITION                 8
#define SMBUS_IRQ_IER_TGT_WRITE_FIELD_POSITION                                  7
#define SMBUS_IRQ_IER_TGT_READ_FIELD_POSITION                                   6
#define SMBUS_IRQ_IER_TGT_RX_FIFO_FILL_THRESHOLD_FIELD_POSITION                 5
#define SMBUS_IRQ_IER_TGT_DESC_FIFO_EMPTY_FIELD_POSITION                        4
#define SMBUS_IRQ_IER_TGT_DONE_FIELD_POSITION                                   3
#define SMBUS_IRQ_IER_TGT_PEC_ERROR_FIELD_POSITION                              2
#define SMBUS_IRQ_IER_TGT_LOA_FIELD_POSITION                                    1
#define SMBUS_IRQ_IER_ERROR_IRQ_FIELD_POSITION                                  0
#define SMBUS_IRQ_ISR_CTLR_DESC_FIFO_ALMOST_EMPTY_FIELD_POSITION                15
#define SMBUS_IRQ_ISR_CTLR_RX_FIFO_FILL_THRESHOLD_FIELD_POSITION                14
#define SMBUS_IRQ_ISR_CTLR_DESC_FIFO_EMPTY_FIELD_POSITION                       13
#define SMBUS_IRQ_ISR_CTLR_DONE_FIELD_POSITION                                  12
#define SMBUS_IRQ_ISR_CTLR_PEC_ERROR_FIELD_POSITION                             11
#define SMBUS_IRQ_ISR_CTLR_NACK_ERROR_FIELD_POSITION                            10
#define SMBUS_IRQ_ISR_CTLR_LOA_FIELD_POSITION                                   9
#define SMBUS_IRQ_ISR_TGT_DESC_FIFO_ALMOST_EMPTY_FIELD_POSITION                 8
#define SMBUS_IRQ_ISR_TGT_WRITE_FIELD_POSITION                                  7
#define SMBUS_IRQ_ISR_TGT_READ_FIELD_POSITION                                   6
#define SMBUS_IRQ_ISR_TGT_RX_FIFO_FILL_THRESHOLD_FIELD_POSITION                 5
#define SMBUS_IRQ_ISR_TGT_DESC_FIFO_EMPTY_FIELD_POSITION                        4
#define SMBUS_IRQ_ISR_TGT_DONE_FIELD_POSITION                                   3
#define SMBUS_IRQ_ISR_TGT_PEC_ERROR_FIELD_POSITION                              2
#define SMBUS_IRQ_ISR_TGT_LOA_FIELD_POSITION                                    1
#define SMBUS_IRQ_ISR_ERROR_IRQ_FIELD_POSITION                                  0
#define SMBUS_ERR_IRQ_IER_PHY_CTLR_CEXT_TIMEOUT_FIELD_POSITION                  19
#define SMBUS_ERR_IRQ_IER_PHY_CTLR_TEXT_TIMEOUT_FIELD_POSITION                  18
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_ERROR_FIELD_POSITION                     17
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_OVERFLOW_FIELD_POSITION                  16
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_UNDERFLOW_FIELD_POSITION                 15
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_ERROR_FIELD_POSITION                   14
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_OVERFLOW_FIELD_POSITION                13
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_UNDERFLOW_FIELD_POSITION               12
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_ERROR_FIELD_POSITION                        11
#define SMBUS_ERR_IRQ_IER_PHY_TGT_TEXT_TIMEOUT_FIELD_POSITION                   10
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_ERROR_FIELD_POSITION                      9
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_OVERFLOW_FIELD_POSITION                   8
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_UNDERFLOW_FIELD_POSITION                  7
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_ERROR_FIELD_POSITION                    6
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_OVERFLOW_FIELD_POSITION                 5
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_UNDERFLOW_FIELD_POSITION                4
#define SMBUS_ERR_IRQ_IER_TGT_DESC_ERROR_FIELD_POSITION                         3
#define SMBUS_ERR_IRQ_IER_PHY_UNEXPTD_BUS_IDLE_FIELD_POSITION                   2
#define SMBUS_ERR_IRQ_IER_PHY_SMBDAT_LOW_TIMEOUT_FIELD_POSITION                 1
#define SMBUS_ERR_IRQ_IER_PHY_SMBCLK_LOW_TIMEOUT_FIELD_POSITION                 0
#define SMBUS_ERR_IRQ_ISR_PHY_CTLR_CEXT_TIMEOUT_FIELD_POSITION                  19
#define SMBUS_ERR_IRQ_ISR_PHY_CTLR_TEXT_TIMEOUT_FIELD_POSITION                  18
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_ERROR_FIELD_POSITION                     17
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_OVERFLOW_FIELD_POSITION                  16
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_UNDERFLOW_FIELD_POSITION                 15
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_ERROR_FIELD_POSITION                   14
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_OVERFLOW_FIELD_POSITION                13
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_UNDERFLOW_FIELD_POSITION               12
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_ERROR_FIELD_POSITION                        11
#define SMBUS_ERR_IRQ_ISR_PHY_TGT_TEXT_TIMEOUT_FIELD_POSITION                   10
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_ERROR_FIELD_POSITION                      9
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_OVERFLOW_FIELD_POSITION                   8
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_UNDERFLOW_FIELD_POSITION                  7
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_ERROR_FIELD_POSITION                    6
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_OVERFLOW_FIELD_POSITION                 5
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_UNDERFLOW_FIELD_POSITION                4
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_ERROR_FIELD_POSITION                         3
#define SMBUS_ERR_IRQ_ISR_PHY_UNEXPTD_BUS_IDLE_FIELD_POSITION                   2
#define SMBUS_ERR_IRQ_ISR_PHY_SMBDAT_LOW_TIMEOUT_FIELD_POSITION                 1
#define SMBUS_ERR_IRQ_ISR_PHY_SMBCLK_LOW_TIMEOUT_FIELD_POSITION                 0
#define SMBUS_IRQ_ISR_FORCE_IRQ_ISR_FORCE_FIELD_POSITION                        0
#define SMBUS_ERR_IRQ_ISR_FORCE_ERR_IRQ_ISR_FORCE_FIELD_POSITION                0
#define SMBUS_PHY_STATUS_SMBDAT_LOW_TIMEOUT_FIELD_POSITION                      2
#define SMBUS_PHY_STATUS_SMBCLK_LOW_TIMEOUT_FIELD_POSITION                      1
#define SMBUS_PHY_STATUS_BUS_IDLE_FIELD_POSITION                                0
#define SMBUS_PHY_FILTER_CONTROL_ENABLE_FIELD_POSITION                          31
#define SMBUS_PHY_FILTER_CONTROL_DURATION_FIELD_POSITION                        0
#define SMBUS_PHY_BUS_FREE_TIME_BUS_FREE_TIME_FIELD_POSITION                    0
#define SMBUS_PHY_IDLE_THRESHOLD_IDLE_THRESHOLD_FIELD_POSITION                  0
#define SMBUS_PHY_TIMEOUT_PRESCALER_TIMEOUT_PRESCALER_FIELD_POSITION            0
#define SMBUS_PHY_TIMEOUT_MIN_TIMEOUT_ENABLE_FIELD_POSITION                     31
#define SMBUS_PHY_TIMEOUT_MIN_TIMEOUT_MIN_FIELD_POSITION                        0
#define SMBUS_PHY_TIMEOUT_MAX_TIMEOUT_MAX_FIELD_POSITION                        0
#define SMBUS_PHY_RESET_CONTROL_SMBCLK_FORCE_TIMEOUT_FIELD_POSITION             31
#define SMBUS_PHY_RESET_CONTROL_SMBCLK_FORCE_LOW_FIELD_POSITION                 0
#define SMBUS_PHY_TGT_DATA_SETUP_TGT_DATA_SETUP_FIELD_POSITION                  0
#define SMBUS_PHY_TGT_TEXT_PRESCALER_TGT_TEXT_PRESCALER_FIELD_POSITION          0
#define SMBUS_PHY_TGT_TEXT_TIMEOUT_TGT_TEXT_TIMEOUT_FIELD_POSITION              0
#define SMBUS_PHY_TGT_TEXT_MAX_TGT_TEXT_MAX_FIELD_POSITION                      0
#define SMBUS_PHY_TGT_DBG_STATE_DBG_STATE_FIELD_POSITION                        0
#define SMBUS_PHY_TGT_DATA_HOLD_DATA_HOLD_FIELD_POSITION                        0
#define SMBUS_TGT_STATUS_ACTIVE_FIELD_POSITION                                  8
#define SMBUS_TGT_STATUS_ADDRESS_FIELD_POSITION                                 1
#define SMBUS_TGT_STATUS_RW_FIELD_POSITION                                      0
#define SMBUS_TGT_DESC_FIFO_ID_FIELD_POSITION                                   8
#define SMBUS_TGT_DESC_FIFO_PAYLOAD_FIELD_POSITION                              0
#define SMBUS_TGT_DESC_STATUS_FILL_LEVEL_FIELD_POSITION                         8
#define SMBUS_TGT_DESC_STATUS_FULL_FIELD_POSITION                               5
#define SMBUS_TGT_DESC_STATUS_ALMOST_FULL_FIELD_POSITION                        4
#define SMBUS_TGT_DESC_STATUS_ALMOST_EMPTY_FIELD_POSITION                       1
#define SMBUS_TGT_DESC_STATUS_EMPTY_FIELD_POSITION                              0
#define SMBUS_TGT_RX_FIFO_RESET_FIELD_POSITION                                  31
#define SMBUS_TGT_RX_FIFO_PAYLOAD_FIELD_POSITION                                0
#define SMBUS_TGT_RX_FIFO_STATUS_MAX_FILL_LEVEL_FIELD_POSITION                  16
#define SMBUS_TGT_RX_FIFO_STATUS_FILL_LEVEL_FIELD_POSITION                      8
#define SMBUS_TGT_RX_FIFO_STATUS_RESET_BUSY_FIELD_POSITION                      6
#define SMBUS_TGT_RX_FIFO_STATUS_FULL_FIELD_POSITION                            5
#define SMBUS_TGT_RX_FIFO_STATUS_ALMOST_FULL_FIELD_POSITION                     4
#define SMBUS_TGT_RX_FIFO_STATUS_ALMOST_EMPTY_FIELD_POSITION                    1
#define SMBUS_TGT_RX_FIFO_STATUS_EMPTY_FIELD_POSITION                           0
#define SMBUS_TGT_RX_FIFO_FILL_THRESHOLD_FILL_THRESHOLD_FIELD_POSITION          0
#define SMBUS_TGT_DBG_FORCE_PEC_ERROR_FIELD_POSITION                            31
#define SMBUS_TGT_DBG_DBG_STATE_FIELD_POSITION                                  0
#define SMBUS_TGT_CONTROL_0_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_0_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_1_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_1_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_2_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_2_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_3_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_3_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_4_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_4_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_5_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_5_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_6_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_6_ADDRESS_FIELD_POSITION                              1
#define SMBUS_TGT_CONTROL_7_ENABLE_FIELD_POSITION                               31
#define SMBUS_TGT_CONTROL_7_ADDRESS_FIELD_POSITION                              1
#define SMBUS_PHY_CTLR_DATA_HOLD_CTLR_DATA_HOLD_FIELD_POSITION                  0
#define SMBUS_PHY_CTLR_START_HOLD_CTLR_START_HOLD_FIELD_POSITION                0
#define SMBUS_PHY_CTLR_START_SETUP_CTLR_START_SETUP_FIELD_POSITION              0
#define SMBUS_PHY_CTLR_STOP_SETUP_CTLR_STOP_SETUP_FIELD_POSITION                0
#define SMBUS_PHY_CTLR_CLK_TLOW_CTLR_CLK_TLOW_FIELD_POSITION                    0
#define SMBUS_PHY_CTLR_CLK_THIGH_CTLR_CLK_THIGH_FIELD_POSITION                  0
#define SMBUS_PHY_CTLR_TEXT_PRESCALER_CTLR_TEXT_PRESCALER_FIELD_POSITION        0
#define SMBUS_PHY_CTLR_TEXT_TIMEOUT_CTLR_TEXT_TIMEOUT_FIELD_POSITION            0
#define SMBUS_PHY_CTLR_TEXT_MAX_CTLR_TEXT_MAX_FIELD_POSITION                    0
#define SMBUS_PHY_CTLR_CEXT_PRESCALER_CTLR_CEXT_PRESCALER_FIELD_POSITION        0
#define SMBUS_PHY_CTLR_CEXT_TIMEOUT_CTLR_CEXT_TIMEOUT_FIELD_POSITION            0
#define SMBUS_PHY_CTLR_CEXT_MAX_CTLR_CEXT_MAX_FIELD_POSITION                    0
#define SMBUS_PHY_CTLR_DBG_STATE_DBG_STATE_FIELD_POSITION                       0
#define SMBUS_CTLR_CONTROL_ENABLE_FIELD_POSITION                                0
#define SMBUS_CTLR_STATUS_ENABLE_FIELD_POSITION                                 0
#define SMBUS_CTLR_DESC_FIFO_RESET_FIELD_POSITION                               31
#define SMBUS_CTLR_DESC_FIFO_ID_FIELD_POSITION                                  8
#define SMBUS_CTLR_DESC_FIFO_PAYLOAD_FIELD_POSITION                             0
#define SMBUS_CTLR_DESC_STATUS_FILL_LEVEL_FIELD_POSITION                        8
#define SMBUS_CTLR_DESC_STATUS_RESET_BUSY_FIELD_POSITION                        6
#define SMBUS_CTLR_DESC_STATUS_FULL_FIELD_POSITION                              5
#define SMBUS_CTLR_DESC_STATUS_ALMOST_FULL_FIELD_POSITION                       4
#define SMBUS_CTLR_DESC_STATUS_ALMOST_EMPTY_FIELD_POSITION                      1
#define SMBUS_CTLR_DESC_STATUS_EMPTY_FIELD_POSITION                             0
#define SMBUS_CTLR_RX_FIFO_RESET_FIELD_POSITION                                 31
#define SMBUS_CTLR_RX_FIFO_PAYLOAD_FIELD_POSITION                               0
#define SMBUS_CTLR_RX_FIFO_STATUS_MAX_FILL_LEVEL_FIELD_POSITION                 16
#define SMBUS_CTLR_RX_FIFO_STATUS_FILL_LEVEL_FIELD_POSITION                     8
#define SMBUS_CTLR_RX_FIFO_STATUS_RESET_BUSY_FIELD_POSITION                     6
#define SMBUS_CTLR_RX_FIFO_STATUS_FULL_FIELD_POSITION                           5
#define SMBUS_CTLR_RX_FIFO_STATUS_ALMOST_FULL_FIELD_POSITION                    4
#define SMBUS_CTLR_RX_FIFO_STATUS_ALMOST_EMPTY_FIELD_POSITION                   1
#define SMBUS_CTLR_RX_FIFO_STATUS_EMPTY_FIELD_POSITION                          0
#define SMBUS_CTLR_RX_FIFO_FILL_THRESHOLD_FILL_THRESHOLD_FIELD_POSITION         0
#define SMBUS_CTLR_DBG_FORCE_PEC_ERROR_FIELD_POSITION                           31
#define SMBUS_CTLR_DBG_DBG_STATE_FIELD_POSITION                                 0


#define SMBUS_IP_VERSION_MAJOR_VERSION_MASK                                     0xFFFF0000U
#define SMBUS_IP_VERSION_MINOR_VERSION_MASK                                     0x0000FFFFU
#define SMBUS_IP_REVISION_CORE_REVISION_MASK                                    0x0000FFFFU
#define SMBUS_IP_MAGIC_NUM_MAGIC_NUMBER_MASK                                    0xFFFFFFFFU
#define SMBUS_IP_BUILD_CONFIG_0_FREQ_HZ_AXI_ACLK_MASK                           0xFFFFFFFFU
#define SMBUS_IP_BUILD_CONFIG_1_NUM_TARGET_DEVICES_MASK                         0x000000F0U
#define SMBUS_IP_BUILD_CONFIG_1_SMBUS_DEV_CLASS_MASK                            0x00000003U
#define SMBUS_IRQ_GIE_ENABLE_MASK                                               0x00000001U
#define SMBUS_IRQ_IER_CTLR_DESC_FIFO_ALMOST_EMPTY_MASK                          0x00008000U
#define SMBUS_IRQ_IER_CTLR_RX_FIFO_FILL_THRESHOLD_MASK                          0x00004000U
#define SMBUS_IRQ_IER_CTLR_DESC_FIFO_EMPTY_MASK                                 0x00002000U
#define SMBUS_IRQ_IER_CTLR_DONE_MASK                                            0x00001000U
#define SMBUS_IRQ_IER_CTLR_PEC_ERROR_MASK                                       0x00000800U
#define SMBUS_IRQ_IER_CTLR_NACK_ERROR_MASK                                      0x00000400U
#define SMBUS_IRQ_IER_CTLR_LOA_MASK                                             0x00000200U
#define SMBUS_IRQ_IER_TGT_DESC_FIFO_ALMOST_EMPTY_MASK                           0x00000100U
#define SMBUS_IRQ_IER_TGT_WRITE_MASK                                            0x00000080U
#define SMBUS_IRQ_IER_TGT_READ_MASK                                             0x00000040U
#define SMBUS_IRQ_IER_TGT_RX_FIFO_FILL_THRESHOLD_MASK                           0x00000020U
#define SMBUS_IRQ_IER_TGT_DESC_FIFO_EMPTY_MASK                                  0x00000010U
#define SMBUS_IRQ_IER_TGT_DONE_MASK                                             0x00000008U
#define SMBUS_IRQ_IER_TGT_PEC_ERROR_MASK                                        0x00000004U
#define SMBUS_IRQ_IER_TGT_LOA_MASK                                              0x00000002U
#define SMBUS_IRQ_IER_ERROR_IRQ_MASK                                            0x00000001U
#define SMBUS_IRQ_ISR_CTLR_DESC_FIFO_ALMOST_EMPTY_MASK                          0x00008000U
#define SMBUS_IRQ_ISR_CTLR_RX_FIFO_FILL_THRESHOLD_MASK                          0x00004000U
#define SMBUS_IRQ_ISR_CTLR_DESC_FIFO_EMPTY_MASK                                 0x00002000U
#define SMBUS_IRQ_ISR_CTLR_DONE_MASK                                            0x00001000U
#define SMBUS_IRQ_ISR_CTLR_PEC_ERROR_MASK                                       0x00000800U
#define SMBUS_IRQ_ISR_CTLR_NACK_ERROR_MASK                                      0x00000400U
#define SMBUS_IRQ_ISR_CTLR_LOA_MASK                                             0x00000200U
#define SMBUS_IRQ_ISR_TGT_DESC_FIFO_ALMOST_EMPTY_MASK                           0x00000100U
#define SMBUS_IRQ_ISR_TGT_WRITE_MASK                                            0x00000080U
#define SMBUS_IRQ_ISR_TGT_READ_MASK                                             0x00000040U
#define SMBUS_IRQ_ISR_TGT_RX_FIFO_FILL_THRESHOLD_MASK                           0x00000020U
#define SMBUS_IRQ_ISR_TGT_DESC_FIFO_EMPTY_MASK                                  0x00000010U
#define SMBUS_IRQ_ISR_TGT_DONE_MASK                                             0x00000008U
#define SMBUS_IRQ_ISR_TGT_PEC_ERROR_MASK                                        0x00000004U
#define SMBUS_IRQ_ISR_TGT_LOA_MASK                                              0x00000002U
#define SMBUS_IRQ_ISR_ERROR_IRQ_MASK                                            0x00000001U
#define SMBUS_ERR_IRQ_IER_PHY_CTLR_CEXT_TIMEOUT_MASK                            0x00080000U
#define SMBUS_ERR_IRQ_IER_PHY_CTLR_TEXT_TIMEOUT_MASK                            0x00040000U
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_ERROR_MASK                               0x00020000U
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_OVERFLOW_MASK                            0x00010000U
#define SMBUS_ERR_IRQ_IER_CTLR_RX_FIFO_UNDERFLOW_MASK                           0x00008000U
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_ERROR_MASK                             0x00004000U
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_OVERFLOW_MASK                          0x00002000U
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_FIFO_UNDERFLOW_MASK                         0x00001000U
#define SMBUS_ERR_IRQ_IER_CTLR_DESC_ERROR_MASK                                  0x00000800U
#define SMBUS_ERR_IRQ_IER_PHY_TGT_TEXT_TIMEOUT_MASK                             0x00000400U
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_ERROR_MASK                                0x00000200U
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_OVERFLOW_MASK                             0x00000100U
#define SMBUS_ERR_IRQ_IER_TGT_RX_FIFO_UNDERFLOW_MASK                            0x00000080U
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_ERROR_MASK                              0x00000040U
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_OVERFLOW_MASK                           0x00000020U
#define SMBUS_ERR_IRQ_IER_TGT_DESC_FIFO_UNDERFLOW_MASK                          0x00000010U
#define SMBUS_ERR_IRQ_IER_TGT_DESC_ERROR_MASK                                   0x00000008U
#define SMBUS_ERR_IRQ_IER_PHY_UNEXPTD_BUS_IDLE_MASK                             0x00000004U
#define SMBUS_ERR_IRQ_IER_PHY_SMBDAT_LOW_TIMEOUT_MASK                           0x00000002U
#define SMBUS_ERR_IRQ_IER_PHY_SMBCLK_LOW_TIMEOUT_MASK                           0x00000001U
#define SMBUS_ERR_IRQ_ISR_PHY_CTLR_CEXT_TIMEOUT_MASK                            0x00080000U
#define SMBUS_ERR_IRQ_ISR_PHY_CTLR_TEXT_TIMEOUT_MASK                            0x00040000U
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_ERROR_MASK                               0x00020000U
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_OVERFLOW_MASK                            0x00010000U
#define SMBUS_ERR_IRQ_ISR_CTLR_RX_FIFO_UNDERFLOW_MASK                           0x00008000U
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_ERROR_MASK                             0x00004000U
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_OVERFLOW_MASK                          0x00002000U
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_FIFO_UNDERFLOW_MASK                         0x00001000U
#define SMBUS_ERR_IRQ_ISR_CTLR_DESC_ERROR_MASK                                  0x00000800U
#define SMBUS_ERR_IRQ_ISR_PHY_TGT_TEXT_TIMEOUT_MASK                             0x00000400U
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_ERROR_MASK                                0x00000200U
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_OVERFLOW_MASK                             0x00000100U
#define SMBUS_ERR_IRQ_ISR_TGT_RX_FIFO_UNDERFLOW_MASK                            0x00000080U
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_ERROR_MASK                              0x00000040U
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_OVERFLOW_MASK                           0x00000020U
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_FIFO_UNDERFLOW_MASK                          0x00000010U
#define SMBUS_ERR_IRQ_ISR_TGT_DESC_ERROR_MASK                                   0x00000008U
#define SMBUS_ERR_IRQ_ISR_PHY_UNEXPTD_BUS_IDLE_MASK                             0x00000004U
#define SMBUS_ERR_IRQ_ISR_PHY_SMBDAT_LOW_TIMEOUT_MASK                           0x00000002U
#define SMBUS_ERR_IRQ_ISR_PHY_SMBCLK_LOW_TIMEOUT_MASK                           0x00000001U
#define SMBUS_IRQ_ISR_FORCE_IRQ_ISR_FORCE_MASK                                  0x0000FFFFU
#define SMBUS_ERR_IRQ_ISR_FORCE_ERR_IRQ_ISR_FORCE_MASK                          0x000FFFFFU
#define SMBUS_PHY_STATUS_SMBDAT_LOW_TIMEOUT_MASK                                0x00000004U
#define SMBUS_PHY_STATUS_SMBCLK_LOW_TIMEOUT_MASK                                0x00000002U
#define SMBUS_PHY_STATUS_BUS_IDLE_MASK                                          0x00000001U
#define SMBUS_PHY_FILTER_CONTROL_ENABLE_MASK                                    0x80000000U
#define SMBUS_PHY_FILTER_CONTROL_DURATION_MASK                                  0x0000001FU
#define SMBUS_PHY_BUS_FREE_TIME_BUS_FREE_TIME_MASK                              0x00000FFFU
#define SMBUS_PHY_IDLE_THRESHOLD_IDLE_THRESHOLD_MASK                            0x00007FFFU
#define SMBUS_PHY_TIMEOUT_PRESCALER_TIMEOUT_PRESCALER_MASK                      0x00001FFFU
#define SMBUS_PHY_TIMEOUT_MIN_TIMEOUT_ENABLE_MASK                               0x80000000U
#define SMBUS_PHY_TIMEOUT_MIN_TIMEOUT_MIN_MASK                                  0x00000FFFU
#define SMBUS_PHY_TIMEOUT_MAX_TIMEOUT_MAX_MASK                                  0x00000FFFU
#define SMBUS_PHY_RESET_CONTROL_SMBCLK_FORCE_TIMEOUT_MASK                       0x80000000U
#define SMBUS_PHY_RESET_CONTROL_SMBCLK_FORCE_LOW_MASK                           0x00000FFFU
#define SMBUS_PHY_TGT_DATA_SETUP_TGT_DATA_SETUP_MASK                            0x000003FFU
#define SMBUS_PHY_TGT_TEXT_PRESCALER_TGT_TEXT_PRESCALER_MASK                    0x000001FFU
#define SMBUS_PHY_TGT_TEXT_TIMEOUT_TGT_TEXT_TIMEOUT_MASK                        0x00007FFFU
#define SMBUS_PHY_TGT_TEXT_MAX_TGT_TEXT_MAX_MASK                                0x00007FFFU
#define SMBUS_PHY_TGT_DBG_STATE_DBG_STATE_MASK                                  0x000000FFU
#define SMBUS_PHY_TGT_DATA_HOLD_DATA_HOLD_MASK                                  0x000003FFU
#define SMBUS_TGT_STATUS_ACTIVE_MASK                                            0x00000100U
#define SMBUS_TGT_STATUS_ADDRESS_MASK                                           0x000000FEU
#define SMBUS_TGT_STATUS_RW_MASK                                                0x00000001U
#define SMBUS_TGT_DESC_FIFO_ID_MASK                                             0x00000F00U
#define SMBUS_TGT_DESC_FIFO_PAYLOAD_MASK                                        0x000000FFU
#define SMBUS_TGT_DESC_STATUS_FILL_LEVEL_MASK                                   0x00007F00U
#define SMBUS_TGT_DESC_STATUS_FULL_MASK                                         0x00000020U
#define SMBUS_TGT_DESC_STATUS_ALMOST_FULL_MASK                                  0x00000010U
#define SMBUS_TGT_DESC_STATUS_ALMOST_EMPTY_MASK                                 0x00000002U
#define SMBUS_TGT_DESC_STATUS_EMPTY_MASK                                        0x00000001U
#define SMBUS_TGT_RX_FIFO_RESET_MASK                                            0x80000000U
#define SMBUS_TGT_RX_FIFO_PAYLOAD_MASK                                          0x000000FFU
#define SMBUS_TGT_RX_FIFO_STATUS_MAX_FILL_LEVEL_MASK                            0x007F0000U
#define SMBUS_TGT_RX_FIFO_STATUS_FILL_LEVEL_MASK                                0x00007F00U
#define SMBUS_TGT_RX_FIFO_STATUS_RESET_BUSY_MASK                                0x00000040U
#define SMBUS_TGT_RX_FIFO_STATUS_FULL_MASK                                      0x00000020U
#define SMBUS_TGT_RX_FIFO_STATUS_ALMOST_FULL_MASK                               0x00000010U
#define SMBUS_TGT_RX_FIFO_STATUS_ALMOST_EMPTY_MASK                              0x00000002U
#define SMBUS_TGT_RX_FIFO_STATUS_EMPTY_MASK                                     0x00000001U
#define SMBUS_TGT_RX_FIFO_FILL_THRESHOLD_FILL_THRESHOLD_MASK                    0x0000007FU
#define SMBUS_TGT_DBG_FORCE_PEC_ERROR_MASK                                      0x80000000U
#define SMBUS_TGT_DBG_DBG_STATE_MASK                                            0x0000007FU
#define SMBUS_TGT_CONTROL_0_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_0_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_1_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_1_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_2_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_2_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_3_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_3_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_4_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_4_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_5_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_5_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_6_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_6_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_TGT_CONTROL_7_ENABLE_MASK                                         0x80000000U
#define SMBUS_TGT_CONTROL_7_ADDRESS_MASK                                        0x000000FEU
#define SMBUS_PHY_CTLR_DATA_HOLD_CTLR_DATA_HOLD_MASK                            0x00007FFFU
#define SMBUS_PHY_CTLR_START_HOLD_CTLR_START_HOLD_MASK                          0x00007FFFU
#define SMBUS_PHY_CTLR_START_SETUP_CTLR_START_SETUP_MASK                        0x00007FFFU
#define SMBUS_PHY_CTLR_STOP_SETUP_CTLR_STOP_SETUP_MASK                          0x00007FFFU
#define SMBUS_PHY_CTLR_CLK_TLOW_CTLR_CLK_TLOW_MASK                              0x00007FFFU
#define SMBUS_PHY_CTLR_CLK_THIGH_CTLR_CLK_THIGH_MASK                            0x00007FFFU
#define SMBUS_PHY_CTLR_TEXT_PRESCALER_CTLR_TEXT_PRESCALER_MASK                  0x000001FFU
#define SMBUS_PHY_CTLR_TEXT_TIMEOUT_CTLR_TEXT_TIMEOUT_MASK                      0x00007FFFU
#define SMBUS_PHY_CTLR_TEXT_MAX_CTLR_TEXT_MAX_MASK                              0x00007FFFU
#define SMBUS_PHY_CTLR_CEXT_PRESCALER_CTLR_CEXT_PRESCALER_MASK                  0x000001FFU
#define SMBUS_PHY_CTLR_CEXT_TIMEOUT_CTLR_CEXT_TIMEOUT_MASK                      0x00003FFFU
#define SMBUS_PHY_CTLR_CEXT_MAX_CTLR_CEXT_MAX_MASK                              0x00003FFFU
#define SMBUS_PHY_CTLR_DBG_STATE_DBG_STATE_MASK                                 0x000000FFU
#define SMBUS_CTLR_CONTROL_ENABLE_MASK                                          0x00000001U
#define SMBUS_CTLR_STATUS_ENABLE_MASK                                           0x00000001U
#define SMBUS_CTLR_DESC_FIFO_RESET_MASK                                         0x80000000U
#define SMBUS_CTLR_DESC_FIFO_ID_MASK                                            0x00000F00U
#define SMBUS_CTLR_DESC_FIFO_PAYLOAD_MASK                                       0x000000FFU
#define SMBUS_CTLR_DESC_STATUS_FILL_LEVEL_MASK                                  0x00007F00U
#define SMBUS_CTLR_DESC_STATUS_RESET_BUSY_MASK                                  0x00000040U
#define SMBUS_CTLR_DESC_STATUS_FULL_MASK                                        0x00000020U
#define SMBUS_CTLR_DESC_STATUS_ALMOST_FULL_MASK                                 0x00000010U
#define SMBUS_CTLR_DESC_STATUS_ALMOST_EMPTY_MASK                                0x00000002U
#define SMBUS_CTLR_DESC_STATUS_EMPTY_MASK                                       0x00000001U
#define SMBUS_CTLR_RX_FIFO_RESET_MASK                                           0x80000000U
#define SMBUS_CTLR_RX_FIFO_PAYLOAD_MASK                                         0x000000FFU
#define SMBUS_CTLR_RX_FIFO_STATUS_MAX_FILL_LEVEL_MASK                           0x007F0000U
#define SMBUS_CTLR_RX_FIFO_STATUS_FILL_LEVEL_MASK                               0x00007F00U
#define SMBUS_CTLR_RX_FIFO_STATUS_RESET_BUSY_MASK                               0x00000040U
#define SMBUS_CTLR_RX_FIFO_STATUS_FULL_MASK                                     0x00000020U
#define SMBUS_CTLR_RX_FIFO_STATUS_ALMOST_FULL_MASK                              0x00000010U
#define SMBUS_CTLR_RX_FIFO_STATUS_ALMOST_EMPTY_MASK                             0x00000002U
#define SMBUS_CTLR_RX_FIFO_STATUS_EMPTY_MASK                                    0x00000001U
#define SMBUS_CTLR_RX_FIFO_FILL_THRESHOLD_FILL_THRESHOLD_MASK                   0x0000007FU
#define SMBUS_CTLR_DBG_FORCE_PEC_ERROR_MASK                                     0x80000000U
#define SMBUS_CTLR_DBG_DBG_STATE_MASK                                           0x0000007FU

#ifdef __cplusplus
}
#endif


#endif /* _SMBUS_HARDWARE_H_ */
