
pub mod nes {

    use emumemory::memory_ram_flagged::emu_memory::MemoryRamFlagged;

    use emucpu::prelude::*;
    
    use crate::nes_apuchannel::nes::NesApuChannel;
    use crate::nes_apupulsechannel::nes::NesApuPulseChannel;
    use crate::nes_aputrianglechannel::nes::NesApuTriangleChannel;
    use crate::nes_apunoisechannel::nes::NesApuNoiseChannel;
    use crate::nes_apuchannel::nes::SAMPLES_PER_FRAME;
    use crate::nes_console::nes::TICKS_PER_FRAME;
    use crate::nes_ppu::nes::{ NesPpuRunner, NesPpu };

    const DMC_FREQUENCY: [u16; 16] = [
        428, 380, 340, 320, 286, 254, 226, 214, 190, 160, 142, 128, 106, 84, 72, 54
//        218, 190, 170, 160, 143, 127, 113, 107, 95, 80, 71, 64, 53, 42, 36, 54
  ];

    pub struct NesApu {
        apu_io_registers: MemoryRamFlagged,
        left_controller: u8,
        left_controller_latch: u8,
        right_controller: u8,
        right_controller_latch: u8,
        irq_dmc_set: bool,
        irq_dmc_start_ack: bool,
        irq_frame_set: bool,
        irq_dmc_enable: bool,
        irq_frame_enable: bool,
        interrupt_set: bool,
        frame_counter: u16,
        apu_data_bus: u8,
        pub ppu_dma_write: u16,
        ppu_dma_address: u16,
        ppu_dma_read: bool,
        pub apu_dma_write: u16,
        apu_dma_address: u16,
        apu_dma_read: bool,
        apu_dma_delay: u16,
        channel0: NesApuPulseChannel,
        channel1: NesApuPulseChannel,
        channel2: NesApuTriangleChannel,
        channel3: NesApuNoiseChannel,
    }

    impl NesApu {

        pub fn new() -> NesApu {
            Self {
                apu_io_registers: MemoryRamFlagged::new(0x001f, String::from("APU IO Registers")),
                left_controller: 0,
                left_controller_latch: 0,
                right_controller: 0,
                right_controller_latch: 0,
                irq_dmc_set: false,
                irq_frame_set: false,
                irq_dmc_enable: false,
                irq_dmc_start_ack: true,
                irq_frame_enable: false,
                interrupt_set: false,
                frame_counter: 0,
                apu_data_bus: 0,
                ppu_dma_write: 0,
                ppu_dma_address: 0,
                ppu_dma_read: true,
                apu_dma_write: 0,
                apu_dma_address: 0,
                apu_dma_read: true,
                apu_dma_delay: 0,
                channel0: NesApuPulseChannel::new(),
                channel1: NesApuPulseChannel::new(),
                channel2: NesApuTriangleChannel::new(),
                channel3: NesApuNoiseChannel::new(),
            }
        }
        
        pub fn execute_tick(&mut self, addr: &mut AddressBus, ppu: &mut NesPpu, cpu_halted: bool) {

            // Controller strobe
            if self.apu_io_registers.read(0x16) & 0x01 > 0 {
                self.left_controller = self.left_controller_latch;
            }
            if self.apu_io_registers.read(0x17) & 0x01 > 0 {
                self.right_controller = self.right_controller_latch;
            }

            self.apu_data_bus = 0x40;

            if (0x4000..0x4018).contains(&addr.address) {
    
                let location = addr.address - 0x4000;

                if addr.write {
                    // PPU DMA
                    if location == 0x10 {
                        self.apu_io_registers.write(0x10, addr.byte);
                        self.irq_dmc_enable = (addr.byte & 0x80) != 0;
                        //println!("APU write to 4010 {:x} enabled {}", addr.byte, self.irq_dmc_enable);
                        if (addr.byte & 0x80) == 0 && !self.irq_dmc_start_ack {
                            self.irq_dmc_start_ack = true;
                            //println!("Clear apu irq dmc write 0x10");
                            self.irq_dmc_set = false;
                        }
                        if (addr.byte & 0x80) != 0 && self.irq_dmc_start_ack {
                            self.irq_dmc_start_ack = false;
                            self.apu_dma_delay = DMC_FREQUENCY[(self.read(0x10) & 0x0F) as usize];
                            //println!("Set APU DMC IRQ delay {}", self.apu_dma_delay);
                            let length = self.read(0x13) as u16;
                            self.apu_dma_write = (length << 4) + 1;
                        }
                    } else if location == 0x14 {
                        self.ppu_dma_write = 256;
                        self.ppu_dma_address = (addr.byte as u16) << 8;
                    } else if location == 0x15 && ((addr.byte & 0x10) > 0) {
                        //println!("APU write to 0x40{:x} {:x}", location, addr.byte);
                        let apu_address: u16 = self.read(0x12) as u16;
                        self.apu_dma_address = 0xC0 + (apu_address << 8);
                        self.irq_dmc_set = false;
                    } else if location == 0x17 {
                        //println!("APU write to 4017 {:x}", addr.byte);
                        if (addr.byte & 0x80) == 0 {
                            self.frame_counter = TICKS_PER_FRAME >> 4;
                        }
                        self.irq_frame_enable = (addr.byte & 0xC0) == 0;
                    } else {
                        //println!("APU write to 0x40{:x} {:x}", location, addr.byte);
                        self.apu_io_registers.write(location, addr.byte);
                    }
                    addr.write = false;
                } else {
                    if location == 0x15 {
                        self.irq_frame_set = false;
                        addr.byte = self.apu_io_registers.read(location);
                    } else if location == 0x16 {
                        addr.byte = (addr.byte & 0xE0) | (self.left_controller & 0x01);
                        if self.apu_io_registers.read(0x16) & 0x01 == 0 {
                            self.left_controller >>= 1;
                        }
                    } else if location == 0x17 {
                        addr.byte = (addr.byte & 0xE0) | (self.right_controller & 0x01);
                        if self.apu_io_registers.read(0x17) & 0x01 == 0 {
                            self.right_controller >>= 1;
                        }
                    }
                }
            } else if (0x4018..0x401f).contains(&addr.address) {
                addr.write = false;
            }

            if self.apu_dma_delay == 0 && (self.read(0x10) & 0x40 != 0) {
                self.apu_dma_delay = DMC_FREQUENCY[(self.read(0x10) & 0x0F) as usize];
                //println!("Set APU DMC IRQ delay {}", self.apu_dma_delay);
                let length = self.read(0x13) as u16;
                self.apu_dma_write = (length << 4) + 1;
            }

            if self.apu_dma_delay > 0 {
                self.apu_dma_delay -= 1;
            }
            if self.apu_dma_delay == 0 {
                self.irq_dmc_set = true;
            }

            if self.apu_dma_write > 0 && cpu_halted {
                if self.apu_dma_read {
                    // read byte
                    addr.address = self.apu_dma_address;
                    self.apu_dma_address = self.apu_dma_address.wrapping_add(1);
                    self.apu_dma_read = false;
                    self.apu_data_bus = addr.byte;
                } else {
                    // write byte
                    //addr.byte = 0x40;
                    self.apu_dma_read = true;
                    self.apu_dma_write -= 1;
                    self.apu_data_bus = addr.byte;
                     //println!("Set APU data bus {:x}", self.apu_data_bus);
                    if self.apu_dma_write == 0 {
                        self.irq_dmc_set = true;
                        //println!("Set APU dmc IRQ, write");
                    }
                }
            } else if self.ppu_dma_write > 0 && cpu_halted {
                if self.ppu_dma_read {
                    addr.address = self.ppu_dma_address;
                    self.ppu_dma_address += 1;
                    self.ppu_dma_read = false;
                } else {
                    self.apu_data_bus = addr.byte;
                    NesPpuRunner::oam_write(ppu, (256 - self.ppu_dma_write) as u8, addr.byte);
                    self.ppu_dma_read = true;
                    self.ppu_dma_write -= 1;
                }

            }

            if (0x4000..0x4015).contains(&addr.address) {
                addr.byte = self.apu_data_bus;
            }

            if self.frame_counter > 0 {
                self.frame_counter -= 1;
            }
            if self.frame_counter == 0 && self.interrupt_set {
                self.irq_frame_set = true;
            }

            let mut register1: u8 = self.apu_io_registers.read(0);
            let mut register1_flag = self.apu_io_registers.is_write_flag_set(0);
            let mut register2: u8 = self.apu_io_registers.read(1);
            let mut register2_flag = self.apu_io_registers.is_write_flag_set(1);
            let mut register3: u8 = self.apu_io_registers.read(2);
            let mut register3_flag = self.apu_io_registers.is_write_flag_set(2);
            let mut register4: u8 = self.apu_io_registers.read(3);
            let mut register4_flag = self.apu_io_registers.is_write_flag_set(3);
            self.channel0.set_channel_settings(register1, register1_flag,
                                            register2, register2_flag,
                                            register3, register3_flag,
                                            register4, register4_flag);

            register1 = self.apu_io_registers.read(4);
            register1_flag = self.apu_io_registers.is_write_flag_set(4);
            register2 = self.apu_io_registers.read(5);
            register2_flag = self.apu_io_registers.is_write_flag_set(5);
            register3 = self.apu_io_registers.read(6);
            register3_flag = self.apu_io_registers.is_write_flag_set(6);
            register4 = self.apu_io_registers.read(7);
            register4_flag = self.apu_io_registers.is_write_flag_set(7);
            self.channel1.set_channel_settings(register1, register1_flag,
                                            register2, register2_flag,
                                            register3, register3_flag,
                                            register4, register4_flag);

            register1 = self.apu_io_registers.read(8);
            register1_flag = self.apu_io_registers.is_write_flag_set(8);
            register2 = self.apu_io_registers.read(9);
            register2_flag = self.apu_io_registers.is_write_flag_set(9);
            register3 = self.apu_io_registers.read(10);
            register3_flag = self.apu_io_registers.is_write_flag_set(10);
            register4 = self.apu_io_registers.read(11);
            register4_flag = self.apu_io_registers.is_write_flag_set(11);
            self.channel2.set_channel_settings(register1, register1_flag,
                                            register2, register2_flag,
                                            register3, register3_flag,
                                            register4, register4_flag);

            register1 = self.apu_io_registers.read(12);
            register1_flag = self.apu_io_registers.is_write_flag_set(12);
            register2 = self.apu_io_registers.read(13);
            register2_flag = self.apu_io_registers.is_write_flag_set(13);
            register3 = self.apu_io_registers.read(14);
            register3_flag = self.apu_io_registers.is_write_flag_set(14);
            register4 = self.apu_io_registers.read(15);
            register4_flag = self.apu_io_registers.is_write_flag_set(15);
            self.channel3.set_channel_settings(register1, register1_flag,
                                            register2, register2_flag,
                                            register3, register3_flag,
                                            register4, register4_flag);
        }

        pub fn read(&mut self, location: u16) -> u8 {
            self.apu_io_registers.read(location)
        }

        pub fn set_left_controller(&mut self, byte: u8) {
            self.left_controller_latch = byte;
        }

        pub fn set_right_controller(&mut self, byte: u8) {
            self.right_controller_latch = byte;
        }

        pub fn is_irq_set(&self) -> bool {
            (self.irq_dmc_set && self.irq_dmc_enable) || self.irq_frame_set
        }
        
        pub fn get_audio_buffer(&mut self) -> Vec<u8> {

            let mut mix:Vec<u8> = Vec::with_capacity(SAMPLES_PER_FRAME);

            let buffer0 = self.channel0.generate_buffer_data(SAMPLES_PER_FRAME as u32).clone();
            let _buffer1 = self.channel1.generate_buffer_data(SAMPLES_PER_FRAME as u32).clone();
            let _buffer2 = self.channel2.generate_buffer_data(SAMPLES_PER_FRAME as u32).clone();
            let _buffer3 = self.channel3.generate_buffer_data(SAMPLES_PER_FRAME as u32).clone();

            for i in 0..SAMPLES_PER_FRAME {
                let volume = buffer0[i];// + buffer1[i];// + buffer2[i];// + buffer3[i];
                mix.push(volume);
            }

            mix
        }
    }

}

