
---------- Begin Simulation Statistics ----------
final_tick                               359104138796500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805272                       # Number of bytes of host memory used
host_op_rate                                    78240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.70                       # Real time elapsed on the host
host_tick_rate                               44649888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009631                       # Number of seconds simulated
sim_ticks                                  9630956500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       176069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        354919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1366774                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77465                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1406669                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1017250                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1366774                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       349524                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1509026                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49981                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20355                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6490385                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4462204                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77539                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1448084                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3102410                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18766810                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.899265                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.285097                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15346519     81.77%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       879496      4.69%     86.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       137548      0.73%     87.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       220063      1.17%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389017      2.07%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211708      1.13%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78358      0.42%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56017      0.30%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1448084      7.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18766810                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.926189                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.926189                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14947639                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20909245                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1189761                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2162619                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77819                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        824910                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3226581                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15624                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369521                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1277                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1509026                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1744288                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17311243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13119891                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3243                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155638                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078343                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1810337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1067231                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.681132                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19202752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.157955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.567050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15433983     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           279531      1.46%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210552      1.10%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227834      1.19%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           322164      1.68%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388493      2.02%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495595      2.58%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109701      0.57%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1734899      9.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19202752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14832449                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8824318                       # number of floating regfile writes
system.switch_cpus.idleCycles                   59141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87667                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168483                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.985419                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3690174                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369451                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7887220                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3317394                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           29                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       433996                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19975721                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3320723                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142196                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18981034                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          83396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        637803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77819                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        770527                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30086                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55993                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       574205                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       113596                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        56978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24091359                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18656987                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596810                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14377971                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.968596                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18690293                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17271059                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8265471                       # number of integer regfile writes
system.switch_cpus.ipc                       0.519160                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.519160                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39352      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8795806     46.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          214      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966797      5.06%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448766      7.58%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35255      0.18%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317119      6.89%     65.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15454      0.08%     65.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408922      7.37%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352138      7.07%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1388148      7.26%     87.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331660      1.73%     89.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977549     10.34%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45957      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19123232                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9280021                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18355860                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8912821                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9718761                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              354574                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018542                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          105466     29.74%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61565     17.36%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84243     23.76%     70.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23365      6.59%     77.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3238      0.91%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          35151      9.91%     88.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6049      1.71%     89.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35410      9.99%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           87      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10158433                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39499793                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9744166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13356552                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19975634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19123232                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           87                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3099282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51865                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4317434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19202752                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.995859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.880237                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13347201     69.51%     69.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1518570      7.91%     77.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1074492      5.60%     83.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       905560      4.72%     87.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       797726      4.15%     91.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       558425      2.91%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       472301      2.46%     97.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       305653      1.59%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222824      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19202752                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.992801                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1744674                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   425                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59429                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20844                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3317394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       433996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6162976                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19261893                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12230370                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1444394                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1537517                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         603416                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        168830                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49602555                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20543214                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23800112                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2580883                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         467530                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77819                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2776159                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4385614                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15640233                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19489396                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4355815                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37297464                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40394392                       # The number of ROB writes
system.switch_cpus.timesIdled                     643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       116026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         116026                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             169750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17456                       # Transaction distribution
system.membus.trans_dist::CleanEvict           158613                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9099                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        169751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       533768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       533768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 533768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12563520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12563520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12563520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            178850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  178850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              178850                       # Request fanout histogram
system.membus.reqLayer2.occupancy           461846000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          957887250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9630956500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        40145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          357242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10054                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                619942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14649152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14739648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192207                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1117184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           399351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.290536                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.454010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 283325     70.95%     70.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 116026     29.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             399351                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          229562500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309301500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1404499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           45                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        28248                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28293                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           45                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        28248                       # number of overall hits
system.l2.overall_hits::total                   28293                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          891                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       177955                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          891                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       177955                       # number of overall misses
system.l2.overall_misses::total                178851                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     75996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14894272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14970269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     75996500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14894272500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14970269000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.951923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.863009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863414                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.951923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.863009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863414                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85293.490460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83696.847518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83702.461826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85293.490460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83696.847518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83702.461826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17456                       # number of writebacks
system.l2.writebacks::total                     17456                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       177955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       177955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           178846                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     67086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13114742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13181829000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     67086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13114742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13181829000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.951923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.863009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863390                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.951923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.863009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863390                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75293.490460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73696.959906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73704.913725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75293.490460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73696.959906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73704.913725                       # average overall mshr miss latency
system.l2.replacements                         192207                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22689                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          476                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              476                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          476                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        99888                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         99888                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   955                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    754855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     754855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.905013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82960.270359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82960.270359                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    663865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    663865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.905013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72960.270359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72960.270359                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     75996500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75996500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.951923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85293.490460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85102.463606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     67086500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67086500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.951923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75293.490460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75293.490460                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       168856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          168859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14139417000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14139417000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.860856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83736.538826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83735.051137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       168856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       168856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12450877000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12450877000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.860856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73736.657270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73736.657270                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.116607                       # Cycle average of tags in use
system.l2.tags.total_refs                      309588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.610701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     146.604456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.007067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.080850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.865721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1882.558513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.071584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.919218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993221                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1019855                       # Number of tag accesses
system.l2.tags.data_accesses                  1019855                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        57024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11388992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11446336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        57024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1117184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1117184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       177953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5920907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1182540073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1188494206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5920907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5934198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115999278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115999278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115999278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5920907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1182540073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1304493484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    177698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000584269250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1075                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1075                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              362720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17456                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2451530750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  892945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5800074500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13727.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32477.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  100477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.570029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.984557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.460450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24337     46.48%     46.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11947     22.82%     69.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5068      9.68%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3190      6.09%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1767      3.37%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1217      2.32%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          995      1.90%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      1.16%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3229      6.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     165.542326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.998334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.767376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           819     76.19%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           96      8.93%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           31      2.88%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           25      2.33%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      1.58%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           18      1.67%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.93%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      1.02%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      1.58%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.56%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           12      1.12%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.37%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.19%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.09%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1075                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              967     89.95%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      1.86%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64      5.95%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.77%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.37%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1075                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11429696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1115328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11446080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1117184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1186.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1188.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9630870000                       # Total gap between requests
system.mem_ctrls.avgGap                      49061.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        57024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11372672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1115328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5920907.232838192955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1180845536.993132591248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115806566.045646667480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       177954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     30360750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5769713750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 233204910000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34074.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32422.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13359584.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            166190640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             88324830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           594969060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41791320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     759695040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4252062060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        117570240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6020603190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.130348                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    268555000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    321360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9041031500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            207674040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            110369985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           680156400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49177620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     759695040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4275166440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98119680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6180359205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.718110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    216015750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    321360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9093570750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9630946500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1743080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1743080                       # number of overall hits
system.cpu.icache.overall_hits::total         1743090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1210                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1208                       # number of overall misses
system.cpu.icache.overall_misses::total          1210                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     94978000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94978000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     94978000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94978000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1744288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1744300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1744288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1744300                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000693                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000693                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78624.172185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78494.214876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78624.172185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78494.214876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          476                       # number of writebacks
system.cpu.icache.writebacks::total               476                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     77892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     77892500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77892500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000537                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000537                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000537                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83218.482906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83218.482906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83218.482906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83218.482906                       # average overall mshr miss latency
system.cpu.icache.replacements                    476                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1743080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1210                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     94978000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94978000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1744288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1744300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78624.172185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78494.214876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     77892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83218.482906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83218.482906                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008625                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              881140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1851.134454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3489538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3489538                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2659285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2659286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2659285                       # number of overall hits
system.cpu.dcache.overall_hits::total         2659286                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       816469                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         816472                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       816469                       # number of overall misses
system.cpu.dcache.overall_misses::total        816472                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  55966522632                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55966522632                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  55966522632                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55966522632                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3475754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3475758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3475754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3475758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68547.027054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68546.775189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68547.027054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68546.775189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1239946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.004278                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22689                       # number of writebacks
system.cpu.dcache.writebacks::total             22689                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       610266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       610266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       610266                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       610266                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15522338132                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15522338132                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15522338132                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15522338132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059326                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059326                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75276.975272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75276.975272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75276.975272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75276.975272                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205180                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2348951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2348952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       806351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  55172415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55172415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3155302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3155306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68422.331590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68422.077028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       610201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       610201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14741842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14741842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75155.962274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75155.962274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    794107132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    794107132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78484.594979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78484.594979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    780496132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    780496132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77638.131105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77638.131105                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104138796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.027383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2779678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.547510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.027381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7157720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7157720                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359133317516500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806324                       # Number of bytes of host memory used
host_op_rate                                    99909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   676.30                       # Real time elapsed on the host
host_tick_rate                               43144699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029179                       # Number of seconds simulated
sim_ticks                                 29178720000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       539189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1078251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4238738                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239081                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4331200                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3100506                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4238738                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1138232                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4650486                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          150518                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66732                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19962721                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13605813                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239109                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4341130                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9294478                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     56918977                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.890601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.274390                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     46619433     81.90%     81.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2642797      4.64%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       439213      0.77%     87.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       686921      1.21%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1153229      2.03%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       625406      1.10%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       234836      0.41%     92.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176012      0.31%     92.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4341130      7.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     56918977                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.945248                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.945248                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      45407562                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62882573                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3577846                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6555402                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240034                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2449423                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9662253                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51237                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1212770                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4615                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4650486                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5247633                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              52553633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39546222                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          308                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480068                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079690                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5436160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3251024                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.677655                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     58230267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.151376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.561392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46849670     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           833372      1.43%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           662106      1.14%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           711294      1.22%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1012660      1.74%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1125768      1.93%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1434612      2.46%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           339961      0.58%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5260824      9.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     58230267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42751500                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25404539                       # number of floating regfile writes
system.switch_cpus.idleCycles                  127173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269150                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3563274                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.974815                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11180193                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1212453                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24505099                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9969814                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           67                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1418158                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59975885                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9967740                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       436879                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56887685                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         250925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2002412                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240034                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2402644                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        92268                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       182630                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          917                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1143                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1098                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1697868                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       359572                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1143                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       175774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72176126                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55900752                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596894                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43081478                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.957903                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56005004                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53135120                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25640993                       # number of integer regfile writes
system.switch_cpus.ipc                       0.514073                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.514073                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114972      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27036452     47.16%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          844      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           265      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766121      4.83%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4164824      7.27%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101448      0.18%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3796055      6.62%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44886      0.08%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058504      7.08%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3897055      6.80%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4411516      7.70%     87.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1097858      1.92%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5693508      9.93%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140226      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57324566                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26739322                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52876163                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25665264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27846225                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1090695                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019027                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          341941     31.35%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180349     16.54%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248345     22.77%     70.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            8      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67946      6.23%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9822      0.90%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         116767     10.71%     88.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20511      1.88%     90.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104649      9.59%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          357      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31560967                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    121260784                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30235488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41414526                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59975695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57324566                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9283827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       166855                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13409213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58230267                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.984446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.873087                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     40698016     69.89%     69.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4531298      7.78%     77.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3230369      5.55%     83.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2694612      4.63%     87.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2387376      4.10%     91.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1676110      2.88%     94.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1422932      2.44%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       935384      1.61%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654170      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58230267                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.982301                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5247673                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    40                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       195760                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82405                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9969814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1418158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18728381                       # number of misc regfile reads
system.switch_cpus.numCycles                 58357440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        37398880                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4292202                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4612754                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1722613                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        474997                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149707197                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61741136                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71657335                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7791797                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1417017                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240034                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8186493                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13274187                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45023695                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60210821                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          309                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12945337                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112564397                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121287013                       # The number of ROB writes
system.switch_cpus.timesIdled                    1447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       352120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257505                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         352120                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             511119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56978                       # Transaction distribution
system.membus.trans_dist::CleanEvict           482211                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27944                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        511118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1617314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1617314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            539062                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  539062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              539062                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1419447500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2887017000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29178720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       131492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2208                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1084392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1879627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       282944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44867648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45150592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          589341                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3646592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1218095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.289074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865975     71.09%     71.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 352120     28.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1218095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          705474500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         939814500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3321496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          320                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        89373                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          320                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        89373                       # number of overall hits
system.l2.overall_hits::total                   89693                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1893                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       537168                       # number of demand (read+write) misses
system.l2.demand_misses::total                 539061                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1893                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       537168                       # number of overall misses
system.l2.overall_misses::total                539061                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    163739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  45145050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45308790000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    163739500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  45145050500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45308790000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628754                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628754                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.855400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.857355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.857348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.855400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.857355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.857348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86497.358690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84042.702655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84051.322578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86497.358690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84042.702655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84051.322578                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56978                       # number of writebacks
system.l2.writebacks::total                     56978                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       537168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            539061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       537168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           539061                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    144809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  39773350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39918160000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    144809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  39773350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39918160000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.855400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.857355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.857348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.855400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.857355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.857348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76497.358690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74042.665423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74051.285476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76497.358690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74042.665423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74051.285476                       # average overall mshr miss latency
system.l2.replacements                         589341                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        74514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            74514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        74514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        74514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2208                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       301968                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        301968                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27944                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2322623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2322623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.901681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83117.073433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83117.073433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2043183500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2043183500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.901681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73117.073433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73117.073433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    163739500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    163739500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.855400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.855400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86497.358690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86497.358690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    144809500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    144809500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.855400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.855400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76497.358690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76497.358690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        86326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             86326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       509224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          509224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  42822427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  42822427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.855048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84093.497164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84093.497164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       509224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       509224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  37730167000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  37730167000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.855048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74093.457889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74093.457889                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      958861                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    591389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.621371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.865455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.267718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1885.866827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.920833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3104351                       # Number of tag accesses
system.l2.tags.data_accesses                  3104351                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29178720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     34378880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34500032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       121152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3646592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3646592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       537170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              539063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4152067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1178217550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1182369617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4152067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4152067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124974365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124974365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124974365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4152067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1178217550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307343982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    536349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000464090750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3514                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1095307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      539062                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56978                       # Number of write requests accepted
system.mem_ctrls.readBursts                    539062                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7570977250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2691210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17663014750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14066.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32816.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                539062                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  303227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.154996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.631219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.100760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        75100     46.16%     46.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38507     23.67%     69.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16131      9.92%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9860      6.06%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5453      3.35%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3790      2.33%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2841      1.75%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1788      1.10%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9218      5.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     153.242174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.396189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    290.186724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2708     77.06%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          309      8.79%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          120      3.41%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           62      1.76%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           50      1.42%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           64      1.82%     94.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           42      1.20%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           39      1.11%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      0.94%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           23      0.65%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           24      0.68%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           14      0.40%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.23%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           12      0.34%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.213432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3162     89.98%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      1.91%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              199      5.66%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      1.96%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3514                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34447488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3646336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34499968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3646592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1180.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1182.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29178654500                       # Total gap between requests
system.mem_ctrls.avgGap                      48954.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       121152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     34326336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3646336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4152066.985803352669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1176416785.931665420532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124965591.362472385168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       537169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56978                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     66774500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17596240250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 716194697250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35274.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32757.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12569670.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            522519480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            277710510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1805020560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138434400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2303670720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12860084640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        375083520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18282523830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.570454                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    862404250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    974480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27341835750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            639115680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            339690450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2038027320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          158969880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2303670720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12934099140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        312755520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18726328710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.780335                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    693543250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    974480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27510696750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    38809666500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6987878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6987888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6987878                       # number of overall hits
system.cpu.icache.overall_hits::total         6987888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4043                       # number of overall misses
system.cpu.icache.overall_misses::total          4045                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    302627500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302627500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    302627500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302627500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6991921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6991933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6991921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6991933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74852.213703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74815.203956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74852.213703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74815.203956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2684                       # number of writebacks
system.cpu.icache.writebacks::total              2684                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          894                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          894                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3149                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3149                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3149                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3149                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    248367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    248367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    248367500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    248367500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78871.864084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78871.864084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78871.864084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78871.864084                       # average overall mshr miss latency
system.cpu.icache.replacements                   2684                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6987878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6987888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4045                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    302627500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302627500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6991921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6991933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74852.213703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74815.203956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    248367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    248367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78871.864084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78871.864084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6991039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2218.673120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13987017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13987017                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10725290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10725291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10725290                       # number of overall hits
system.cpu.dcache.overall_hits::total        10725291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3242269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3242272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3242269                       # number of overall misses
system.cpu.dcache.overall_misses::total       3242272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 222709897345                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 222709897345                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 222709897345                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 222709897345                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13967559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13967563                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13967559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13967563                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68689.518774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68689.455217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68689.518774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68689.455217                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5074790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            129681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.132872                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97203                       # number of writebacks
system.cpu.dcache.writebacks::total             97203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2409525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2409525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2409525                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2409525                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       832744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       832744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       832744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       832744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  62614575848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62614575848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  62614575848                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62614575848                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75190.665856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75190.665856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75190.665856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75190.665856                       # average overall mshr miss latency
system.cpu.dcache.replacements                 831723                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9387393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9387394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3200893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3200896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 219467444000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 219467444000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12588286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12588290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68564.442485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68564.378224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2409187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2409187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       791706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       791706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59431438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59431438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75067.560433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75067.560433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3242453345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3242453345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78365.558416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78365.558416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          338                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          338                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3183137848                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3183137848                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77565.618402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77565.618402                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359133317516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.110578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11558038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            832747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.879411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.110577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28767873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28767873                       # Number of data accesses

---------- End Simulation Statistics   ----------
