LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux4to1 IS
PORT ( w0, w1, w2, w3 : IN STD LOGIC ;
s : IN STD LOGIC VECTOR(1 DOWNTO 0) ;
f : OUT STD LOGIC ) ;
END mux4to1 ;
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
WITH s SELECT
f <
 w0 WHEN ”00”,
w1 WHEN ”01”,
w2 WHEN ”10”,
w3 WHEN OTHERS ;
END Behavior ;

LIBRARY ieee ;
USE ieee.std logic 1164.all ;
PACKAGE mux4to1 package IS
COMPONENT mux4to1
PORT ( w0, w1, w2, w3 : IN STD LOGIC ;
s : IN STD LOGIC VECTOR(1 DOWNTO 0) ;
f : OUT STD LOGIC ) ;
END COMPONENT ;
END mux4to1 package ;