#include "ll_aton_NN_interface.h"
#include "ll_aton.h"
#include "ll_aton_ec_trace.h"

#if 0
// Workaround: the tracer does not know the target at this moment
// and cannot call the functions since are used in static code
#define ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) LL_Address_Physical2Virtual(address)
#define ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) LL_Address_Virtual2Physical(address)
#else
#define ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) (address)
#define ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) (address)
#endif


mpool_reloc_info_t mpool_reloc_info[] = {
  {"AXISRAM6", "_mem_pool_AXISRAM6_face_landmark", 0x34350000, 1, 0},
  {"AXISRAM5", "_mem_pool_AXISRAM5_face_landmark", 0x342e0000, 1, 0},
  {"AXISRAM4", "_mem_pool_AXISRAM4_face_landmark", 0x34270000, 1, 0},
  {"AXISRAM3", "_mem_pool_AXISRAM3_face_landmark", 0x34200000, 1, 0},
  {"xSPI1", "_mem_pool_xSPI1_face_landmark", 0x90000000, 1, 0},
  {"xSPI2", "_mem_pool_xSPI2_face_landmark", 0x71380000, 1, 0},
  {"AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6", "_mem_pool_AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6_face_landmark", 0x34200000, 1, 0},
  {NULL, NULL, 0, 0, 0}
};


static const uint64_t __ec_params_memory_pool_base[2861] = {
0x0196200D03653BB3ULL,0x00503C000195B5D2ULL,0x02767C8201C1B27CULL,0x0132AB9F00C94487ULL,0x00A2F3B600CD6ADBULL,0x018EEEB000FDB141ULL,0x01E9CFA301989D72ULL,0x00B4617C00D1D801ULL,
0x00CCB9CD008A312AULL,0x0173AEBE021C936FULL,0x012943AF01B2E584ULL,0xFFD238AF01208CCCULL,0x01B6C505018CDB85ULL,0x01441965008461E8ULL,0x01FED617004AB391ULL,0x00B6BB7801573019ULL,
0x0027FB6F01A4188CULL,0x01049BCC008915E0ULL,0x0083D44300FBC180ULL,0x01A6DCC5FFF1E5C7ULL,0xFF9F74E3015DD3D2ULL,0x00C87010016C7D5FULL,0x00B15672005CF5CEULL,0x01821178002EC291ULL,
0x00F212BD0204A55AULL,0x00FE85B8001EB6E8ULL,0x005EC225010190C2ULL,0x00C967F00112B7B6ULL,0x0043C9060128FCDDULL,0x00F0F77400658947ULL,0x01FC7C1B00E609FEULL,0x00C3DF8101907434ULL,
0x00BCD18C0204C8C3ULL,0x00F2E73400F5AB6CULL,0x01016D5901610245ULL,0x00DB86C400C5ABD8ULL,0x00EFFF930150AFC9ULL,0x0139DCFD005C2157ULL,0x00B2B88E00CB3448ULL,0xFFF652ED012EA8B5ULL,
0x01CFAAFB009F1435ULL,0x00B5128A018891C9ULL,0x00FE1B7C01CE48DFULL,0x016D51D700C21329ULL,0x00EEE44A017C65A0ULL,0x0140167B015FA029ULL,0x0131B3BF00FFC46BULL,0x00C4B3F8007D53F4ULL,
0x0060B1E60128FCDDULL,0x01184025FFC981CDULL,0x00A1275F0112FE88ULL,0x01E1ED3800BABE62ULL,0x00DD2FB2000EAB3EULL,0x004E6FA900B86466ULL,0x0046B0A7014D5DECULL,0x010EB4CB0144EDDCULL,
0x01E890F1012F12F1ULL,0x018B796900B7491DULL,0x01B91F02FFF67656ULL,0x01640D4F0069AF9BULL,0x00E57C5900B0EC36ULL,0x00ED822E01724CA2ULL,0x0109DD69011CF41DULL,0x014696CA00D92CC8ULL,
0x0014687D01213954ULL,0x010562BB00517EDAULL,0x00BF47BF0019E5BBULL,0x00BC24C0FF393B12ULL,0x0056BFDF00BBD473ULL,0xFF9845E1FFBA8A9FULL,0xFFCADA350019D1A8ULL,0x0100EA76008FEA7EULL,
0x004829F00065F668ULL,0x0069E22701257560ULL,0x00599292FFF4CE4AULL,0x00621EBC00B2F7FCULL,0x006F374001636890ULL,0x005E6F3700211CA0ULL,0x007D90F60117BC43ULL,0x017C949E0079049DULL,
0x0084DBEE00804F95ULL,0x0086313400DF0A18ULL,0x0065058200AB5CB7ULL,0x0114AD57009385F0ULL,0x005A473E00D4B033ULL,0x000D0972009E806EULL,0x00C7839D00B46155ULL,0x00CCECC900DC2352ULL,
0x008D3FF2007E1D7CULL,0x00E4C39000C2CF1EULL,0x00302B0300BB5C00ULL,0x01459C1700C0ED52ULL,0x012D750400B15269ULL,0x00BA6B1A0078B451ULL,0x008C8B4500D9B4FFULL,0x01340B5001284812ULL,
0x00C93D4300AE2F6AULL,0x00D219BB003A2086ULL,0x00D978C60081F528ULL,0x00FF811C00A12AFAULL,0x00CE19E80039077AULL,0x006BEC1A00A48A33ULL,0x008E6D1200DBBEF2ULL,0x00B70BE1FF88D31FULL,
0xFFF855A901131BD7ULL,0x00B7340800388F07ULL,0x0095E03000FA17F1ULL,0x00BAA75300682881ULL,0x00AB207E0096BD03ULL,0x00FB08D700BDCA53ULL,0x003B4DA6008F720BULL,0x00752CF1004DCF55ULL,
0x00C4B0EB00B0B1D0ULL,0x00B4615500C0C52CULL,0x00A3712600525BADULL,0x0074DCA5004AFCA2ULL,0x010126AF00BC38D3ULL,0x00F7BDB100D796F9ULL,0x009B495B00834A6EULL,0x017D212300B67F5BULL,
0x00CB837000AA93F8ULL,0x01185CDC00B9CA81ULL,0x002558AC012A01B8ULL,0x001BEFAE00981249ULL,0x01371A3B00804F95ULL,0x014A3C8300852C3AULL,0x00A116E7017BA3B8ULL,0x0041576B0082FA21ULL,
0xFF7B5717FF4C9F7EULL,0x005C8CEEFEDDF8DFULL,0x004DA91C011605F7ULL,0xFFC0646DFFB1DFE6ULL,0x008BA3D4006A6AB2ULL,0xFF19FF4BFF5FFADDULL,0x00E5B95EFFFF94DBULL,0xFF974243005B2793ULL,
0xFFFF05EA00579E44ULL,0x004C8B3900027765ULL,0x00355F1200AC068BULL,0x0065ABAD00F0B495ULL,0x004442E5FFC22915ULL,0xFF94A731FFC07C40ULL,0x00A9CAC6003D8F93ULL,0x01442EA00023690FULL,
0xFFABD358FF811C2DULL,0xFFE8985AFFA8F0CEULL,0x00AD83BA00754E17ULL,0xFF4D5E1600025F93ULL,0xFFDC37C6006FD07BULL,0x00C22CA2FF77FD6EULL,0xFFEC514FFFC6FFEDULL,0x0065C380003B9B46ULL,
0xFFB0925DFFDE1441ULL,0x006E534CFFEAD420ULL,0x0050BB4CFF7BB663ULL,0xFFD2D18FFFFF94DBULL,0x003028EEFF3E1AF7ULL,0xFF8EF9EF000A30C8ULL,0xFF251256FFC8C494ULL,0xFF7E811BFF5FB365ULL,
0xFF860AD7FFE9FDB6ULL,0x002D760AFFA9C738ULL,0x00137F2CFF5A35C9ULL,0xFFB13922FFD4AE0AULL,0x00288760000D42F8ULL,0xFF92833EFFD701A2ULL,0xFFE9CE10FFD2429EULL,0xFF89F3720018CD22ULL,
0xFFF21664FF84BD4EULL,0xFFD554CEFFE31ABEULL,0x004813AC003146D2ULL,0xFFD22ACBFFAB740DULL,0xFF6FCCEEFFB25705ULL,0xFFB23F32FF4F3A90ULL,0xFFC31752FFEF9325ULL,0xFFB286AAFF9BA1FCULL,
0xFFEC09D6FFD8F5F0ULL,0x00697C75FFB3A48DULL,0x00D2ECF1000141B0ULL,0xFF9B42B10060163DULL,0xFF15E70AFFEF0434ULL,0xFF820A6A00794E85ULL,0x00145596005532D8ULL,0xFF8A3AEBFFA23D7CULL,
0xFF6E9738FFD7A867ULL,0x00118ADEFFE4AFC0ULL,0xFF711A7600FF50F1ULL,0xFE8AC64EFF88A5E9ULL,0xFFF37BC0001FF793ULL,0x0004CAFEFFC9832BULL,0xFFDF61C9003723B9ULL,0x003EAD76FF3767A5ULL,
0xEC9314EAE9049F49ULL,0xF05CEB43EB6A3157ULL,0xEADFA501ECE24089ULL,0xE7EF869DEEBD4641ULL,0xEDF75934EA7CAE7BULL,0xE866480BE8171C6CULL,0xEBCD27DDECA6DFD2ULL,0xECCE75A1ECCE75A1ULL,
0xE236DFA4ED8097C6ULL,0xE96795CFE5B18A5EULL,0xEBCD27DDEF203CC8ULL,0xE7EF869DEDF75934ULL,0xED8097C6EC6B7F1BULL,0xE6EE38D9E764FA47ULL,0xE8527D23E8DD0979ULL,0xEB073AD0ECCE75A1ULL,
0xF05CEB43EF6F6866ULL,0xEDA82D96EB429B87ULL,0xE88DDDDAF311A8F0ULL,0xEC1C537CEBE0F2C5ULL,0xE866480BE7512F60ULL,0xE7512F60EF203CC8ULL,0xE83EB23CE9F22225ULL,0xED6CCCDFE53AC8F0ULL,
0xEE1EEF04E526FE08ULL,0xE97B60B7E9B6C16EULL,0xE88DDDDAEC9314EAULL,0xE88DDDDAE88DDDDAULL,0xE7C7F0CEE3382D68ULL,0xE9F22225EACBDA19ULL,0xE953CAE7EB7DFC3EULL,0xED45370FE8F0D461ULL,
0xE9A2F686EC301E64ULL,0xEE81E58AEC301E64ULL,0xE953CAE7E9B6C16EULL,0xE8171C6CE92C3518ULL,0xE600B5FDE96795CFULL,0xEE32B9EBEA907962ULL,0xEF0C71E0E8035185ULL,0xEAA4444AEBF4BDADULL,
0xED1DA140E7A05AFEULL,0xE7299990EB1B05B8ULL,0xE9186A30E9B6C16EULL,0xE5ECEB15E7B425E6ULL,0xE87A12F3EAA4444AULL,0xE7A05AFEE96795CFULL,0xEE95B072F2AEB269ULL,0xF0984BFAE5C55546ULL,
0xE59DBF76EBCD27DDULL,0xE764FA47EE1EEF04ULL,0xE9F22225EC7F4A02ULL,0xE9400000E4EB9D51ULL,0xEB7DFC3EF2AEB269ULL,0xE8171C6CE6B2D822ULL,0xE8527D23E92C3518ULL,0xE83EB23CE4FF6839ULL,
0xE8B573AAEC6B7F1BULL,0xE5D9202EEFF9F4BCULL,0xE92C3518E7C7F0CEULL,0xE677776BE778C52FULL,0xECF60B70E8F0D461ULL,0xE9A2F686E6284BCCULL,0xE57629A7E9049F49ULL,0xE64FE19CE5ECEB15ULL,
0xEB32EC7DEAD90065ULL,0xE6C87903ED34C3E3ULL,0xE9311517EC0075D9ULL,0xEDE89C14F0445F92ULL,0xEB2613E7EF101188ULL,0xEB3FC513ED419C79ULL,0xEB193B52EB4C9DA9ULL,0xEB32EC7DEC5A61F1ULL,
0xEB4C9DA9E78929C9ULL,0xE5208DB5EDE89C14ULL,0xF0AB2440EE024D3FULL,0xE9311517EDC21252ULL,0xEE0F25D5EB800000ULL,0xEB8CD895EFEA737AULL,0xEB800000EDC21252ULL,0xEF908761EAE5D8FBULL,
0xEACC27CFEC1A2705ULL,0xF1051058E97E289AULL,0xEC9A9CDEEC26FF9AULL,0xEABF4F39E708B3F0ULL,0xEB32EC7DEB0C62BCULL,0xE9311517E9A4B25BULL,0xEDB539BDE964776EULL,0xE88A157CE7BC8C20ULL,
0xED1B12B8EFF74C0FULL,0xE8706451E76F789EULL,0xE7A2DAF5EABF4F39ULL,0xEC9A9CDEE856B325ULL,0xE8638BBBEB2613E7ULL,0xE9FE9E73F010FD3BULL,0xEEB62570EC40B0C6ULL,0xEE024D3FEECFD69BULL,
0xE7C964B6EAE5D8FBULL,0xEAD90065ED81D766ULL,0xEA252834E9D814B2ULL,0xEBB36257EAB276A4ULL,0xE6EF02C4EEA94CDAULL,0xEB800000E88A157CULL,0xEF29C2B3EDDBC37EULL,0xED01618CE73C1647ULL,
0xE5E13E7CE9F1C5DDULL,0xE82350CEE7AFB38BULL,0xE856B325E83D01FAULL,0xEA3ED960EC26FF9AULL,0xEB2613E7EC0075D9ULL,0xE849DA90E8706451ULL,0xEE42882CE9311517ULL,0xED34C3E3EF69FDA0ULL,
0xEE0F25D5EC673A87ULL,0xE78929C9E87D3CE7ULL,0xEB3FC513EB73276AULL,0xEEA94CDAE8099FA3ULL,0xEDF574A9EBD9EC18ULL,0xE8E40195EB59763EULL,0xEC0D4E6FE9A4B25BULL,0xE9E4ED48EBF39D43ULL,
0xEABF4F39E722651BULL,0xE8D728FFE8D728FFULL,0xE91763ECE5E13E7CULL,0xEBF39D43ED5B4DA4ULL,0xEA3ED960E9715004ULL,0xE9311517EEE987C7ULL,0xE8D728FFE94AC643ULL,0xE8638BBBE8302964ULL,
0xE0554CC3E1E84B20ULL,0xE397146AE2655C46ULL,0xE327E8BAE27341BCULL,0xE93C4C59E545DDB4ULL,0xE6E6C188E5C2EEDAULL,0xE0C47872E00FD175ULL,0xE6A1463AE459A0DEULL,0xE3A4F9E0E1DA65AAULL,
0xE28F0CA8E5B50964ULL,0xE4756BCAE133A422ULL,0xE406401AE2AAD794ULL,0xE4835140E3A4F9E0ULL,0xE0C47872E3F85AA4ULL,0xE2B8BD0AE4E4977AULL,0xE6F4A6FEE1418998ULL,0xE1CC8034E3A4F9E0ULL,
0xE2C6A280E36D6408ULL,0xE49136B6E4220B06ULL,0xE204160CE35F7E92ULL,0xE0E0435EE14F6F0EULL,0xE1418998DF5B2A77ULL,0xE21FE0F8E4220B06ULL,0xE0FC0E4AE4AD01A2ULL,0xE211FB82E49136B6ULL,
0xE29CF21EE3B2DF56ULL,0xE920816DE133A422ULL,0xE2655C46E3892EF4ULL,0xE43DD5F2E16B39FAULL,0xEAB37FCBE2C6A280ULL,0xE6164F9EE3A4F9E0ULL,0xE545DDB4E1BE9ABEULL,0xE5C2EEDAE49F1C2CULL,
0xE2812732E1DA65AAULL,0xE2F052E2E16B39FAULL,0xE4756BCAE28F0CA8ULL,0xE35F7E92E397146AULL,0xE16B39FAE4835140ULL,0xE125BEACE30C1DCEULL,0xE0FC0E4AEA44541BULL,0xE2FE3858E01DB6EBULL,
0xDFA0A5C5E1DA65AAULL,0xE2C6A280E35F7E92ULL,0xE5EC9F3CDFD83B9DULL,0xE2812732E30C1DCEULL,0xE0FC0E4AE3B2DF56ULL,0xE125BEACE3F85AA4ULL,0xE42FF07CE117D936ULL,0xE3B2DF56E36D6408ULL,
0xE07117AFE211FB82ULL,0xE99D9293E2D487F6ULL,0xE4142590E49136B6ULL,0xE133A422DFCA5627ULL,0xE30C1DCEE49136B6ULL,0xE16B39FAEA601F07ULL,0xE58B5902E0EE28D4ULL,0xE0FC0E4AE211FB82ULL,
0xE4C8CC8EE50E47DCULL,0xE001EBFFE3F85AA4ULL,0xE3C0C4CCE133A422ULL,0xE0D25DE8E351991CULL,0xDF84DAD9E44BBB68ULL,0xE2AAD794E351991CULL,0xE4C8CC8EE4F27CF0ULL,0xE49136B6EACF4AB7ULL,
0x01B5DFD100DFDDF5ULL,0x0276CEE802208006ULL,0xFF63095A01C57D87ULL,0x008B11F3FFB15E65ULL,0x01E3F78400425CF1ULL,0xFDB7711C0070CA9DULL,0x030C159A004CF112ULL,0x01C3393701C694F0ULL,
0xFF6E496D0282BAEDULL,0x011D126901E5BAE0ULL,0x0196236E011F56B9ULL,0x0134D4F401F04EFEULL,0xFF26D6D10276CEE8ULL,0x030E84E700F5F2A3ULL,0x0107BF2B01A71909ULL,0xFF75ACD0016B9270ULL,
0x0060157E012B2D3FULL,0x020EF3F701D4DAC3ULL,0x02C92B9D0090F277ULL,0x009A84AC02224361ULL,0x01DE0180008E582DULL,0xFF210BCB01B197AAULL,0xFF04D61E00215E2AULL,0x0158C3FE02587FE9ULL,
0x0122DD7001C3E529ULL,0x01D46F4C01AD0F0AULL,0x0063F22C0232778BULL,0x00911D7301661D64ULL,0x0140C0F801D96364ULL,0x0038CABB0184C25DULL,0x01C1CBD501AD6503ULL,0x016F19260112D441ULL,
0x01987D3C01D69E1FULL,0x0075533D00C08D0AULL,0x01E01AD601BFB282ULL,0x022EF0D5021CF94FULL,0x0297E32F007E0E85ULL,0x012AECC501BC00CFULL,0x00F5B22901AD9000ULL,0x010524E200F1AA7DULL,
0x028C37A501428453ULL,0x024C7E65010DE02AULL,0x0071A18B01C05E72ULL,0x01021F2201D7F600ULL,0x01FD526C0201DB0CULL,0x01004649FFEB621DULL,0x01B5DFD10276CEE8ULL,0x01CC09FE01458A13ULL,
0x01DE018000408418ULL,0x0077D808001E98E4ULL,0x019308300055C1D8ULL,0x0170B18401561436ULL,0x00ED21DD00DA286DULL,0xFF2ADE7CFFF040B6ULL,0x004D069001E3A18AULL,0x001CAA8D01CE2351ULL,
0x01B1C2A701F9CBB8ULL,0x018B64520043F54FULL,0x01BBAAD600FE4274ULL,0x01DC942001713279ULL,0xFF0E9351003DE9CFULL,0x012A15D7015FBBEAULL,0x02392EFE0239DAF0ULL,0x00E18BD1003B7A82ULL,
0x0250B91C01577DA2ULL,0x01D08BE5FE8753F7ULL,0x010C024B028C616FULL,0x019E1128006C2F0CULL,0x01F2408E010742FDULL,0x01B15F6500ECFE4EULL,0x00A484A9006E6631ULL,0x0318BDEF00B155FBULL,
0x000D3CF601EEC554ULL,0x009460A001D17EF4ULL,0x03051EAC00E8E10BULL,0x004425FB015BEBEAULL,0x0229CB9D02CA1863ULL,0x00E472C202642FDBULL,0x00CA569500DACBA4ULL,0x00D685DD00C47BB5ULL,
0xFF89E58B02220A9EULL,0x0213CCB3013EA58AULL,0x01AB5C0201101F8FULL,0x00E472C201185A16ULL,0x0269913501CAB104ULL,0x00CE22D4014A5B4AULL,0x024B06BF026D5D71ULL,0x0125A4F0010B6041ULL,
0x00A3409400CDA94CULL,0x03C799A502552765ULL,0x005A4D6702F54BA9ULL,0x0202DE1E00906BDFULL,0x024D156001A205E9ULL,0x012646FA02014904ULL,0xFFDA48B2027D3074ULL,0x009200F900BD8543ULL,
0x000CC36F03745D4DULL,0x0102AC3201A3217BULL,0x0176D2A4035581D4ULL,0x01F14D7D0120BD1FULL,0x019CCD130098F76BULL,0x012D65EF01AB0AFCULL,0x017C85010248CF99ULL,0x02A97F4B01AD4222ULL,
0x01E6624B028426E8ULL,0x01ED813F0076F1BDULL,0x02364BEA01D87566ULL,0x0084651A01911753ULL,0x0219A79501789041ULL,0x017F5E3000EAEFACULL,0x02979DA800BAFD1AULL,0x010325BA0208B8FEULL,
0x02A0F3C000D9878FULL,0x00A45C260187E9BDULL,0x0203D12D01B25274ULL,0x0066A5310286AF11ULL,0x0165420400FD9BDFULL,0x0186CE2A01E56F3CULL,0x01619E48022585D8ULL,0x00F25FA600D1758AULL,
0x01BA3BF601566210ULL,0x02F0B4DD01B01B50ULL,0x014759990167F2B0ULL,0x01CD392E0206D2DFULL,0x01F3D5A80129C233ULL,0x0110EA1C01F477B2ULL,0x02BC02FD02380987ULL,0x01871F30011A68B7ULL,
0x01BC32C701897D83ULL,0x01170F81FF2937BFULL,0x00911C4800DF4DDBULL,0xFF8DBC86006F57ADULL,0x0144F1D50070E9C0ULL,0x032655B5008AD3FCULL,0x0123BCD30100F5BEULL,0x01B2702C00DAEDCBULL,
0xFFF8337100B217D9ULL,0x01C32767002ED5E5ULL,0x008A7DD3021711ACULL,0x01A19C3B01B77C8FULL,0x018500BB01D87822ULL,0x00B0A27F01A22BD4ULL,0x01CD96530065B1CAULL,0x0175BEDD009F5BACULL,
0xFEA27B7C00FBE95CULL,0x00A78C34012E9EA0ULL,0x0178FFBC016AC057ULL,0x0164052A003DDE53ULL,0x00F37F630127C6BAULL,0x00A05E26FF93753AULL,0x03491CC701522EBFULL,0x0239829801F4BD79ULL,
0x0066EDB500FA011FULL,0x00C159B8017B3E1FULL,0x0175F84D00AB0684ULL,0x0159B2F500696589ULL,0x01F126710203364DULL,0x004A357C00FE4478ULL,0x00B9F23901070499ULL,0x008D688900945D26ULL,
0x01AFF85801439931ULL,0x00EC6E0D00957C59ULL,0xFFA585160112E8E1ULL,0x02897FAE00969B8BULL,0x00858E2901705C52ULL,0x01573B2100CFB5D4ULL,0x02026D4400F6C041ULL,0x01694AFD01579149ULL,
0x00C0E6D7007A1CC3ULL,0x0041E83B00E98357ULL,0x009A88BB008E6B03ULL,0x012ACE2800C8A47EULL,0x0090A96701AA7916ULL,0x013E7017014E7B00ULL,0x017108A4031F7DD1ULL,0xFF46D5BAFFA819A3ULL,
0x0197D9A00119FA37ULL,0x012485DB00736195ULL,0x004FB4BF01B84598ULL,0x015D836D0219A63BULL,0x00A4BE37FFF40CD1ULL,0x004FB4BF008FFD16ULL,0x0200A1BF0038D1F1ULL,0x00687FC800798D29ULL,
0x01680F1200C03A85ULL,0x00EBDE7401D24C8BULL,0xFFBA0CC7006E1BC3ULL,0x00788AB000925833ULL,0x029A8D1101978378ULL,0xFFC395F100C37B64ULL,0x01959B3B00DEBE42ULL,0x02386365021499D6ULL,
0xF6BAF256F631F6E4ULL,0xF6BAF256F8EE1880ULL,0xF8651D0EF6F7D3DEULL,0xF809CAC2F79007B2ULL,0xF6ABB9F4FC23FD2DULL,0xF734B566F9F0D703ULL,0xF5C76C36FA4C294FULL,0xF67E10CEF41D417DULL,
0xF8838DD2F8190324ULL,0xF79F4014F6CA2AB8ULL,0xF68D4930F6E89B7CULL,0xF7CCE93AF780CF50ULL,0xF967DB91F3FED0B9ULL,0xF7070C40FB213EABULL,0xF2918789F2AFF84DULL,0xF1705843F8745570ULL,
0xF44AEAA3F8A1FE96ULL,0xF79007B2F83773E8ULL,0xF5A8FB72F5F5155CULL,0xF4D3E616F6CA2AB8ULL,0xF631F6E4F8CFA7BCULL,0xF753262AF67E10CEULL,0xF65067A8F510C79EULL,0xF8838DD2F9B3F57BULL,
0xF7FA9260F9D2663FULL,0xF5F5155CF5B833D4ULL,0xF5018F3CF780CF50ULL,0xF631F6E4F5A8FB72ULL,0xF8651D0EF6ABB9F4ULL,0xFC058C69F3FED0B9ULL,0xF8651D0EF79F4014ULL,0xF6044DBEF6F7D3DEULL,
0xF8283B86F7625E8CULL,0xF7DC219CF6CA2AB8ULL,0xF77196EEF510C79EULL,0xF3A37E6DF4695B67ULL,0xF967DB91F65FA00AULL,0xF7CCE93AFAC5EC5FULL,0xF6D9631AF83773E8ULL,0xF3E05FF5F3EF9857ULL,
0xF69C8192F3D12793ULL,0xF6E89B7CF57B524CULL,0xF7BDB0D8F631F6E4ULL,0xF79F4014F8283B86ULL,0xF753262AF4C4ADB4ULL,0xF7257D04F6412F46ULL,0xF54DA926F43BB241ULL,0xF68D4930F510C79EULL,
0xF5200000F510C79EULL,0xF3EF9857F54DA926ULL,0xF743EDC8F2FC1237ULL,0xF56C19EAF622BE82ULL,0xF2918789F9864C55ULL,0xF31A82FBF2BF30AFULL,0xF6138620F56C19EAULL,0xFC426DF1F8745570ULL,
0xF510C79EF846AC4AULL,0xED930760F65067A8ULL,0xF55CE188F6D9631AULL,0xF54DA926F7625E8CULL,0xF9864C55F4F256DAULL,0xF7625E8CF7AE7876ULL,0xF69C8192F69C8192ULL,0xF5E5DCFAF809CAC2ULL,
0xEF994474F1DB4954ULL,0xF81BF45FF805B91BULL,0xF48C7687F3F0D7ADULL,0xF6E4B6ABF4B8ED0EULL,0xF381AF5BF6FAF1EFULL,0xFB9536F3F2B999F9ULL,0xF1825C45F64917D1ULL,0xF41D4E34F24A71A7ULL,
0xF6CE7B67F4B8ED0EULL,0xF4763B43F88B1CB2ULL,0xF4763B43F5548BE8ULL,0xF40712F1F8486AE7ULL,0xF276E82EF4A2B1CBULL,0xF65F5315F7112D33ULL,0xF4CF2852F5C3B43BULL,0xFF676697F7276876ULL,
0xEF830930F64917D1ULL,0xF3AE25E2F79690C9ULL,0xF6066606F4B8ED0EULL,0xF4338978F8322FA3ULL,0xF08DD05CF73DA3BAULL,0xF6E4B6ABF7276876ULL,0xF5548BE8F6A204E0ULL,0xF76A1A41F3C46126ULL,
0xF3F0D7ADF449C4BCULL,0xF874E16EF3128708ULL,0xF0E6BD6BF3128708ULL,0xF753DEFEF06159D5ULL,0xF2B999F9F5AD78F7ULL,0xF5C3B43BF3F0D7ADULL,0xF449C4BCF6CE7B67ULL,0xF40712F1F4600000ULL,
0xEFDBF63FF41D4E34ULL,0xF5AD78F7F24A71A7ULL,0xF6066606F3F0D7ADULL,0xF36B7417F4B8ED0EULL,0xF449C4BCF1F18498ULL,0xF449C4BCF7ACCC0DULL,0xF2CFD53DF381AF5BULL,0xF04B1E91F4A2B1CBULL,
0xF2CFD53DF5AD78F7ULL,0xF2A35EB5EFAF7FB7ULL,0xF3128708F3AE25E2ULL,0xF73DA3BAEFDBF63FULL,0xF13FAA7AED2AC90CULL,0xF6066606F4B8ED0EULL,0xF1C50E10F1825C45ULL,0xF1DB4954F36B7417ULL,
0xF4338978F0779519ULL,0xF1F18498EF2A1C21ULL,0xF21DFB1FF3F0D7ADULL,0xF0E6BD6BF65F5315ULL,0xF5F02AC2F01EA80AULL,0xF6E4B6ABF511DA1DULL,0xF4CF2852F381AF5BULL,0xF5C3B43BF3128708ULL,
0xF6066606F397EA9EULL,0xF41D4E34F1F18498ULL,0xF397EA9EF4338978ULL,0xF76A1A41F0E6BD6BULL,0xF33EFD8FF511DA1DULL,0xF7805585F56AC72CULL,0xF5973DB4F9108048ULL,0xF2CFD53DEF994474ULL,
0xE24082A9E27A48AEULL,0xE1B0139AE6338C0BULL,0xE39B26CAE4F5CAECULL,0xE7378724E4655BDEULL,0xE7714D2AE78E302DULL,0xE9B30962ED15A3B7ULL,0xDF51745FEB81398FULL,0xE1E9D9A0E66D5211ULL,
0xE5F9C605EC11A89DULL,0xEEC6F0E1ED15A3B7ULL,0xE4823EE1EA26956DULL,0xE78E302DE8AF0E49ULL,0xE1CCF69DE40EB2D6ULL,0xEFCAEBFAE36160C5ULL,0xEB81398FE7546A27ULL,0xE7AB1330E2EDD4B9ULL,
0xE0E5DE87E4F5CAECULL,0xDF34915DE6338C0BULL,0xE24082A9DF8B3A65ULL,0xE9ECCF68E4655BDEULL,0xDB5E6AFDDCD5F221ULL,0xE3279ABFE1CCF69DULL,0xE54C73F4E40EB2D6ULL,0xE0556F79E3D4ECD0ULL,
0xE44878DBE7C7F632ULL,0xE24082A9E1CCF69DULL,0xE7E4D935DF6E5762ULL,0xDEDDE854DF51745FULL,0xE3B809CDE3B809CDULL,0xDEC10551E7378724ULL,0xE5A31CFDE6506F0EULL,0xDDA02735E0388C76ULL,
0xD95674CADEFACB57ULL,0xE616A908EFAE08F7ULL,0xE8AF0E49E1E9D9A0ULL,0xD76B619AE512ADEFULL,0xEC2E8BA0E52F90F2ULL,0xDB7B4E00DCF2D524ULL,0xE83B823EDFC5006BULL,0xDF51745FE4655BDEULL,
0xD7DEEDA6DE873F4CULL,0xDE873F4CDE309643ULL,0xE0388C76E1596A92ULL,0xE39B26CAE102C18AULL,0xE2972BB1E9229A54ULL,0xDFC5006BDACDFBEFULL,0xDAEADEF2DD497E2DULL,0xF108AD19DAEADEF2ULL,
0xE30AB7BCE0AC1881ULL,0xDE873F4CE2EDD4B9ULL,0xE0556F79E25D65ABULL,0xE8922B46E1764D95ULL,0xE072527CEA09B26BULL,0xE7E4D935DFFEC670ULL,0xE68A3513DD666130ULL,0xE93F7D57D88C3FB7ULL,
0xE2239FA6DE4D7946ULL,0xDE309643DF17AE5AULL,0xE0388C76E68A3513ULL,0xE11FA48CDD497E2DULL,0xDF51745FECA217ABULL,0xD95674CADEFACB57ULL,0xD7C20AA3E512ADEFULL,0xE24082A9E83B823EULL,
0x01FF7AB5020215EAULL,0x0243917001CC935DULL,0x02F8223A0173F665ULL,0x02B8C4D000001498ULL,0x02CA9AFF01E82F91ULL,0xFFAB607002A179ABULL,0x01F5C98B03358B3EULL,0x068D9F3AFE0225C9ULL,
0x01BE3DBD00D7D4A7ULL,0x035E1A9F00FA5D1EULL,0x0319B07EFE33E93CULL,0x01CE87C40320F027ULL,0x01BCDB4903671024ULL,0x030085CB04D3F0D2ULL,0x0209022D0154863DULL,0x046EB41701C96635ULL,
0x028630DE045B3CE6ULL,0x02E8A8B303962388ULL,0x00A0728C0274993CULL,0x032C18A0006FFCB4ULL,0xFF9F28EA02C53AE2ULL,0x046AE022016E42E3ULL,0x01BE912301987344ULL,0x0000149801E897D1ULL,
0x02586B1402A90CBAULL,0x01CBC2DC02B34FDAULL,0x0106FCE4027DB872ULL,0x02848FDC00E7CB48ULL,0x0400D53B032F073CULL,0x04881D550117709FULL,0x04A9AB97041B4D87ULL,0x044EC6D40101B1A1ULL,
0x0258A9A001153DABULL,0x01F2C61601512F61ULL,0x0304065A02415E7CULL,0xFF561A5202807D5AULL,0x08DBB292017DE61EULL,0x02E0452302466B31ULL,0x00F759A9FF09C9BAULL,0x01FBBB9B037F6A56ULL,
0x0081D2E4FE7D89C6ULL,0x0140FA3300FB95DFULL,0x0121B3BE00656630ULL,0xFFF57E13FF735788ULL,0x028F64EE030927EAULL,0x0204876C01BD19D6ULL,0x0166C4ACFFF09B11ULL,0x03EA1C0903AABE9FULL,
0xFDD04D7B02BB364FULL,0x02D53184033EFDDCULL,0x004B2C6F03B01EBBULL,0x01D7922300C02142ULL,0x0567AF0300C901ECULL,0x046A630901F18D56ULL,0xFE66D09403CC4CE1ULL,0x014948EA00596D36ULL,
0x01DF63C0027FEB67ULL,0x021F67F80448D4C3ULL,0x01C6390DFFDF9562ULL,0x02EFBEAA02FC7349ULL,0x01DDC2BF015F319BULL,0x015E9FA8039CA78AULL,0xFFECDBF5011D4DD5ULL,0xFE64208302F3BC52ULL,
0x01179BEB031D8D49ULL,0x06AA2554026D8883ULL,0x0011D67501E60CFBULL,0x0456795702F73059ULL,0x03B0112403FDF690ULL,0x0195254802BA1799ULL,0x0462423803A75FEBULL,0x0454E2CE054759B5ULL,
0x043334110617B6E0ULL,0x066B760D02B4D39FULL,0x02E7BA04042C99C0ULL,0x05436C1204A534B7ULL,0x0612F34A03318705ULL,0x04DC08BF04812EE2ULL,0x04FE781001AE22CDULL,0x029712820359E579ULL,
0x03AAF7F502C50A85ULL,0x02BD6F740391E50DULL,0x04EE00F70236F4ADULL,0x0202E2BB0176B900ULL,0x0603522A032FF07EULL,0x01B9961B0267D98FULL,0x00F96FD303DC47D4ULL,0x0210D7ED0265AD41ULL,
0x039567B3051E9043ULL,0x02C5A04B03ED29E4ULL,0x043CA5DA033F3C08ULL,0x04131BDC05CE14ACULL,0x067039A402FADDCBULL,0x038F22F70204E43EULL,0x0273CD3D02A29B36ULL,0x03EB935E00B813DBULL,
0x0577E9010165AC23ULL,0x0137492602A2C601ULL,0x0588601404B8C379ULL,0x03A4B33D03A4B33DULL,0x01DA597C05139D56ULL,0x055A27E103406794ULL,0x035723630352CAC7ULL,0x066F63B0021142E9ULL,
0x05771307045B9283ULL,0x026D8883045220BBULL,0x0458657305C4A2DDULL,0x02EE9486039753CFULL,0x020C29BA03BCF031ULL,0x061A0DF904245381ULL,0x034DB19B0472A3EAULL,0x030B2A1502DCF1E3ULL,
0x04EA28BF01EC91E5ULL,0x023F3AEB01CD0F76ULL,0x0349036902F3D87EULL,0x0477BD1903AB4D8EULL,0x039753CF0229D572ULL,0x03D72EA502A1C53FULL,0x0179E610025188B9ULL,0x03D72EA5029B8085ULL,
0x0311D9CC052353E0ULL,0x020967A6015DD0E1ULL,0x03FE618D02C7619FULL,0x02CF1217021EF7EAULL,0x036341DD023D7997ULL,0x01D42A2702E8E591ULL,0x02D9C4D3009F6BEDULL,0x04D03FDD0729DB00ULL,
0x02B328260188C656ULL,0x04C1D2810219B5A4ULL,0x0371C35B022F9EB8ULL,0x032256720229D8A7ULL,0x0180690803A36E87ULL,0x0180C7C802DC9BECULL,0x01F15E1D033040F6ULL,0x01D5FAC3034C1604ULL,
0x02AE328704773551ULL,0x05E2491202C4C627ULL,0x0217C8F400B35EA8ULL,0x062DB6B80335CE30ULL,0x02E0D40D048E3AA3ULL,0x039F108001B4AB72ULL,0x018FCE8C01B2E4A8ULL,0x03C1A1F900FCCCA8ULL,
0x032EB30501583767ULL,0xFFFDF13300985A0FULL,0x0474C3FB02F57AFBULL,0x008E5BDC017C69C1ULL,0x02F6AA2E02AA6C19ULL,0x00980E420284ABCEULL,0x004B716E0401966AULL,0x02170B7501C57901ULL,
0x03DF76A70434CF87ULL,0x024B73C50413DEF8ULL,0x0416AF0D03867D3EULL,0x036FD6A9053E9F87ULL,0x06FB7E98FEC68841ULL,0x02BA7C29010529F6ULL,0x0130777902FE95C9ULL,0x038A0AD100D17F24ULL,
0x0344E7E703A0B166ULL,0x011231160042DB46ULL,0x04438A8100F92C20ULL,0x00EF66C701CCA71EULL,0x02B9E49103573075ULL,0x01598C7F03EA3257ULL,0x0163FC6300B5BD0BULL,0x02722A6802C00961ULL,
0x03801F9403CA5E03ULL,0x028472F50376F1D4ULL,0x0340E89E03A5CCEBULL,0x014C855E00F236DDULL,0x01CBC3B800AF397BULL,0x06B8BA0E01AC3B31ULL,0x039197AF017DD1CCULL,0x02B54DB103763456ULL,
0x0354D21100E29880ULL,0x00C065C900CB0E87ULL,0x02D70EB302151EC5ULL,0x040D228D02C8FE48ULL,0x02A8339D01AB7DB2ULL,0x0172CA4F04CE8DD4ULL,0x00CD470402487DC9ULL,0x02EE4CE102C9BBC6ULL,
0x02D019710439FE01ULL,0x0443E942001497C8ULL,0x036B06F000D8D327ULL,0x0058B168022CA8BDULL,0x0302950F02F0AB42ULL,0x043470CA015CE13AULL,0x00B1D0B7FFE583D6ULL,0x03199A6404817F4FULL,
0xF7D9C6EEF8700000ULL,0xFA1FE412F5CBFF31ULL,0xF7438DDDF9063911ULL,0xF7691C21F8BB1C88ULL,0xF8CDE3ABF84A71BBULL,0xF9190033F9C20067ULL,0xF8CDE3ABF5CBFF31ULL,0xF69A8DA9F71DFF98ULL,
0xF8958E44F6D2E310ULL,0xFA457256F989AB00ULL,0xF8F371EFF4B25430ULL,0xF6C01BEDF49F8D0EULL,0xF85D38DDF5488D42ULL,0xF7438DDDF5B9380FULL,0xF7FF5533F9190033ULL,0xF5DEC653F71DFF98ULL,
0xFA0D1CF0F2211A84ULL,0xF8F371EFFA6B009AULL,0xF8CDE3ABFA6B009AULL,0xF882C722F8CDE3ABULL,0xF7438DDDF8E0AACDULL,0xF9063911F92BC755ULL,0xF8958E44F42EE241ULL,0xF77BE343F51037DBULL,
0xF8958E44F7B438AAULL,0xF7FF5533F9C20067ULL,0xF824E377F64F7120ULL,0xF9641CBCF78EAA65ULL,0xF2A48C73F7691C21ULL,0xFA908EDFF75654FFULL,0xF8E0AACDF7D9C6EEULL,0xF8F371EFF730C6BBULL,
0xF687C687F8958E44ULL,0xF6AD54CBF75654FFULL,0xF55B5464F7C6FFCCULL,0xF9190033F976E3DEULL,0xF4547086F69A8DA9ULL,0xF976E3DEF9AF3945ULL,0xF9D4C789F8E0AACDULL,0xF7FF5533F3AB7052ULL,
0xF7691C21F327FE63ULL,0xF8BB1C88F8121C55ULL,0xF3AB7052F951559AULL,0xF7691C21F7B438AAULL,0xF951559AF8CDE3ABULL,0xF6D2E310F9063911ULL,0xF7FF5533F7EC8E10ULL,0xF7C6FFCCF7A17188ULL,
0xF7B438AAF824E377ULL,0xF9063911F41C1B1FULL,0xF7438DDDF4B25430ULL,0xF71DFF98FA32AB34ULL,0xEF1F360BF9190033ULL,0xF92BC755F8121C55ULL,0xF6F87154F7A17188ULL,0xFAA35601F5CBFF31ULL,
0xF837AA99F9D4C789ULL,0xF8700000F48CC5ECULL,0xFA583978F5CBFF31ULL,0xF9190033F8E0AACDULL,0xF8700000F99C7223ULL,0xF6C01BEDF8121C55ULL,0xF7D9C6EEF730C6BBULL,0xF8F371EFF70B3876ULL,
0xF1C3B9EFEEB00AFCULL,0xF01E6843F2D67FE5ULL,0xF9906982F621233DULL,0xEE2FD0BCF78F8085ULL,0xEEB00AFCFCB669EDULL,0xF78F8085F3C4A2EDULL,0xF0FA39D5F3B25176ULL,0xF1437FB0F1B16879ULL,
0xF3FB9752EE66C521ULL,0xF10C8B4CF4FC0BD0ULL,0xF09EA283F268971CULL,0xEFC2D0F1EE0B2DCFULL,0xEE2FD0BCF155D127ULL,0xFA90DE01EF9E2E04ULL,0xF17A7414F030B9BAULL,0xF4203A3FF7C674E9ULL,
0xFBC846E5F4E9BA5AULL,0xF3FB9752F01E6843ULL,0xEEC25C73F155D127ULL,0xF1312E39EFB07F7BULL,0xF243F42FF1C3B9EFULL,0xF01E6843F09EA283ULL,0xEE66C521EC1C9648ULL,0xF18CC58BF155D127ULL,
0xF17A7414EFD52268ULL,0xEC413935EF9E2E04ULL,0xFBA3A3F7F168229DULL,0xF0D596E7F1E85CDDULL,0xEF6739A0EDAF967DULL,0xED9D4506F31FC5C0ULL,0xF2FB22D3FB915280ULL,0xF70F4645ED1D0AC7ULL,
0xF1D60B66EF4296B2ULL,0xF18CC58BEF6739A0ULL,0xEFE773DFF18CC58BULL,0xF09EA283F08C510CULL,0xF1D60B66F17A7414ULL,0xEF8BDC8DF47BD191ULL,0xF1C3B9EFF4FC0BD0ULL,0xEEC25C73F38DAE89ULL,
0xF25645A6F079FF95ULL,0xEFF9C556F0D596E7ULL,0xF08C510CF1E85CDDULL,0xF18CC58BF0FA39D5ULL,0xF17A7414ED78A219ULL,0xEF4296B2EDC1E7F4ULL,0xF09EA283F4E9BA5AULL,0xF48E2308F155D127ULL,
0xEEF950D7F57C4610ULL,0xF30D7449EDD4396AULL,0xEF6739A0EE791697ULL,0xF18CC58BF21F5141ULL,0xF520AEBEF57C4610ULL,0xF2E8D15CF1B16879ULL,0xF569F499EEC25C73ULL,0xF11EDCC2F231A2B8ULL,
0xF3FB9752F1437FB0ULL,0xF3B25176EFF9C556ULL,0xF29F8B81F34468AEULL,0xF0FA39D5F621233DULL,0xF1D60B66F2B1DCF7ULL,0xEEB00AFCEDE68AE1ULL,0xF3321737F0555CA8ULL,0xF2FB22D3F0B0F3FAULL,
0xFF768DAC008B74C9ULL,0x00B0802C0077E8FEULL,0x006AE1210042F316ULL,0x01777F9600738918ULL,0x01CAFCF2010698B5ULL,0xFFED81590087D383ULL,0x02BF97E100617A8AULL,0x013834D102632B13ULL,
0x0033AF5C01A6DFD7ULL,0x0043526600E01013ULL,0xFFAAAD2100FFFCF3ULL,0x01105E9AFF7C3B28ULL,0x00C4CA9700912245ULL,0x01C9DF0400CF3749ULL,0x02B8CC780035EB39ULL,0x00CE018500622155ULL,
0xFFC93495002A30F2ULL,0x007EE40FFE3AD672ULL,0xFFC9643D000A4414ULL,0x0044FF4BFFF83586ULL,0x0229A59E00BDE758ULL,0xFEDE8F33003738CFULL,0xFFF6B848001DFF87ULL,0xFFC8ED1A008F8D34ULL,
0x009316A702D3E24DULL,0x00F919B4017A3296ULL,0x007311F403D13D09ULL,0x0005CC5AFF4E4052ULL,0x00C77D9700D64A2DULL,0x0039A453FFF199C3ULL,0x00AE4450029E2DC5ULL,0xFEB3BE82FF3FBB37ULL,
0x026A55CBFFC33F9EULL,0xFFEAFE01018086DDULL,0x017914A80102804AULL,0x01A5034900DC2752ULL,0x0078D7440156D418ULL,0xFF4CDAE9FF60F5ACULL,0xFF05477B01F33276ULL,0x0189ED74FFBDA9F6ULL,
0x01C7EAA2006FCFFDULL,0x009B477B00AB49D4ULL,0x011759AC02252DE5ULL,0x0154983D0026482FULL,0x006757AD00A5CC00ULL,0x02B336CE010C4630ULL,0x013E11F400844A10ULL,0x001068B3FF8C3D81ULL,
0x00145175007565A5ULL,0xFEECFC7A00B92824ULL,0x0066990FFFCE82C2ULL,0x00AAEA840184B71BULL,0xFE6B54A200A8AEA7ULL,0xFF423E90FEF3983DULL,0x005AF69CFFE8AA50ULL,0x0138F370010C1689ULL,
0x0158B0A600FAF641ULL,0x00BA461200772A5FULL,0x008EFE3C00E4CF49ULL,0xFFAE06EC01E123E9ULL,0x00096DA1013952BFULL,0x00D084DE00C43BA0ULL,0x0057E44CFFE99897ULL,0x0135F8F5FF66737FULL,
0xF0C3D14FF78BEB26ULL,0xF6CB04B9F58F5D1DULL,0xF6B97B69F6B97B69ULL,0xFA264CFCF3068496ULL,0xF78BEB26F77A61D6ULL,0xFA6C723BF5D5825CULL,0xF6DC8E08F5E70BACULL,0xF5149BEFF57DD3CDULL,
0xF7343C97F988792FULL,0xF5D5825CF5D5825CULL,0xF84CD193F7F52304ULL,0xF673562AF56C4A7EULL,0xF503129FF55AC12EULL,0xFCC0AED3F650438AULL,0xF56C4A7EF4BCED60ULL,0xF6FFA0A8F94253F0ULL,
0xF745C5E7F7343C97ULL,0xF5A0E66DF7E399B5ULL,0xF806AC54F38145C5ULL,0xF40D9043F5D5825CULL,0xF476C821F62D30EBULL,0xF60A1E4BF4885171ULL,0xF77A61D6F722B347ULL,0xF2572779FAC420CAULL,
0xF8816D82F5E70BACULL,0xF91F4150F4BCED60ULL,0xFB2D58A9F6DC8E08ULL,0xF79D7476F2572779ULL,0xF7F52304F60A1E4BULL,0xF7574F37F5B26FBDULL,0xF5F894FCF63EBA3BULL,0xFD819540F6EE1758ULL,
0xF5B26FBDF768D886ULL,0xF58F5D1DF430A2E2ULL,0xF650438AF0491020ULL,0xF23414D9F4AB6410ULL,0xF56C4A7EF0F86D3EULL,0xF5D5825CF7F52304ULL,0xF650438AF3A45864ULL,0xF5149BEFF2459E29ULL,
0xF60A1E4BF99A027EULL,0xF5D5825CF768D886ULL,0xF4653ED1F673562AULL,0xF36FBC75F722B347ULL,0xF5C3F90CF69668C9ULL,0xF83B4843F63EBA3BULL,0xF83B4843F0C3D14FULL,0xF5149BEFF03786D1ULL,
0xF9AB8BCEF7343C97ULL,0xF1DC664BF4F1894FULL,0xF69668C9F650438AULL,0xF722B347F453B582ULL,0xF2AED608F0147431ULL,0xF7D21065F3B5E1B4ULL,0xF109F68EF5C3F90CULL,0xF5D5825CF684DF7AULL,
0xEC2CE16FF61BA79BULL,0xF07DAC10F3B5E1B4ULL,0xF4885171F03786D1ULL,0xF36FBC75F7343C97ULL,0xF55AC12EF4BCED60ULL,0xF7574F37F60A1E4BULL,0xF1CADCFBF503129FULL,0xF38145C5F9F1B10DULL,
0xF8AB0D82F71F2F2EULL,0xF8FFE1B9F7904A22ULL,0xF839F28FF7904A22ULL,0xF53E7CA3F5CBDE54ULL,0xF6AE143BF6594004ULL,0xFAA806CAF6E6A1B4ULL,0xF1B5A508F91C2876ULL,0xF839F28FF2B421ACULL,
0xF2D06868F970FCACULL,0xF8AB0D82F6E6A1B4ULL,0xF7AC90DEF8C7543FULL,0xF1D1EBC5F3EB2BC9ULL,0xF620B28AF07E9AEAULL,0xFC179E61F9C5D0E3ULL,0xF88EC6C5F0D36F21ULL,0xF45C46BCFBDF10E7ULL,
0xF8016515F63CF947ULL,0xF757BCA8F5E82511ULL,0xF620B28AF71F2F2EULL,0xF3965792F3253C9FULL,0xF37A10D6024717B2ULL,0xF1448A14F71F2F2EULL,0xF7904A22F5E82511ULL,0xEE655AE6FB35687AULL,
0xF8728009F27B9432ULL,0xF505EF2AF2ECAF25ULL,0xF4CD61B0F3965792ULL,0xF88EC6C5F27B9432ULL,0xF620B28AF35DCA19ULL,0xF5CBDE54F702E871ULL,0xF2ECAF25F4077286ULL,0xF9C5D0E3F4788D79ULL,
0xF297DAEFFBA6836EULL,0xF7AC90DEEE491429ULL,0xF59350DAF73B75EBULL,0xF062542DF71F2F2EULL,0xF52235E7F1D1EBC5ULL,0xF3EB2BC9F9FE5E5DULL,0xF88EC6C5FBC2CA2AULL,0xF8C7543FF505EF2AULL,
0xF4B11AF3F55AC360ULL,0xF3965792F5E82511ULL,0xF25F4D75F20A793EULL,0xF308F5E2F505EF2AULL,0xF63CF947F8E39AFCULL,0xF8016515F4400000ULL,0xF5CBDE54F423B943ULL,0xF8AB0D82F67586C1ULL,
0xFA6F7950EDD7F935ULL,0xF620B28AF4B11AF3ULL,0xF6AE143BF5E82511ULL,0xEF2B4A10F1EE3281ULL,0xF3B29E4FF6CA5AF8ULL,0xF8C7543FF839F28FULL,0xF81DABD2F7740365ULL,0xF4CD61B0F5CBDE54ULL,
0xEED675D9F88EC6C5ULL,0xF7E51E58F7AC90DEULL,0xF8E39AFCF4E9A86DULL,0xF5770A1DF59350DAULL,0xF52235E7F2B421ACULL,0xF7740365F954B5EFULL,0xF691CD7EF91C2876ULL,0xF7E51E58F5CBDE54ULL,
0x0253B32001BB9D7CULL,0x0246FCE102139153ULL,0x026832F400FCB536ULL,0x0282C49E024FB103ULL,0x01EC496C029E40D1ULL,0x02918A920314707AULL,0x01AB950802020BBFULL,0x023BE11501D107DBULL,
0x02582A810229AB9AULL,0x02A1EAF901F1E5FAULL,0x0267486B0269002EULL,0x027C5AD60313FB35ULL,0x02FA716802B19B7AULL,0x0208B02902AF6E71ULL,0x02ACE97401B29166ULL,0x0305AA86021700D9ULL,
0x01EAE99C02240F0BULL,0x0266988301E931D9ULL,0x01E427E1028B9610ULL,0x01F79FDA025672BEULL,0x0108639901F78289ULL,0x025B42140236B9CCULL,0x01A808310272D97CULL,0x02194B33021BD02FULL,
0x01F9579E01981D0FULL,0x0235020902754127ULL,0x01E40A900226EBFBULL,0x01D7C99701F39DBEULL,0x0271EEF20206F866ULL,0x02085835020FE72AULL,0x0204E8AF02847C61ULL,0x01DE160D02478F78ULL,
0x02218CCD01CDACCCULL,0x033A321E026B0646ULL,0x019A2CFD020AE75CULL,0x019727FE0128F1C9ULL,0x02EB5A7001EB07FFULL,0x02409571037390F7ULL,0x012C779C016783E5ULL,0x01E279DA02985128ULL,
0x0216FB540214772BULL,0x021A812702ED5DC3ULL,0x01D360E4026653D8ULL,0x01F2EA5E021248E5ULL,0x023684CD029927E0ULL,0x0202593701C64B43ULL,0x0218D3B6026F62D2ULL,0x02F84520026F37E0ULL,
0x0219299902929D0FULL,0x021B57DF019FB624ULL,0x02403F8D023EE800ULL,0x0348745D0255E354ULL,0x0215CEB80193CD1DULL,0x025C43330216D062ULL,0x01CB7E8601B7DE13ULL,0x029A547C016EE56FULL,
0x0182DBC501D73C9BULL,0x01C0C21C01EC09A9ULL,0x01C26F8C0221B7BEULL,0x013484EB020BE906ULL,0x021B82D102A38E68ULL,0x01E528F50278F2A0ULL,0x018A3D4E02515BD7ULL,0x02028428023F68D5ULL,
0x01E05A0E0240EC4EULL,0x00E47BC201DB5171ULL,0x022E47AB0242F94BULL,0x026605D801FC2148ULL,0x02AD6D0A01FD3FA4ULL,0x01D796EB028A30C3ULL,0x022288E9023A65E1ULL,0x01752767016341ADULL,
0x01BA51E10201B912ULL,0x01A5708701B040A8ULL,0x01D52A7901575330ULL,0x01B9C2B301C3D3ECULL,0x0174688001D1107EULL,0x01F1E05501A77D85ULL,0x01EB59E901BA819BULL,0x021F2DD60213CE87ULL,
0x019C1E360150CCC4ULL,0x0164EF36011A2CF2ULL,0x01A2A4A201FAD332ULL,0x01B1BE7801A3638AULL,0x01CE14DF01E59265ULL,0x019B5F4E01AC5667ULL,0x0183825501DE4D11ULL,0x01B4E9D101AD4509ULL,
0x0238E812019A1139ULL,0x021162150174F7ADULL,0x011435B401D34D36ULL,0x01DAF1FD018C7533ULL,0x01A4227201F8074DULL,0x01B24DA502408CDAULL,0x01ECA7FE0231434AULL,0x016EA0FB019FD8BDULL,
0xF794AD7BF876A508ULL,0xF96206E4FB841D22ULL,0xF7B0EC6DF8E7A0CEULL,0xF834BCD4FA0B808EULL,0xF8A5B89AF8F10B1EULL,0xFB55098FFC8BBDF0ULL,0xFAC7CED8F9D302ABULL,0xF7BA56BEF932F352ULL,
0xF6384FD9FB4B9F3FULL,0xF86D3AB7FAAB8FE6ULL,0xF8187DE3F9C9985AULL,0xF916B460F945C7F3ULL,0xFA69A7B3F97E45D6ULL,0xF8800F58F7E00000ULL,0xF805A942F82B5284ULL,0xF8B88D3BF99A84C7ULL,
0xFAF6E26AF5F667A5ULL,0xF8479175F7BA56BEULL,0xF6548ECAF61C10E7ULL,0xF805A942FB38CA9EULL,0xF7C3C10EF8CB61DCULL,0xF78B432BF723B1B5ULL,0xF6C58A90F69676FEULL,0xF69676FEF7A7821DULL,
0xF69676FEF78B432BULL,0xF863D067F8DE367DULL,0xF70772C4F8187DE3ULL,0xF834BCD4F834BCD4ULL,0xFA43FE71F83E2725ULL,0xF9D302ABF88979A9ULL,0xF945C7F3FA1E552FULL,0xF723B1B5F794AD7BULL,
0xF97171D5F7452240ULL,0xF897040FF7266AD0ULL,0xF7C369B7F88CC6E9ULL,0xF729D487F7A4B247ULL,0xF7970B6AF7377B64ULL,0xF7E58ADEF8377408ULL,0xF7BC9648F852C1C1ULL,0xF89030A0F807AC05ULL,
0xF830A09AF7C369B7ULL,0xF86E0F79F7B92C91ULL,0xF7C6D36EF7CDA6DCULL,0xF7DEB76FF652D078ULL,0xF86AA5C2F822F9BDULL,0xF78CCE45F730A7F6ULL,0xF83ADDBFF7A14890ULL,0xF7B25923F7EFC803ULL,
0xF7155A3DF74F5F65ULL,0xF7606FF9F80B15BCULL,0xF6B933EDF7C6D36EULL,0xF71F9762F822F9BDULL,0xF67BC50DF77BBDB2ULL,0xF74F5F65F72D3E3EULL,0xF811E92AF6AB8D11ULL,0xF7A14890F897040FULL,
0xF7FD6EDFF7829120ULL,0xF84BEE53F7A81BFEULL,0xF75632D4F7377B64ULL,0xF8340A51F707B360ULL,0xF852C1C1F7D11093ULL,0xF77BBDB2F763D9B0ULL,0xF73E4ED2F7A14890ULL,0xF841B12DF711F086ULL,
0xF8C602ADFBBB53F3ULL,0xF7DB9A48F835C26FULL,0xF95642EBF8A1F29DULL,0xF9142579F7F9A7AAULL,0xF829BD14F7E19CF5ULL,0xF908201FFA9AD377ULL,0xF85FD52BF9F88B31ULL,0xFA1C9B40F817B50CULL,
0xF73F54AFF8B3FAA5ULL,0xF85FD52BF78774CEULL,0xF93E3836F853CFD1ULL,0xF7756CC7F7B1878BULL,0xF6B5171EF86BDA86ULL,0xF78D777CF7B78A38ULL,0xF7C38F93F7B78A38ULL,0xF7B1878BF7515CB7ULL,
0xF7A58231F823BA67ULL,0xF8EA12BCF7A58231ULL,0xF7C38F93F76F6A19ULL,0xF72D4CA7F805AD05ULL,0xF8A7F54BF7C99240ULL,0xF7817221F859D27EULL,0xF853CFD1F78774CEULL,0xF76F6A19F79F7F83ULL,
0xF83BC51CF6EB2F36ULL,0xF6F73490F950403EULL,0xF974504DF83BC51CULL,0xF853CFD1F7515CB7ULL,0xF877DFE1F7B78A38ULL,0xF805AD05F865D7D9ULL,0xF817B50CF75D6212ULL,0xF9021D71F805AD05ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x023461D602A09C88ULL,0x02DF2A100275AFC6ULL,0x0256AF7302D196FCULL,0x02F760DA024B4FE6ULL,0x02D4B55102F5E92AULL,0x02AF1A69027C7950ULL,0x023C741902A35CF0ULL,0x0251EA7A029ABDCCULL,
0x027A16D302BD3A5FULL,0x02B1DAD2028FEB20ULL,0x02CDEBC702B8177AULL,0x028A994502A06D92ULL,0x029CC25C02B612E9ULL,0x02CA6F87023C4523ULL,0x027EDBCD02B98F29ULL,0x02E7F82B02E0FFABULL,
0x018C94E70122DA9DULL,0x01A21E6800F58AC6ULL,0x01755DC7015414E8ULL,0x00ED26A8013F6237ULL,0x00F1111C015A83CCULL,0x0248432701144F35ULL,0x00FBF9AA013C4E92ULL,0x013A595801CB83CAULL,
0x011A2EE401275447ULL,0x012BCDF0011064C1ULL,0x01434CAC01502A74ULL,0x011839AA016EA748ULL,0x00C7641F012DC32BULL,0x0148558A00FEC5B4ULL,0x015EB5DB01255F0CULL,0x013AE88D012CA4C0ULL,
0xFAC9D99BFA04EAA8ULL,0xFAAB1445FB32788CULL,0xFA1D8886FA17610FULL,0xFA6D8999FAAE2800ULL,0xFB7F65E3F9F89BB9ULL,0xFAFE2913FA958A22ULL,0xFA927666FB013CCFULL,0xFC06CA29FAA1D911ULL,
0xFB076447FAC9D99BULL,0xFA676221FA7CEC44ULL,0xFA989DDEFBC62BC2ULL,0xFAD314CEFA3F6198ULL,0xFAC9D99BFB16C6F1ULL,0xF9C13884FAA1D911ULL,0xFA8313BBFADF63BDULL,0xF9C75FFCFA04EAA8ULL,
0xF63A75B4F62F611EULL,0xF4CCCE54F479B3ECULL,0xF59F557CF59F557CULL,0xF530879DF567EE8CULL,0xF613ADA6F71D9BBEULL,0xF82789D6F5A4DFC7ULL,0xF58EB69AF4AB9091ULL,0xF599CB31F5DC46B7ULL,
0xF484C883F6E634CEULL,0xF629D6D3F38064B6ULL,0xF7B331ABF54C3B14ULL,0xF7FB377DF6400000ULL,0xF4587629F656292CULL,0xF5E1D102F7A292CAULL,0xF613ADA6F64B1496ULL,0xF87519F2F4A07BFAULL,
0xF214770BF4004546ULL,0xF3B8E125F20C885CULL,0xF4F62C64F2838494ULL,0xF14E2803F709A407ULL,0xF603DF8CF50DF86FULL,0xF3698E55F0602F94ULL,0xF3F85698F2EAA36FULL,0xF41022A3F339F63FULL,
0xF3717D03F2838494ULL,0xF2245468F24BFDCFULL,0xF2EAA36FF273A737ULL,0xF030977EF26BB889ULL,0xF0B77112F63377A3ULL,0xF2F2921DF3815A60ULL,0xF2AB2DFCF3A903C8ULL,0xF359B0F8F3320790ULL,
0x00EAF6280139E5ABULL,0x008FEF070114C7D7ULL,0x00F890BA01197BB1ULL,0x00F1ADF200FD4494ULL,0x010CB81800D2F1EAULL,0x012F2602012CF713ULL,0x0129C62D015BA79AULL,0x0129C62D00DF8A84ULL,
0x00C9E03300F509D7ULL,0x0151BEEB00F8E6B8ULL,0x00DEB38B00CF1509ULL,0x0121B66E01620967ULL,0x013735C1011217ECULL,0x00FC429D0118CFB6ULL,0x013404DA0106004EULL,0x00E9F43000DFB583ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x090E241E2B1E281AULL,0x24F2E92C3A181613ULL,0xEAFD1F292818F32FULL,0x014527E1473211DEULL,0xFAF6111A1C0F2212ULL,0xCB3F1E0FE51AF97FULL,0x27F005FA07F426F0ULL,0x3202F4FE0E1911F8ULL,
0xDD1A0C1B1FCAF143ULL,0x29072744FD3408EAULL,0xF507EFECFA0F040AULL,0x28140EFF2200122AULL,0xD2EB160F110438C6ULL,0x050E231D2924FB17ULL,0x0B0C2A06211FCF27ULL,0x210E152C1D2E08F2ULL,
0x03F91265FD721142ULL,0xFC575C49FB99214EULL,0xFCB634D700F16554ULL,0xFF040824FCAD0D55ULL,0x011DFB94FC5FA736ULL,0xFC5599F7FBF127BBULL,0xFE5DFF61FC04A605ULL,0xFFB2F814002C0EB1ULL,
0x00C432D8FC070490ULL,0x00C05B7B00F29499ULL,0x00F2DE20FB130BD7ULL,0xFC960135FD25DA6CULL,0xFE85AA9100087B2FULL,0xFB4B28250000A7B7ULL,0x00452FD7FE893866ULL,0xFBB6ACDC00F3C3E2ULL,
0x02AC3ED002255A27ULL,0x02E7C71E042DDC5CULL,0x02CA07F501CF5913ULL,0x0329466D019E6B7EULL,0xFF60CFC7FFD539AEULL,0x00EA2F7403926BF2ULL,0x02AA41D2FF17D434ULL,0x03DFCF4D00DA515DULL,
0x010C426F03289CBDULL,0xFF7A1D27FE7CDB8DULL,0x00A4166E023DCBF4ULL,0x00575CBB020243A7ULL,0x004334C800B3F482ULL,0x0202ED56004F18D9ULL,0x02F30180032BE31FULL,0x02D29BAE03AF816BULL,
0xFF7EEAC4FF8AE2A3ULL,0xFFBB5791FF787EBDULL,0xFE86B2A0FF99176CULL,0xFF1AE3CDFFF952ECULL,0xFEFCA0F1FFBF86ADULL,0xFF1CBD14FF0437E2ULL,0xFF1FC146FFA93E67ULL,0xFFAA9B22FF667E7BULL,
0xFF437710FEFD6838ULL,0xFF283867FF9452DCULL,0xFF8207DFFF66C936ULL,0xFEDB72CDFEF554BBULL,0xFF42016BFED08CF0ULL,0xFF6A62DDFF927994ULL,0xFEF2CD15FE933FF3ULL,0xFFE6727AFE4A5EBCULL,
0x01A0C9F802A040E3ULL,0x01ADE84D07142D70ULL,0x02412B5E016F5F73ULL,0x03C0A97F00FF6C15ULL,0x017A9E02030BF67AULL,0x081F61300106EB1EULL,0x038382280182364DULL,0x01DD731000811222ULL,
0x018853D702CECF24ULL,0x01D6D74600C2F580ULL,0x037EC61E00CE340EULL,0x00D3A0D70200C2C2ULL,0x029B069D003A403DULL,0x03CDC7CF01B9401DULL,0x01C0BF27FF731B63ULL,0x029AA19C039BF849ULL,
0xEFD0B250F02164A1ULL,0xEED3142EEEE45EF7ULL,0xEFF347E0F08EE8EAULL,0xF08EE8EAEF351147ULL,0xF25C086DEFA29590ULL,0xEE3D36BDEDB8A414ULL,0xEEB64236F0C88CDAULL,0xF10DB7FAEEBC05CEULL,
0xF049BDC9F0C2C942ULL,0xEF51E33FEF800000ULL,0xF0B17E7AEE48BDEDULL,0xEF51E33FF00492A9ULL,0xEEB64236EFED8448ULL,0xEEB07E9EF0EB226AULL,0xF1924AA3EDCFB275ULL,0xEEC1C966F049BDC9ULL,
0xE01BCE68E40CE805ULL,0xE09B8A5CE2411032ULL,0xE399F210E0687261ULL,0xDE830E91DDE9C6A0ULL,0xE167EA48E101BA52ULL,0xE1E7A63BE326FC1BULL,0xE4598BFDE2C0CC26ULL,0xE63229CFE2411032ULL,
0xE25A9C30E44CC5FEULL,0xE6189DD1E1C1543FULL,0xE80AC7A0DFE8B66DULL,0xE4400000E333C21AULL,0xE84AA59AE280EE2CULL,0xE10E8050E8F0B389ULL,0xDE10189CE3F35C07ULL,0xE08EC45DE4333A01ULL,
0xEFC28D66E8B142E9ULL,0xF186E005EE9C0440ULL,0xEF6E6636F0B47E0EULL,0xEB3D7299EE134493ULL,0xEBDB3C12ED365DB6ULL,0xEE5261F6EF2F48D3ULL,0xEAD4419EEF78EB1CULL,0xEFB80880EDB4987DULL,
0xEB32EDB3EF63E151ULL,0xF2B7EE11F07FE591ULL,0xEC838A71EF595C6BULL,0xEF4ED785E9B83D5EULL,0xF016B495ED8A84E6ULL,0xED55EC68EFAD839AULL,0xEDB4987DF0E9168CULL,0xEFE21C18EB720B17ULL,
0xF517FA97F674B36EULL,0xF5E12A27FD1C12EEULL,0xF4416175F7EC3F6AULL,0xF433F7E2F590B0BAULL,0xF3930509F5EE93B9ULL,0xF88D3244F69CF025ULL,0xF243B5C3F60966DDULL,0xF69CF025F49F4474ULL,
0xF4EFBDE0F4EFBDE0ULL,0xF4699E2BF44ECB07ULL,0xF63F0D26F49F4474ULL,0xF4D4EABCF5256429ULL,0xFBF5005FF7083CB6ULL,0xF038A080F4416175ULL,0xF45C3499F60966DDULL,0xF5C65703F06E46C8ULL,
0xEF47152F5C1C2BFDULL,0x2E2E212CF5F13D10ULL,0xEF3D214C02D2A537ULL,0x172EF4FBE2E83729ULL,0x2522F77F391A5C50ULL,0x36CCF309E74CF5E7ULL,0xF7F7F72B03063FCBULL,0x34FC011D0914EDB2ULL,
0xF1FF010644260526ULL,0x12234BF04011D602ULL,0xD5ECFE06E51832EBULL,0x5FD3457AEB02F612ULL,0x00C8092AE83FD121ULL,0xF3C9F4FFF1DF1D7AULL,0xDCE9FFEDD457F929ULL,0xDAD5CFFD05D830FCULL,
0x305FD20AA222FAF3ULL,0xFA11F8FCFB23F947ULL,0xD22D67328130FCB1ULL,0x51F4002D01583300ULL,0xF1A7160D6ED8F20CULL,0xC5B52CD6D2DBFAF7ULL,0x16C1B3F1C3AF2059ULL,0x3242400FE25BC2F9ULL,
0x04F0E5DFF328B6F4ULL,0x1EAB492F00C5A53FULL,0xE70DC1BFBDB490E1ULL,0x224E37D2C0C3F90AULL,0x3FBBFBFFB1C43312ULL,0xE0090BDBCCFD3107ULL,0x0925D090CBCBF1A9ULL,0xC2BECBD4D244E7D7ULL,
0x37EEC7BACFB993B0ULL,0xD0AF07DD9B8E0CF7ULL,0xE0D0D7BEDFA3BCF6ULL,0xAED00DA4BFE79BD6ULL,0x9DA5B2CBE1D9C0CCULL,0xB3E19FE3B4D9A481ULL,0xDBA7B9CE35A3BDD1ULL,0xF7E2EEADFDD052C0ULL,
0xCBCFDFBCC3A7BBAFULL,0xC48F9F4AA2C5A7E0ULL,0xBBC5FA8AC0CB86AFULL,0xD1CCDAA1A2D69FD1ULL,0xA389D8E13EC195B3ULL,0x9FB3F39EA74CC5E1ULL,0x9CCAD2A38DD6E5EAULL,0xE154E5E8BECA84DCULL,
0x3129371F1B401B12ULL,0x17EF0B5723511A76ULL,0x2D28181E2A1C3932ULL,0xC238D5D7206548EDULL,0xFB1C090E2934F23BULL,0x394D14FF2517123EULL,0x1209FE280E0A304FULL,0x0F1F372A74ED371AULL,
0xE7F427FF2E1C3326ULL,0xEBEC1D342D5F4815ULL,0x2A332C121E0619EAULL,0x18FF03F1221325FAULL,0x051124DCEC0300FFULL,0x78381005DED8D54AULL,0x0326041D8114FF35ULL,0x0D311919262B4AFDULL,
0x1D0402FB2B2AC9E3ULL,0xFDE8DF1653EDF61EULL,0xFC2D010B01301C04ULL,0x7F200510171FEA03ULL,0xFE2C1304F825C816ULL,0x23F90B1A1D20D421ULL,0x22D2D8F12FF1FBFFULL,0xFC00FF1C10FBED0FULL,
0xF50413FB0FE8CCFDULL,0xD103EEF6FF26FFE4ULL,0x21CCF1F8ECCAEE0FULL,0xE3F5E2DF1304DCADULL,0xD817E6FBE4C4FED3ULL,0x10F105F61D0812CFULL,0x23D8F7FEFDE413F7ULL,0xEEC90E36240CF308ULL,
0x0DF4EDF9DC04E1E3ULL,0xDE06C73323410F10ULL,0x101AF52750410238ULL,0x11E7330E59EBDDF1ULL,0x25F4E1C9C604D5F9ULL,0xD0EFFCF1E9DDA4B1ULL,0xC3C713C8E1DDF312ULL,0xB8CFFF05C20DEEEEULL,
0x81FA1ADE035892C4ULL,0xC7F416CBA5B239FBULL,0xEDD6CFD9C0BD85C0ULL,0x64A0A0B5CB9FE41EULL,0x19DAD0E2C0E7E8D3ULL,0x1F8B07B613CDD126ULL,0xD7B5CF07BDC5E0BEULL,0xE11684FA92C4C73DULL,
0xF204F00817DCF800ULL,0xE7EE05DC091205FEULL,0xE9CC07CD190F02EAULL,0xDDEEFA09F0DBFFD5ULL,0x0105051B071B16AAULL,0xF3D202C6080AF006ULL,0x0DF4FCE3FA1202F6ULL,0x07EF06F81DF1B1F2ULL,
0x090ED6F7E8F1E602ULL,0xFABF13060E11C8E7ULL,0xF2F6BF0C04FBF2B8ULL,0xF7F5FAF9EA080C05ULL,0xEE18F0CD08C5F6FCULL,0x1EDCECF50AFB8109ULL,0x09061ADC00CBFD13ULL,0x07EDF8EFE9FB0010ULL,
0x4DE51B1B1C0AC427ULL,0x03091D0F510E2726ULL,0x1708322D0E0E2244ULL,0x1F4008FE73150207ULL,0xF40E2EEC0B2C2322ULL,0xDB56262111FBFA13ULL,0x28DB5C1D3EFE350FULL,0x7E1E1014240C2D11ULL,
0xD9FD15BD0AF60C25ULL,0x03DA15EE0E2D08C7ULL,0xEB21F9170E251145ULL,0x03BC31C431140D19ULL,0x21F81915D4014622ULL,0x0E18C80D2BEFE0BAULL,0xEB22FBBCC0EF8112ULL,0xEC4AD302241107FEULL,
0xB4375323CFF5E6BBULL,0xDFE5DB013702BB7FULL,0xCAB2D6EFDC1305B7ULL,0x073AE2D061C8B4E0ULL,0xDEC9BCE005CF7212ULL,0xE3E0B797CFD6EDE6ULL,0xD9E870E199C8E2CBULL,0x30A5F76FACF9C5ADULL,
0xD6D5CCE3E3C5E7C3ULL,0xBCFFE613C70CE7E2ULL,0xE3DBD5E8CDD9EED4ULL,0x0DE0D612C3AEE2AAULL,0xE3EBC5B8F8AFBF1AULL,0xDDEC19BCF6E5151AULL,0xDB23F2FB01CD05DFULL,0xF7D7FAD2BBB0E7F3ULL,
0x0000A70000000000ULL,0x00000000A7000000ULL,0xA70000000000A700ULL,0x0000A70000000000ULL,0x00000000A8000000ULL,0xAA0000000000A900ULL,0x0000AC0000000000ULL,0x00000000ED4049B4ULL,
0x7900000000007700ULL,0x00007A0000000000ULL,0x000000007B000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000FE0000000000ULL,0x00000000FE000000ULL,
0xFE0000000000FE00ULL,0x0000FE0000000000ULL,0x00000000FE000000ULL,0xFF0000000000FE00ULL,0x0000000000000000ULL,0x0000000000FA7F01ULL,0x7900000000007800ULL,0x00007A0000000000ULL,
0x000000007B000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000A70000000000ULL,0x00000000A7000000ULL,0xA70000000000A700ULL,0x0000A70000000000ULL,
0x00000000A7000000ULL,0xA90000000000A700ULL,0x0000AA0000000000ULL,0x00000000B8316404ULL,0x7500000000007400ULL,0x0000770000000000ULL,0x0000000078000000ULL,0x7C00000000007A00ULL,
0x00007D0000000000ULL,0x000000007F000000ULL,0x0000E80000000000ULL,0x00000000E8000000ULL,0xE80000000000E800ULL,0x0000E80000000000ULL,0x00000000E8000000ULL,0xE90000000000E800ULL,
0x0000EA8000000000ULL,0x00000000A9264BE5ULL,0x3880000000003780ULL,0x00003A0000000000ULL,0x000000003B000000ULL,0x3D80000000003C00ULL,0x00003E8000000000ULL,0x000000003F800000ULL,
0x0000D40000000000ULL,0x00000000D4000000ULL,0xD40000000000D400ULL,0x0000D40000000000ULL,0x00000000D4000000ULL,0xD40000000000D400ULL,0x0000D40000000000ULL,0x00000000DF3F4FF8ULL,
0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7B00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000B20000000000ULL,0x00000000B2000000ULL,
0xB20000000000B200ULL,0x0000B20000000000ULL,0x00000000B2000000ULL,0xB40000000000B200ULL,0x0000B60000000000ULL,0x0000000089527BF9ULL,0x7400000000007200ULL,0x0000760000000000ULL,
0x0000000078000000ULL,0x7B00000000007A00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,0x0000A10000000000ULL,0x00000000A1000000ULL,0xA40000000000A200ULL,0x0000A50000000000ULL,
0x00000000A7000000ULL,0xAA0000000000A800ULL,0x0000AB0000000000ULL,0x00000000C44A5E1BULL,0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007B00ULL,
0x00007E0000000000ULL,0x000000007F000000ULL,0x0000BF0000000000ULL,0x00000000BF000000ULL,0xBF0000000000BF00ULL,0x0000BF0000000000ULL,0x00000000C0000000ULL,0xC30000000000C100ULL,
0x0000C40000000000ULL,0x00000000EA684B15ULL,0x7800000000007700ULL,0x00007A0000000000ULL,0x000000007B000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000BE0000000000ULL,0x00000000BE000000ULL,0xBE0000000000BE00ULL,0x0000BE0000000000ULL,0x00000000BE000000ULL,0xC10000000000BF00ULL,0x0000C20000000000ULL,0x00000000CE9F58A5ULL,
0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007A00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,0x0000C60000000000ULL,0x00000000C6000000ULL,
0xC60000000000C600ULL,0x0000C70000000000ULL,0x00000000C8000000ULL,0xCB0000000000CA00ULL,0x0000CC0000000000ULL,0x00000000E1334F21ULL,0x7700000000007600ULL,0x0000780000000000ULL,
0x0000000079000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000A50000000000ULL,0x00000000A5000000ULL,0xA50000000000A500ULL,0x0000A50000000000ULL,
0x00000000A5000000ULL,0xA60000000000A500ULL,0x0000A80000000000ULL,0x00000000DC0E51F2ULL,0x7700000000007600ULL,0x0000780000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,
0x00007D0000000000ULL,0x000000007F000000ULL,0x0000AE0000000000ULL,0x00000000AE000000ULL,0xB10000000000AF00ULL,0x0000B20000000000ULL,0x00000000B3000000ULL,0xB60000000000B500ULL,
0x0000B70000000000ULL,0x00000000D7DE53BBULL,0x7600000000007500ULL,0x0000770000000000ULL,0x0000000079000000ULL,0x7B00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,
0x0000990000000000ULL,0x0000000099000000ULL,0x9A00000000009900ULL,0x00009C0000000000ULL,0x000000009D000000ULL,0xA000000000009F00ULL,0x0000A20000000000ULL,0x00000000C6255D33ULL,
0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000A90000000000ULL,0x00000000A9000000ULL,
0xAB0000000000AA00ULL,0x0000AD0000000000ULL,0x00000000AE000000ULL,0xB00000000000AF00ULL,0x0000B10000000000ULL,0x00000000EA634ABAULL,0x7800000000007600ULL,0x0000790000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000A30000000000ULL,0x00000000A3000000ULL,0xA30000000000A300ULL,0x0000A30000000000ULL,
0x00000000A3000000ULL,0xA30000000000A300ULL,0x0000A30000000000ULL,0x00000000E6EE4C46ULL,0x7700000000007600ULL,0x0000780000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,
0x00007D0000000000ULL,0x000000007E000000ULL,0x0000970000000000ULL,0x0000000097000000ULL,0x9700000000009700ULL,0x0000970000000000ULL,0x0000000097000000ULL,0x9900000000009800ULL,
0x00009B0000000000ULL,0x00000000E1964F8FULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000870000000000ULL,0x0000000087000000ULL,0x8700000000008700ULL,0x0000870000000000ULL,0x0000000087000000ULL,0x8800000000008700ULL,0x0000890000000000ULL,0x00000000E32A4EA6ULL,
0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000BE0000000000ULL,0x00000000BE000000ULL,
0xBE0000000000BE00ULL,0x0000BE0000000000ULL,0x00000000BE000000ULL,0xBE0000000000BE00ULL,0x0000BE0000000000ULL,0x00000000D4B95589ULL,0x7600000000007500ULL,0x0000780000000000ULL,
0x0000000079000000ULL,0x7C00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000910000000000ULL,0x0000000091000000ULL,0x9200000000009100ULL,0x0000940000000000ULL,
0x0000000095000000ULL,0x9800000000009600ULL,0x0000990000000000ULL,0x00000000D12B5760ULL,0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007A00ULL,
0x00007D0000000000ULL,0x000000007F000000ULL,0x0000A20000000000ULL,0x00000000A2000000ULL,0xA20000000000A200ULL,0x0000A20000000000ULL,0x00000000A2000000ULL,0xA30000000000A200ULL,
0x0000A40000000000ULL,0x00000000F3E845E5ULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x00009D0000000000ULL,0x000000009D000000ULL,0x9D00000000009D00ULL,0x00009D0000000000ULL,0x000000009D000000ULL,0x9E00000000009D00ULL,0x0000A00000000000ULL,0x00000000DDD95161ULL,
0x7800000000007600ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000B60000000000ULL,0x00000000B6000000ULL,
0xB70000000000B600ULL,0x0000B90000000000ULL,0x00000000BA000000ULL,0xBD0000000000BB00ULL,0x0000BE0000000000ULL,0x00000000D4B65575ULL,0x7600000000007500ULL,0x0000780000000000ULL,
0x0000000079000000ULL,0x7C00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000B70000000000ULL,0x00000000B7000000ULL,0xB70000000000B700ULL,0x0000B70000000000ULL,
0x00000000B8000000ULL,0xBA0000000000B900ULL,0x0000BB0000000000ULL,0x00000000F1BD46EDULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,
0x00007D0000000000ULL,0x000000007E000000ULL,0xFEFADC1401088F63ULL,0x00B1A8C000B4CBE8ULL,0x013D35970183480BULL,0xFFF7911FFE7D65A2ULL,0xFEFF5E20FEC21931ULL,0x0085EB5A00448DA2ULL,
0x0018B4F1FFF91AE7ULL,0x004AEB570116A9B2ULL,0x00088A7CFFE4342AULL,0xFFCF8E530012AE0BULL,0x001A278EFF9E3191ULL,0xFFE73CF0FFDBB16AULL,0x001B56B0FFF642E8ULL,0x0006FCA1FFAE1AE2ULL,
0xFFB5F320FFA2C832ULL,0xFFE0A6C6FFCC26D3ULL,0x03B8538F03D6FCE0ULL,0x035A303303CA71CBULL,0x03A5F4740399AA3DULL,0x03B72FA403D6FCE0ULL,0x03A9603403CCFA7FULL,0x03A6D78003D4742CULL,
0x03C5A14103CCB9A0ULL,0x03A34B5003BA3A16ULL,0xF551AC11F438A63CULL,0xF40C718BF34EFD6EULL,0xF428DC8FF4717C44ULL,0xF3ECDE31F4AD7AA3ULL,0xF5EC647DF4094935ULL,0xF4FC6B04F4A0D94BULL,
0xF451E8EAF541E264ULL,0xF47AF546F4486FE9ULL,0xFADAE49CFC29B6DFULL,0xFF903FF3FC018929ULL,0x03A4E472FF9DA485ULL,0xFCE536DBFDD64920ULL,0xFC1C524DFB031252ULL,0xF668801FFD42F6DAULL,
0xFF9DA485F963E4A3ULL,0xFAC01B78FBA3C92BULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0xFFFBAC4B0009A8ACULL,0xFFBD33ECFFE9F524ULL,0xFFFC9AFC00014472ULL,0xFFA8B0B200200948ULL,0x003669E500339DD1ULL,0xFFE90673FFFF670FULL,
0xFFDDD625FFB6AD14ULL,0xFFB2F24F0007CB4AULL,0x093BFB1C2963F810ULL,0xFC244F355E7F151DULL,0x212606340F4CD35DULL,0x172F04081100452CULL,0x045BD6D00BFC54CCULL,0xDDFAE2DDF7ECFD19ULL,
0x0909E9060E1BDDF7ULL,0xECF8263D3512410AULL,0xD4F8013C3FD37FDCULL,0x3D15FF2B0B23F4D8ULL,0x0995020433FE2101ULL,0xFC0E24F7F1D6321DULL,0xD11DB302E416CEDFULL,0xF73F18AFDFD5A1ECULL,
0x22CAE1D829F912EEULL,0x26CDDAF7ECE52B05ULL,0x0EDF19FBDAE9017FULL,0x3AE4F0340C4FE7DBULL,0xC9D315EEF0CCC0FEULL,0xD3C3D6D4CDD4A9F2ULL,0xBDE1D6C807D1D1E6ULL,0xC8D0EECCCBEFFCD7ULL,
0xEEC31EEAB418EAB2ULL,0x0BE1E4C5E1F1F4D4ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909090909C1ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x2FF3142FE2E50E1CULL,0x45DEDD39C8B17F06ULL,0xF81735CAF8002338ULL,0xDF235CB5DC3FDD13ULL,0xC90E2F4E621B378BULL,0x3605BF301429D8F9ULL,
0x2CA4E82D7F49C82EULL,0x3ACE0553FC353F01ULL,0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09C1000000000000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09C1000000000000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09C1000000000000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0909090909C10000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09C1000000000000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909090909C10000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909C100000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909C100000000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909090909C100ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09090909090909C1ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x09090909090909C1ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x09C1000000000000ULL,0x0909090909090909ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909090909C10000ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x09C1000000000000ULL,0x0909090909090909ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909090909C100ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909090909C100ULL,
0x0909090909090909ULL,0xCA09090909090909ULL,0xFA0FE0DE0E3A18D8ULL,0x7F0B062A290753D4ULL,0x1BEB086AF8FF2C18ULL,0xC4D8011FC20B1831ULL,0x31271D1D43520103ULL,0x1E122049A81C08D8ULL,
0xB000BD2C047F50E2ULL,0x9A4B08FE11C058FCULL,0xA55E1BCCF3BDBEFCULL,0xFEE3FBD9E9873D1EULL,0x81C9D9CAC0C5EACCULL,0xE7E2D1F1DAEC9243ULL,0x8D81F3B3B7D8ADFCULL,0x27D802E2D1EAC7BFULL,
0x00EB4CA925CEDA01ULL,0xB6FF84FAC05E51DDULL,0xCDE7CE14ED77DEF8ULL,0xFBD5A8F020FBC1EEULL,0xD9DFF4D5D1CFDBDBULL,0xEB85D0F081CE6103ULL,0xE7674146FD2D404FULL,0xF24D20F62C447F7CULL,
0xB3F0C6DDBD8124CBULL,0xE0D0D31F09EC55BCULL,0x02F081CECF132910ULL,0x2B1ACE457EFB1126ULL,0x0000000000004FAEULL,0x0000000000000000ULL,0x00000000000072D4ULL,0x0000000000000000ULL,
0x0000000000006CCDULL,0x0000000000000000ULL,0x0000000000004BABULL,0x0000000000000000ULL,0x0000000000004C9DULL,0x0000000000000000ULL,0x0000000000004B95ULL,0x0000000000000000ULL,
0x0000000000005A9DULL,0x0000000000000000ULL,0x0000000000004E73ULL,0x0000000000000000ULL,0x00000000000077CDULL,0x0000000000000000ULL,0x0000000000007637ULL,0x0000000000000000ULL,
0x0000000000007047ULL,0x0000000000000000ULL,0x0000000000005B72ULL,0x0000000000000000ULL,0x0000000000005534ULL,0x0000000000000000ULL,0x0000000000004420ULL,0x0000000000000000ULL,
0x000000000000455AULL,0x0000000000000000ULL,0x0000000000007825ULL,0x0000000000000000ULL,0x0000000000004096ULL,0x0000000000000000ULL,0x0000000000005A22ULL,0x0000000000000000ULL,
0x0000000000004A9FULL,0x0000000000000000ULL,0x0000000000007B9AULL,0x0000000000000000ULL,0x00000000000067ABULL,0x0000000000000000ULL,0x00000000000070F3ULL,0x0000000000000000ULL,
0x0000000000004FE7ULL,0x0000000000000000ULL,0x00000000000075C7ULL,0x0000000000000000ULL,0x0000000000007A1AULL,0x0000000000000000ULL,0x0000000000005385ULL,0x0000000000000000ULL,
0x000000000000735AULL,0x0000000000000000ULL,0x00000000000067B2ULL,0x0000000000000000ULL,0x0000000000004F4FULL,0x0000000000000000ULL,0x000000000000503DULL,0x0000000000000000ULL,
0x0000000000004D08ULL,0x0000000000000000ULL,0x0000000000007C73ULL,0x0000000000000000ULL,0x0000000000004E62ULL,0x0000000000000000ULL,0x000000000000478FULL,0x0000000000000000ULL,
0x00000000000079C6ULL,0x0000000000000000ULL,0x0000000000005C22ULL,0x0000000000000000ULL,0x0000000000007ECFULL,0x0000000000000000ULL,0x0000000000005A28ULL,0x0000000000000000ULL,
0x0000000000006D45ULL,0x0000000000000000ULL,0x0000000000005C6FULL,0x0000000000000000ULL,0x0000000000005F68ULL,0x0000000000000000ULL,0x00000000000078B9ULL,0x0000000000000000ULL,
0x0000000000004169ULL,0x0000000000000000ULL,0x0000000000006B58ULL,0x0000000000000000ULL,0x0000000000004E40ULL,0x0000000000000000ULL,0x000000000000FFB2ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
};

void trace_ec__ec_blob_face_landmark_1(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_1");
  ec_trace_start_epoch(1);
  {
  }
  {
  }
  ec_trace_end_epoch(1);
  ec_trace_start_epoch(2);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Quantize_5 */
    static const LL_Arithacc_InitTypeDef Quantize_5_init2 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 192,
      .fHeight = 192,
      .fChannels = 3,
      .batchDepth = 3,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = -32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Quantize_5_init2);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_5 input ports=0 range=8[0,110592] */

    static const LL_Streng_TensorInitTypeDef Quantize_5_dma_init_in_0_2 = {
      /* from memory with batch=3 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_4_out_0 */
      .offset_start = 0,
      .offset_end = 110592,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Quantize_5_dma_init_in_0_2, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_5 output ports=0 range=8[442368,552960] */

    static const LL_Streng_TensorInitTypeDef Quantize_5_dma_init_out_0_2 = {
      /* to memory with batch=3 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Quantize_5_out_0 */
      .offset_start = 442368,
      .offset_end = 552960,
      .offset_limit = 553024,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Quantize_5_dma_init_out_0_2, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 94208 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Init(switch_init_in_2, 2);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_2_all_units, 3);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Deinit(switch_deinit_in_2, 2);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_2_all_units, 3);

  }
  ec_trace_end_epoch(2);
  ec_trace_start_epoch(3);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_7 */
    static const LL_Convacc_InitTypeDef Conv2D_7_init3 = {
      .simd = 2,
      .fsub = -1,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 192,
      .fHeight = 192,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 3,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 191,
      .top_crop = 0,
      .bot_crop = 191,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_7_init3);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_7_mul_scale_27 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_mul_scale_27_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20398,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_7_mul_scale_27_init3);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_7_off_bias_29 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_off_bias_29_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25653,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20112))) /* Equivalent hex offset = 0x4e90 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_7_off_bias_29_init3);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_10_0_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_clip_x_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -3,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_10_0_clip_x_init3);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_10_0_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_mul_x_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22064))) /* Equivalent hex offset = 0x5630 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_10_0_mul_x_init3);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7 input ports=0 range=8[442368,552960] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_dma_init_in_0_3 = {
      /* 192x192x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_7_zero_off_out_24 */
      .offset_start = 442368,
      .offset_end = 552960,
      .offset_limit = 553024,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_7_dma_init_in_0_3, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7 input ports=1 range=5[641728,642160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_dma_init_in_1_3 = {
      /* 16x3x3x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_7_weights */
      .offset_start = 641728,
      .offset_end = 642160,
      .offset_limit = 642224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_7_dma_init_in_1_3, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 376832 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 432 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_off_bias_29 output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_off_bias_29_dma_init_out_0_3 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_7_off_bias_out_30 */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_7_off_bias_29_dma_init_out_0_3, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_mul_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_mul_x_dma_init_out_0_3 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_0_mul_x */
      .offset_start = 0,
      .offset_end = 73728,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_10_0_mul_x_dma_init_out_0_3, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_mul_scale_27 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_29 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_29 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Init(switch_init_in_3, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_3_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_3_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_mul_scale_27 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_29 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_29 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Deinit(switch_deinit_in_3, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_3_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_3_all_units, 9);

  }
  ec_trace_end_epoch(3);
  ec_trace_start_epoch(4);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_10_0_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_mul_x_mul_sub2__init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20368,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20752))) /* Equivalent hex offset = 0x5110 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_10_0_mul_x_mul_sub2__init4);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_10_0_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_10_0_relu_x_init4 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21200))) /* Equivalent hex offset = 0x52d0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 17648))) /* Equivalent hex offset = 0x44f0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_10_0_relu_x_init4);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_10_0_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_add_x_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16384,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_10_0_add_x_init4);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_11 */
    static const LL_Convacc_InitTypeDef Conv2D_11_init4 = {
      .simd = 2,
      .fsub = -2,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_11_init4);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_11_mul_scale_36 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_mul_scale_36_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29396,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_11_mul_scale_36_init4);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_11_off_bias_38 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_off_bias_38_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16951,
      .B_scalar = 176,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_11_off_bias_38_init4);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_mul_x_mul_sub2_ input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_mul_x_mul_sub2__dma_init_in_0_4 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_0_mul_x_copy_in_1 */
      .offset_start = 0,
      .offset_end = 73728,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_10_0_mul_x_mul_sub2__dma_init_in_0_4, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_relu_x input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_relu_x_dma_init_in_0_4 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_9_out_0 */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_10_0_relu_x_dma_init_in_0_4, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11 input ports=1 range=5[639488,640064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_dma_init_in_1_4 = {
      /* 16x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_11_weights_inflated_429 */
      .offset_start = 639488,
      .offset_end = 640064,
      .offset_limit = 640128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_11_dma_init_in_1_4, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 576 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_add_x output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_add_x_dma_init_out_0_4 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_out_0 */
      .offset_start = 589824,
      .offset_end = 626688,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_10_0_add_x_dma_init_out_0_4, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_off_bias_38 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_off_bias_38_dma_init_out_0_4 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_off_bias_out_39 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_11_off_bias_38_dma_init_out_0_4, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 278528 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_36 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_38 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_38 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Init(switch_init_in_4, 10);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_4_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_4_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x30);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_36 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_38 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_38 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Deinit(switch_deinit_in_4, 10);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_4_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_4_all_units, 11);

  }
  ec_trace_end_epoch(4);
  ec_trace_start_epoch(5);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_14 */
    static const LL_Convacc_InitTypeDef Conv2D_14_init5 = {
      .simd = 2,
      .fsub = 11,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_14_init5);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_14_mul_scale_45 */
    static const LL_Arithacc_InitTypeDef Conv2D_14_mul_scale_45_init5 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27853,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_14_mul_scale_45_init5);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_14_off_bias_47 */
    static const LL_Arithacc_InitTypeDef Conv2D_14_off_bias_47_init5 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22824,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20176))) /* Equivalent hex offset = 0x4ed0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_14_off_bias_47_init5);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_dma_init_in_0_5 = {
      /* 96x96x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_14_zero_off_out_42 */
      .offset_start = 442368,
      .offset_end = 589824,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 147456,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_14_dma_init_in_0_5, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14 input ports=1 range=5[642448,642704] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_dma_init_in_1_5 = {
      /* 16x1x1x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_14_weights */
      .offset_start = 642448,
      .offset_end = 642704,
      .offset_limit = 642768,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_14_dma_init_in_1_5, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 256 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14_off_bias_47 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_off_bias_47_dma_init_out_0_5 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_14_off_bias_out_48 */
      .offset_start = 0,
      .offset_end = 147456,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 147456,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_14_off_bias_47_dma_init_out_0_5, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_mul_scale_45 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_47 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_47 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Init(switch_init_in_5, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_5_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_5_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_mul_scale_45 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_47 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_47 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Deinit(switch_deinit_in_5, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_5_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_5_all_units, 6);

  }
  ec_trace_end_epoch(5);
  ec_trace_start_epoch(6);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_17 */
    static const LL_Arithacc_InitTypeDef Add_17_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28023,
      .B_scalar = 31251,
      .C_scalar = -29834,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_17_init6);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_20_1_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_clip_x_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -11,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_20_1_clip_x_init6);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_20_1_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_mul_x_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22080))) /* Equivalent hex offset = 0x5640 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_20_1_mul_x_init6);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_20_1_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_mul_x_mul_sub2__init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18812,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20304))) /* Equivalent hex offset = 0x4f50 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_20_1_mul_x_mul_sub2__init6);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 input ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_in_0_6 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_out_0 */
      .offset_start = 589824,
      .offset_end = 626688,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_17_dma_init_in_0_6, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 input ports=1 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_in_1_6 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_16_out_0 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_17_dma_init_in_1_6, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 147456 */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 output ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_out_0_6 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_17_out_0 */
      .offset_start = 147456,
      .offset_end = 184320,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_17_dma_init_out_0_6, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_mul_x_mul_sub2_ output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_mul_x_mul_sub2__dma_init_out_0_6 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_1_mul_x_cp_in_2 */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_20_1_mul_x_mul_sub2__dma_init_out_0_6, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Init(switch_init_in_6, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_6_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_6_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x102);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Deinit(switch_deinit_in_6, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_6_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_6_all_units, 8);

  }
  ec_trace_end_epoch(6);
  ec_trace_start_epoch(7);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_20_1_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_20_1_relu_x_init7 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21232))) /* Equivalent hex offset = 0x52f0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 17760))) /* Equivalent hex offset = 0x4560 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_20_1_relu_x_init7);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_20_1_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_add_x_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22784,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_20_1_add_x_init7);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_21 */
    static const LL_Convacc_InitTypeDef Conv2D_21_init7 = {
      .simd = 2,
      .fsub = -89,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_21_init7);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_21_mul_scale_54 */
    static const LL_Arithacc_InitTypeDef Conv2D_21_mul_scale_54_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19371,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_21_mul_scale_54_init7);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_21_off_bias_56 */
    static const LL_Arithacc_InitTypeDef Conv2D_21_off_bias_56_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24773,
      .B_scalar = -112,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_21_off_bias_56_init7);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_relu_x input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_relu_x_dma_init_in_0_7 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_19_out_0 */
      .offset_start = 147456,
      .offset_end = 184320,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_20_1_relu_x_dma_init_in_0_7, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_add_x input ports=1 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_add_x_dma_init_in_1_7 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_1_mul_x */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_20_1_add_x_dma_init_in_1_7, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21 input ports=1 range=5[640064,640640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_dma_init_in_1_7 = {
      /* 16x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_21_weights_inflated_431 */
      .offset_start = 640064,
      .offset_end = 640640,
      .offset_limit = 640704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_21_dma_init_in_1_7, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */
    /* octoFlash -> 576 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_add_x output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_add_x_dma_init_out_0_7 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_out_0 */
      .offset_start = 442368,
      .offset_end = 479232,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_20_1_add_x_dma_init_out_0_7, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_off_bias_56 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_off_bias_56_dma_init_out_0_7 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_21_off_bias_out_57 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_21_off_bias_56_dma_init_out_0_7, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_21 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_mul_scale_54 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_56 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_56 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Init(switch_init_in_7, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_7_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_7_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_21 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_mul_scale_54 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_56 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_56 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Deinit(switch_deinit_in_7, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_7_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_7_all_units, 10);

  }
  ec_trace_end_epoch(7);
  ec_trace_start_epoch(8);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_24 */
    static const LL_Convacc_InitTypeDef Conv2D_24_init8 = {
      .simd = 2,
      .fsub = -7,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_24_init8);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_24_mul_scale_63 */
    static const LL_Arithacc_InitTypeDef Conv2D_24_mul_scale_63_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19613,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_24_mul_scale_63_init8);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_24_off_bias_65 */
    static const LL_Arithacc_InitTypeDef Conv2D_24_off_bias_65_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27745,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20240))) /* Equivalent hex offset = 0x4f10 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_24_off_bias_65_init8);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_dma_init_in_0_8 = {
      /* 96x96x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_24_zero_off_out_60 */
      .offset_start = 0,
      .offset_end = 147456,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 147456,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_24_dma_init_in_0_8, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24 input ports=1 range=5[642704,642960] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_dma_init_in_1_8 = {
      /* 16x1x1x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_24_weights */
      .offset_start = 642704,
      .offset_end = 642960,
      .offset_limit = 643024,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_24_dma_init_in_1_8, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 256 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24_off_bias_65 output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_off_bias_65_dma_init_out_0_8 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_24_off_bias_out_66 */
      .offset_start = 589824,
      .offset_end = 737280,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 147456,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_24_off_bias_65_dma_init_out_0_8, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_mul_scale_63 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_65 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_65 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Init(switch_init_in_8, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_8_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_8_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_mul_scale_63 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_65 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_65 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Deinit(switch_deinit_in_8, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_8_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_8_all_units, 6);

  }
  ec_trace_end_epoch(8);
  ec_trace_start_epoch(9);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_27 */
    static const LL_Arithacc_InitTypeDef Add_27_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26754,
      .B_scalar = 16401,
      .C_scalar = 32023,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_27_init9);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_30_2_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_clip_x_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 53,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_30_2_clip_x_init9);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_30_2_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_mul_x_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22096))) /* Equivalent hex offset = 0x5650 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_30_2_mul_x_init9);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Sub node=PReLU_30_2_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_mul_x_mul_sub2__init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16561,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20368))) /* Equivalent hex offset = 0x4f90 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_30_2_mul_x_mul_sub2__init9);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_in_0_9 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_out_0 */
      .offset_start = 442368,
      .offset_end = 479232,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_27_dma_init_in_0_9, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 input ports=1 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_in_1_9 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_26_out_0 */
      .offset_start = 589824,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_27_dma_init_in_1_9, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 278528 */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_out_0_9 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_27_out_0 */
      .offset_start = 0,
      .offset_end = 36864,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_27_dma_init_out_0_9, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_mul_x_mul_sub2_ output ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_mul_x_mul_sub2__dma_init_out_0_9 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_2_mul_x_cp_in_3 */
      .offset_start = 147456,
      .offset_end = 184320,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_30_2_mul_x_mul_sub2__dma_init_out_0_9, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Init(switch_init_in_9, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_9_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_9_all_units, 8);

  }

  ec_trace_wait_epoch_end(0xc0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Deinit(switch_deinit_in_9, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_9_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_9_all_units, 8);

  }
  ec_trace_end_epoch(9);
  ec_trace_start_epoch(10);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_30_2_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_30_2_relu_x_init10 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21264))) /* Equivalent hex offset = 0x5310 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 17872))) /* Equivalent hex offset = 0x45d0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 2,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_30_2_relu_x_init10);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_30_2_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_add_x_init10 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 24576,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_30_2_add_x_init10);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_35 */
    static const LL_Convacc_InitTypeDef Conv2D_35_init10 = {
      .simd = 2,
      .fsub = -48,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_35_init10);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_35_mul_scale_72 */
    static const LL_Arithacc_InitTypeDef Conv2D_35_mul_scale_72_init10 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19349,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_35_mul_scale_72_init10);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_35_off_bias_74 */
    static const LL_Arithacc_InitTypeDef Conv2D_35_off_bias_74_init10 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27655,
      .B_scalar = -64,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_35_off_bias_74_init10);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_relu_x input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_relu_x_dma_init_in_0_10 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_29_out_0 */
      .offset_start = 0,
      .offset_end = 36864,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_30_2_relu_x_dma_init_in_0_10, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_add_x input ports=1 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_add_x_dma_init_in_1_10 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_2_mul_x */
      .offset_start = 147456,
      .offset_end = 184320,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_30_2_add_x_dma_init_in_1_10, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_35 input ports=1 range=5[640640,641216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_35_dma_init_in_1_10 = {
      /* 16x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_35_weights_inflated_433 */
      .offset_start = 640640,
      .offset_end = 641216,
      .offset_limit = 641280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_35_dma_init_in_1_10, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */
    /* octoFlash -> 576 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_add_x output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_add_x_dma_init_out_0_10 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_out_0 */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_30_2_add_x_dma_init_out_0_10, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_35_off_bias_74 output ports=0 range=8[442368,479232] */

    static const LL_Streng_TensorInitTypeDef Conv2D_35_off_bias_74_dma_init_out_0_10 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_35_off_bias_out_75 */
      .offset_start = 442368,
      .offset_limit = 479296,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_35_off_bias_74_dma_init_out_0_10, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 20480 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_35 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_mul_scale_72 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_off_bias_74 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_off_bias_74 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Init(switch_init_in_10, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_10_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_10_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x202);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 4, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_35 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_mul_scale_72 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_off_bias_74 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_35_off_bias_74 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Deinit(switch_deinit_in_10, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_10_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_10_all_units, 10);

  }
  ec_trace_end_epoch(10);
  ec_trace_start_epoch(11);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_38 */
    static const LL_Convacc_InitTypeDef Conv2D_38_init11 = {
      .simd = 2,
      .fsub = -4,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_38_init11);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_38_mul_scale_81 */
    static const LL_Arithacc_InitTypeDef Conv2D_38_mul_scale_81_init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23197,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_38_mul_scale_81_init11);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_38_off_bias_83 */
    static const LL_Arithacc_InitTypeDef Conv2D_38_off_bias_83_init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31096,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14720))) /* Equivalent hex offset = 0x3980 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_38_off_bias_83_init11);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_31 */
    static const LL_Poolacc_InitTypeDef MaxPool_31_init11 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 96,
      .inputY = 96,
      .outputX = 48,
      .outputY = 48,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 95,
      .leftCrop = 0,
      .rightCrop = 95,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 4,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_31_init11);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_38 input ports=0 range=8[442368,479232] */

    static const LL_Streng_TensorInitTypeDef Conv2D_38_dma_init_in_0_11 = {
      /* 48x48x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_38_zero_off_out_78 */
      .offset_start = 442368,
      .offset_end = 479232,
      .offset_limit = 479296,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_38_dma_init_in_0_11, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_38 input ports=1 range=5[641216,641728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_38_dma_init_in_1_11 = {
      /* 32x1x1x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_38_weights */
      .offset_start = 641216,
      .offset_end = 641728,
      .offset_limit = 641792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_38_dma_init_in_1_11, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_31 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef MaxPool_31_dma_init_in_0_11 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_out_0 */
      .offset_start = 294912,
      .offset_end = 331776,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &MaxPool_31_dma_init_in_0_11, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 40960 */
    /* npuRAM3 -> 180224 */
    /* octoFlash -> 512 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_38_off_bias_83 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_38_off_bias_83_dma_init_out_0_11 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_38_off_bias_out_84 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_38_off_bias_83_dma_init_out_0_11, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_31 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef MaxPool_31_dma_init_out_0_11 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_31_out_0 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &MaxPool_31_dma_init_out_0_11, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_mul_scale_81 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_off_bias_83 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_off_bias_83 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_31 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_31 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Init(switch_init_in_11, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_11_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_11_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x9);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_mul_scale_81 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_off_bias_83 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_38_off_bias_83 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_31 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_31 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Deinit(switch_deinit_in_11, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_11_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_11_all_units, 9);

  }
  ec_trace_end_epoch(11);
  ec_trace_end_blob("_ec_blob_face_landmark_1");
}

void trace_ec__ec_blob_face_landmark_13(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_13");
  ec_trace_start_epoch(13);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Pad_33_conv_identity */
    /* node=Pad_33_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_33_conv_identity input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Pad_33_conv_identity_dma_init_in_0_13 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_32_out_0_copy_in_56 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 48,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 48,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Pad_33_conv_identity_dma_init_in_0_13, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_33_conv_identity output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef Pad_33_conv_identity_dma_init_out_0_13 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_32_out_0_cp_in_56 */
      .offset_start = 147456,
      .offset_end = 148224,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Pad_33_conv_identity_dma_init_out_0_13, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Init(switch_init_in_13, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_13_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_13_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Deinit(switch_deinit_in_13, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_13_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_13_all_units, 2);

  }
  ec_trace_end_epoch(13);
  ec_trace_start_epoch(14);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Pad_33 */
    static const LL_Convacc_InitTypeDef Pad_33_init14 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -48,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 16,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Pad_33_init14);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_33 input ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef Pad_33_dma_init_in_0_14 = {
      /* 48x16x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_32_out_0 */
      .offset_start = 147456,
      .offset_end = 148224,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 768,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Pad_33_dma_init_in_0_14, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_33 input ports=1 range=5[642960,643008] */

    static const LL_Streng_TensorInitTypeDef Pad_33_dma_init_in_1_14 = {
      /* 48x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Pad_33_pad_kern_126 */
      .offset_start = 642960,
      .offset_end = 643008,
      .offset_limit = 643072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Pad_33_dma_init_in_1_14, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 48 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_33 output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Pad_33_dma_init_out_0_14 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_33_out_0 */
      .offset_start = 73728,
      .offset_end = 75264,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Pad_33_dma_init_out_0_14, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Init(switch_init_in_14, 3);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_14_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_14_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_33 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Deinit(switch_deinit_in_14, 3);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_14_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_14_all_units, 4);

  }
  ec_trace_end_epoch(14);
  ec_trace_end_blob("_ec_blob_face_landmark_13");
}

void trace_ec__ec_blob_face_landmark_16(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_16");
  ec_trace_start_epoch(16);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_41 */
    static const LL_Arithacc_InitTypeDef Add_41_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25579,
      .B_scalar = 27093,
      .C_scalar = 16453,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_41_init16);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_44_3_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_44_3_clip_x_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -9,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_44_3_clip_x_init16);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_44_3_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_44_3_mul_x_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21904))) /* Equivalent hex offset = 0x5590 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_44_3_mul_x_init16);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_44_3_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_44_3_mul_x_mul_sub2__init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22407,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14336))) /* Equivalent hex offset = 0x3800 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_44_3_mul_x_mul_sub2__init16);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_41 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_41_dma_init_in_0_16 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_34_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_41_dma_init_in_0_16, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_41 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_41_dma_init_in_1_16 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_40_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_41_dma_init_in_1_16, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_41 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_41_dma_init_out_0_16 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_41_out_0 */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_41_dma_init_out_0_16, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_44_3_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_44_3_mul_x_mul_sub2__dma_init_out_0_16 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_44_3_mul_x_cp_in_5 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_44_3_mul_x_mul_sub2__dma_init_out_0_16, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Init(switch_init_in_16, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_16_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_16_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x101);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_41 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Deinit(switch_deinit_in_16, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_16_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_16_all_units, 8);

  }
  ec_trace_end_epoch(16);
  ec_trace_start_epoch(17);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_44_3_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_44_3_relu_x_init17 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21296))) /* Equivalent hex offset = 0x5330 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 17984))) /* Equivalent hex offset = 0x4640 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_44_3_relu_x_init17);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_44_3_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_44_3_add_x_init17 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22528,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_44_3_add_x_init17);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_44_3_relu_x input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_44_3_relu_x_dma_init_in_0_17 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_43_out_0 */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_44_3_relu_x_dma_init_in_0_17, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_44_3_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_44_3_add_x_dma_init_in_1_17 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_44_3_mul_x */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_44_3_add_x_dma_init_in_1_17, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_44_3_add_x output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_44_3_add_x_dma_init_out_0_17 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_44_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_44_3_add_x_dma_init_out_0_17, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Init(switch_init_in_17, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_17_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_17_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_44_3_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Deinit(switch_deinit_in_17, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_17_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_17_all_units, 5);

  }
  ec_trace_end_epoch(17);
  ec_trace_start_epoch(18);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_45_conv_identity */
    /* node=Conv2D_45_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_45_conv_identity input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_45_conv_identity_dma_init_in_0_18 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_45_zero_off_out_87_copy_in_57 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 2,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_45_conv_identity_dma_init_in_0_18, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_45_conv_identity output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_45_conv_identity_dma_init_out_0_18 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_44_out_0_cp_in_57 */
      .offset_start = 147456,
      .offset_end = 156672,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_45_conv_identity_dma_init_out_0_18, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Init(switch_init_in_18, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_18_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_18_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Deinit(switch_deinit_in_18, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_18_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_18_all_units, 2);

  }
  ec_trace_end_epoch(18);
  ec_trace_start_epoch(19);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_45 */
    static const LL_Convacc_InitTypeDef Conv2D_45_init19 = {
      .simd = 2,
      .fsub = -44,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_45_init19);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_45_mul_scale_90 */
    static const LL_Arithacc_InitTypeDef Conv2D_45_mul_scale_90_init19 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20083,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_45_mul_scale_90_init19);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_45_off_bias_92 */
    static const LL_Arithacc_InitTypeDef Conv2D_45_off_bias_92_init19 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28584,
      .B_scalar = -144,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_45_off_bias_92_init19);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_45 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_45_dma_init_in_0_19 = {
      /* 48x48x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_45_zero_off_out_87 */
      .offset_start = 147456,
      .offset_end = 156672,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_45_dma_init_in_0_19, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_45 input ports=1 range=5[629632,630784] */

    static const LL_Streng_TensorInitTypeDef Conv2D_45_dma_init_in_1_19 = {
      /* 32x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_45_weights_inflated_435 */
      .offset_start = 629632,
      .offset_end = 630784,
      .offset_limit = 630848,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_45_dma_init_in_1_19, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_45_off_bias_92 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_45_off_bias_92_dma_init_out_0_19 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_45_off_bias_out_93 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_45_off_bias_92_dma_init_out_0_19, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_mul_scale_90 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_off_bias_92 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_off_bias_92 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Init(switch_init_in_19, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_19_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_19_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_mul_scale_90 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_off_bias_92 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_45_off_bias_92 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Deinit(switch_deinit_in_19, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_19_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_19_all_units, 6);

  }
  ec_trace_end_epoch(19);
  ec_trace_start_epoch(20);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_48 */
    static const LL_Convacc_InitTypeDef Conv2D_48_init20 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_48_init20);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_48_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_48_ca_pipe_1_init20 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_48_ca_pipe_1_init20);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_48_mul_scale_99 */
    static const LL_Arithacc_InitTypeDef Conv2D_48_mul_scale_99_init20 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30669,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_48_mul_scale_99_init20);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_48_off_bias_101 */
    static const LL_Arithacc_InitTypeDef Conv2D_48_off_bias_101_init20 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25689,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14080))) /* Equivalent hex offset = 0x3700 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_48_off_bias_101_init20);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_48 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_48_dma_init_in_0_20 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_48_zero_off_out_96 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_48_dma_init_in_0_20, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_48 input ports=1 range=5[635392,636416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_48_dma_init_in_1_20 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_48_weights */
      .offset_start = 635392,
      .offset_end = 636416,
      .offset_limit = 636480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_48_dma_init_in_1_20, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_48_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_48_ca_pipe_1_dma_init_in_0_20 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_48_zero_off_out_96_copy_in_6 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_48_ca_pipe_1_dma_init_in_0_20, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_48_off_bias_101 output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_48_off_bias_101_dma_init_out_0_20 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_48_off_bias_out_102 */
      .offset_start = 73728,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_48_off_bias_101_dma_init_out_0_20, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_mul_scale_99 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_off_bias_101 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_off_bias_101 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Init(switch_init_in_20, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_20_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_20_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_mul_scale_99 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_off_bias_101 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_48_off_bias_101 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Deinit(switch_deinit_in_20, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_20_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_20_all_units, 8);

  }
  ec_trace_end_epoch(20);
  ec_trace_start_epoch(21);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_51 */
    static const LL_Arithacc_InitTypeDef Add_51_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23519,
      .B_scalar = 29412,
      .C_scalar = 17996,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_51_init21);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_54_4_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_54_4_clip_x_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 21,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_54_4_clip_x_init21);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_54_4_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_54_4_mul_x_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21936))) /* Equivalent hex offset = 0x55b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_54_4_mul_x_init21);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Sub node=PReLU_54_4_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_54_4_mul_x_mul_sub2__init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17290,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14464))) /* Equivalent hex offset = 0x3880 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_54_4_mul_x_mul_sub2__init21);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_in_0_21 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_44_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_51_dma_init_in_0_21, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 input ports=1 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_in_1_21 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_50_out_0 */
      .offset_start = 73728,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_51_dma_init_in_1_21, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_out_0_21 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_51_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_51_dma_init_out_0_21, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_54_4_mul_x_mul_sub2_ output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_54_4_mul_x_mul_sub2__dma_init_out_0_21 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_54_4_mul_x_cp_in_7 */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_54_4_mul_x_mul_sub2__dma_init_out_0_21, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Init(switch_init_in_21, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_21_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_21_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x108);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Deinit(switch_deinit_in_21, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_21_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_21_all_units, 8);

  }
  ec_trace_end_epoch(21);
  ec_trace_start_epoch(22);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_54_4_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_54_4_relu_x_init22 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21328))) /* Equivalent hex offset = 0x5350 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18096))) /* Equivalent hex offset = 0x46b0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_54_4_relu_x_init22);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_54_4_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_54_4_add_x_init22 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 19968,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_54_4_add_x_init22);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_54_4_relu_x input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_54_4_relu_x_dma_init_in_0_22 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_53_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_54_4_relu_x_dma_init_in_0_22, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_54_4_add_x input ports=1 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_54_4_add_x_dma_init_in_1_22 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_54_4_mul_x */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_54_4_add_x_dma_init_in_1_22, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_54_4_add_x output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_54_4_add_x_dma_init_out_0_22 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_54_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_54_4_add_x_dma_init_out_0_22, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Init(switch_init_in_22, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_22_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_22_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_54_4_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Deinit(switch_deinit_in_22, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_22_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_22_all_units, 5);

  }
  ec_trace_end_epoch(22);
  ec_trace_start_epoch(23);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_55_conv_identity */
    /* node=Conv2D_55_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_conv_identity input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_conv_identity_dma_init_in_0_23 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_zero_off_out_105_copy_in_58 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 2,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_55_conv_identity_dma_init_in_0_23, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_conv_identity output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_conv_identity_dma_init_out_0_23 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_54_out_0_cp_in_58 */
      .offset_start = 147456,
      .offset_end = 156672,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_55_conv_identity_dma_init_out_0_23, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Init(switch_init_in_23, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_23_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_23_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Deinit(switch_deinit_in_23, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_23_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_23_all_units, 2);

  }
  ec_trace_end_epoch(23);
  ec_trace_start_epoch(24);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_55 */
    static const LL_Convacc_InitTypeDef Conv2D_55_init24 = {
      .simd = 2,
      .fsub = -78,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_55_init24);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_55_mul_scale_108 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_mul_scale_108_init24 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30263,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_55_mul_scale_108_init24);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_55_off_bias_110 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_off_bias_110_init24 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26675,
      .B_scalar = -80,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_55_off_bias_110_init24);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_dma_init_in_0_24 = {
      /* 48x48x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_zero_off_out_105 */
      .offset_start = 147456,
      .offset_end = 156672,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_55_dma_init_in_0_24, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55 input ports=1 range=5[630784,631936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_dma_init_in_1_24 = {
      /* 32x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_55_weights_inflated_437 */
      .offset_start = 630784,
      .offset_end = 631936,
      .offset_limit = 632000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_55_dma_init_in_1_24, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_off_bias_110 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_off_bias_110_dma_init_out_0_24 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_off_bias_out_111 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_55_off_bias_110_dma_init_out_0_24, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_108 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_110 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_110 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Init(switch_init_in_24, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_24_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_24_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_108 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_110 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_110 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Deinit(switch_deinit_in_24, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_24_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_24_all_units, 6);

  }
  ec_trace_end_epoch(24);
  ec_trace_start_epoch(25);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_58 */
    static const LL_Convacc_InitTypeDef Conv2D_58_init25 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_58_init25);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_58_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_58_ca_pipe_1_init25 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_58_ca_pipe_1_init25);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_58_mul_scale_117 */
    static const LL_Arithacc_InitTypeDef Conv2D_58_mul_scale_117_init25 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28743,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_58_mul_scale_117_init25);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_58_off_bias_119 */
    static const LL_Arithacc_InitTypeDef Conv2D_58_off_bias_119_init25 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20897,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14208))) /* Equivalent hex offset = 0x3780 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_58_off_bias_119_init25);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_dma_init_in_0_25 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_zero_off_out_114 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_58_dma_init_in_0_25, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58 input ports=1 range=5[636416,637440] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_dma_init_in_1_25 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_58_weights */
      .offset_start = 636416,
      .offset_end = 637440,
      .offset_limit = 637504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_58_dma_init_in_1_25, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_ca_pipe_1_dma_init_in_0_25 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_zero_off_out_114_copy_in_8 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_58_ca_pipe_1_dma_init_in_0_25, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58_off_bias_119 output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_off_bias_119_dma_init_out_0_25 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_off_bias_out_120 */
      .offset_start = 73728,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_58_off_bias_119_dma_init_out_0_25, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_25[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_mul_scale_117 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_119 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_119 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=25 */
    LL_Switch_Init(switch_init_in_25, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_25_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_25_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_25[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_mul_scale_117 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_119 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_119 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=25 */
    LL_Switch_Deinit(switch_deinit_in_25, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_25_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_25_all_units, 8);

  }
  ec_trace_end_epoch(25);
  ec_trace_start_epoch(26);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_61 */
    static const LL_Arithacc_InitTypeDef Add_61_init26 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19641,
      .B_scalar = 20990,
      .C_scalar = 21672,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_61_init26);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_64_5_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_clip_x_init26 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -24,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_64_5_clip_x_init26);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_64_5_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_mul_x_init26 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21968))) /* Equivalent hex offset = 0x55d0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_64_5_mul_x_init26);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_64_5_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_mul_x_mul_sub2__init26 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21661,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14592))) /* Equivalent hex offset = 0x3900 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_64_5_mul_x_mul_sub2__init26);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_in_0_26 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_54_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_61_dma_init_in_0_26, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 input ports=1 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_in_1_26 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_60_out_0 */
      .offset_start = 73728,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_61_dma_init_in_1_26, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_out_0_26 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_61_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_61_dma_init_out_0_26, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_mul_x_mul_sub2_ output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_mul_x_mul_sub2__dma_init_out_0_26 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_5_mul_x_cp_in_9 */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_64_5_mul_x_mul_sub2__dma_init_out_0_26, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Init(switch_init_in_26, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_26_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_26_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Deinit(switch_deinit_in_26, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_26_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_26_all_units, 8);

  }
  ec_trace_end_epoch(26);
  ec_trace_start_epoch(27);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_64_5_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_64_5_relu_x_init27 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21360))) /* Equivalent hex offset = 0x5370 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18208))) /* Equivalent hex offset = 0x4720 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_64_5_relu_x_init27);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_64_5_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_add_x_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 24320,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_64_5_add_x_init27);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_65 */
    static const LL_Poolacc_InitTypeDef MaxPool_65_init27 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 48,
      .inputY = 48,
      .outputX = 24,
      .outputY = 24,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 47,
      .leftCrop = 0,
      .rightCrop = 47,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_65_init27);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_relu_x input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_relu_x_dma_init_in_0_27 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_63_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_64_5_relu_x_dma_init_in_0_27, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_add_x input ports=1 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_add_x_dma_init_in_1_27 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_5_mul_x */
      .offset_start = 221184,
      .offset_end = 223488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_64_5_add_x_dma_init_in_1_27, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_add_x output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_add_x_dma_init_out_0_27 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_64_5_add_x_dma_init_out_0_27, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_65 output ports=0 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef MaxPool_65_dma_init_out_0_27 = {
      /* transpose to memory with rank=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_65_out_0 */
      .offset_start = 294912,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 1,
      .frame_offset = 24,
      .line_offset = 768,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &MaxPool_65_dma_init_out_0_27, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_65 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_65 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Init(switch_init_in_27, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_27_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_27_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x102);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_65 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_65 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Deinit(switch_deinit_in_27, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_27_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_27_all_units, 7);

  }
  ec_trace_end_epoch(27);
  ec_trace_start_epoch(28);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Pad_67 */
    static const LL_Convacc_InitTypeDef Pad_67_init28 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -95,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 32,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Pad_67_init28);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_69_conv_identity */
    /* node=Conv2D_69_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_67 input ports=0 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef Pad_67_dma_init_in_0_28 = {
      /* 24x32x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_66_out_0 */
      .offset_start = 294912,
      .offset_end = 295680,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 768,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Pad_67_dma_init_in_0_28, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_67 input ports=1 range=5[643008,643032] */

    static const LL_Streng_TensorInitTypeDef Pad_67_dma_init_in_1_28 = {
      /* 24x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Pad_67_pad_kern_258 */
      .offset_start = 643008,
      .offset_end = 643032,
      .offset_limit = 643096,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Pad_67_dma_init_in_1_28, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_69_conv_identity input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_69_conv_identity_dma_init_in_0_28 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_69_zero_off_out_123_copy_in_59 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 2,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_69_conv_identity_dma_init_in_0_28, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 92160 */
    /* octoFlash -> 24 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_67 output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef Pad_67_dma_init_out_0_28 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_67_out_0 */
      .offset_start = 147456,
      .offset_end = 148992,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Pad_67_dma_init_out_0_28, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_69_conv_identity output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_69_conv_identity_dma_init_out_0_28 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_out_0_cp_in_59 */
      .offset_start = 73728,
      .offset_end = 82944,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_69_conv_identity_dma_init_out_0_28, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Init(switch_init_in_28, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_28_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_28_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x60);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_67 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Deinit(switch_deinit_in_28, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_28_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_28_all_units, 6);

  }
  ec_trace_end_epoch(28);
  ec_trace_end_blob("_ec_blob_face_landmark_16");
}

void trace_ec__ec_blob_face_landmark_30(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_30");
  ec_trace_start_epoch(30);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_69 */
    static const LL_Convacc_InitTypeDef Conv2D_69_init30 = {
      .simd = 2,
      .fsub = -95,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_69_init30);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_69_mul_scale_126 */
    static const LL_Arithacc_InitTypeDef Conv2D_69_mul_scale_126_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23410,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_69_mul_scale_126_init30);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_69_off_bias_128 */
    static const LL_Arithacc_InitTypeDef Conv2D_69_off_bias_128_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19090,
      .B_scalar = -256,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_69_off_bias_128_init30);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_69 input ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_69_dma_init_in_0_30 = {
      /* 48x48x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_69_zero_off_out_123 */
      .offset_start = 73728,
      .offset_end = 82944,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_69_dma_init_in_0_30, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_69 input ports=1 range=5[631936,633088] */

    static const LL_Streng_TensorInitTypeDef Conv2D_69_dma_init_in_1_30 = {
      /* 32x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_69_weights_inflated_439 */
      .offset_start = 631936,
      .offset_end = 633088,
      .offset_limit = 633152,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_69_dma_init_in_1_30, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_69_off_bias_128 output ports=0 range=8[147456,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_69_off_bias_128_dma_init_out_0_30 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_69_off_bias_out_129 */
      .offset_start = 147456,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_69_off_bias_128_dma_init_out_0_30, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_mul_scale_126 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_off_bias_128 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_off_bias_128 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Init(switch_init_in_30, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_30_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_30_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_mul_scale_126 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_off_bias_128 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_69_off_bias_128 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Deinit(switch_deinit_in_30, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_30_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_30_all_units, 6);

  }
  ec_trace_end_epoch(30);
  ec_trace_start_epoch(31);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_72 */
    static const LL_Convacc_InitTypeDef Conv2D_72_init31 = {
      .simd = 2,
      .fsub = -16,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_72_init31);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_72_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_72_ca_pipe_1_init31 = {
      .simd = 2,
      .fsub = -16,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_72_ca_pipe_1_init31);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_72_mul_scale_135 */
    static const LL_Arithacc_InitTypeDef Conv2D_72_mul_scale_135_init31 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21812,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_72_mul_scale_135_init31);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_72_off_bias_137 */
    static const LL_Arithacc_InitTypeDef Conv2D_72_off_bias_137_init31 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22550,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 10240))) /* Equivalent hex offset = 0x2800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_72_off_bias_137_init31);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_72 input ports=0 range=8[147456,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_72_dma_init_in_0_31 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_72_zero_off_out_132 */
      .offset_start = 147456,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_72_dma_init_in_0_31, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_72 input ports=1 range=5[627584,629632] */

    static const LL_Streng_TensorInitTypeDef Conv2D_72_dma_init_in_1_31 = {
      /* 64x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_72_weights */
      .offset_start = 627584,
      .offset_end = 629632,
      .offset_limit = 629696,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_72_dma_init_in_1_31, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_72_ca_pipe_1 input ports=0 range=8[147456,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_72_ca_pipe_1_dma_init_in_0_31 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_72_zero_off_out_132_copy_in_11 ca pipe offset=1 */
      .offset_start = 147472,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_72_ca_pipe_1_dma_init_in_0_31, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 2048 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_72_off_bias_137 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_72_off_bias_137_dma_init_out_0_31 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_72_off_bias_out_138 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_72_off_bias_137_dma_init_out_0_31, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_mul_scale_135 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_off_bias_137 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_off_bias_137 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Init(switch_init_in_31, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_31_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_31_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_mul_scale_135 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_off_bias_137 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_72_off_bias_137 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Deinit(switch_deinit_in_31, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_31_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_31_all_units, 8);

  }
  ec_trace_end_epoch(31);
  ec_trace_start_epoch(32);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_75 */
    static const LL_Arithacc_InitTypeDef Add_75_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27023,
      .B_scalar = 23587,
      .C_scalar = 20962,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_75_init32);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_78_6_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_78_6_clip_x_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -37,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_78_6_clip_x_init32);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_78_6_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_78_6_mul_x_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20816))) /* Equivalent hex offset = 0x5150 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_78_6_mul_x_init32);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_78_6_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_78_6_mul_x_mul_sub2__init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16677,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 11008))) /* Equivalent hex offset = 0x2b00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_78_6_mul_x_mul_sub2__init32);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_75 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_75_dma_init_in_0_32 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_68_out_0 */
      .offset_start = 0,
      .offset_end = 576,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_75_dma_init_in_0_32, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_75 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_75_dma_init_in_1_32 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_74_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_75_dma_init_in_1_32, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_75 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_75_dma_init_out_0_32 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_75_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_75_dma_init_out_0_32, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_78_6_mul_x_mul_sub2_ output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_78_6_mul_x_mul_sub2__dma_init_out_0_32 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_78_6_mul_x_cp_in_12 */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_78_6_mul_x_mul_sub2__dma_init_out_0_32, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Init(switch_init_in_32, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_32_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_32_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x21);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_75 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Deinit(switch_deinit_in_32, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_32_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_32_all_units, 8);

  }
  ec_trace_end_epoch(32);
  ec_trace_start_epoch(33);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_78_6_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_78_6_relu_x_init33 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21392))) /* Equivalent hex offset = 0x5390 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18320))) /* Equivalent hex offset = 0x4790 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_78_6_relu_x_init33);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_78_6_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_78_6_add_x_init33 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16640,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_78_6_add_x_init33);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_78_6_relu_x input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_78_6_relu_x_dma_init_in_0_33 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_77_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_78_6_relu_x_dma_init_in_0_33, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_78_6_add_x input ports=1 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_78_6_add_x_dma_init_in_1_33 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_78_6_mul_x */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_78_6_add_x_dma_init_in_1_33, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_78_6_add_x output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef PReLU_78_6_add_x_dma_init_out_0_33 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_78_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_78_6_add_x_dma_init_out_0_33, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Init(switch_init_in_33, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_33_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_33_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_78_6_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Deinit(switch_deinit_in_33, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_33_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_33_all_units, 5);

  }
  ec_trace_end_epoch(33);
  ec_trace_start_epoch(34);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_79_conv_identity */
    /* node=Conv2D_79_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_conv_identity input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_conv_identity_dma_init_in_0_34 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_141_copy_in_60 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 2,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_79_conv_identity_dma_init_in_0_34, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_conv_identity output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_conv_identity_dma_init_out_0_34 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_78_out_0_cp_in_60 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_79_conv_identity_dma_init_out_0_34, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Init(switch_init_in_34, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_34_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_34_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Deinit(switch_deinit_in_34, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_34_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_34_all_units, 2);

  }
  ec_trace_end_epoch(34);
  ec_trace_start_epoch(35);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_79 */
    static const LL_Convacc_InitTypeDef Conv2D_79_init35 = {
      .simd = 2,
      .fsub = -65,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_79_init35);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_79_mul_scale_144 */
    static const LL_Arithacc_InitTypeDef Conv2D_79_mul_scale_144_init35 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17440,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_79_mul_scale_144_init35);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_79_off_bias_146 */
    static const LL_Arithacc_InitTypeDef Conv2D_79_off_bias_146_init35 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23989,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_79_off_bias_146_init35);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_dma_init_in_0_35 = {
      /* 24x24x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_141 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_79_dma_init_in_0_35, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79 input ports=1 range=5[620672,622976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_dma_init_in_1_35 = {
      /* 64x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_79_weights_inflated_441 */
      .offset_start = 620672,
      .offset_end = 622976,
      .offset_limit = 623040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_79_dma_init_in_1_35, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_off_bias_146 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_off_bias_146_dma_init_out_0_35 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_off_bias_out_147 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_79_off_bias_146_dma_init_out_0_35, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_mul_scale_144 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_146 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_146 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Init(switch_init_in_35, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_35_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_35_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_mul_scale_144 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_146 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_146 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Deinit(switch_deinit_in_35, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_35_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_35_all_units, 6);

  }
  ec_trace_end_epoch(35);
  ec_trace_start_epoch(36);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_82 */
    static const LL_Convacc_InitTypeDef Conv2D_82_init36 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_82_init36);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_82_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_82_ca_pipe_1_init36 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_82_ca_pipe_1_init36);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_82_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_82_ca_pipe_2_init36 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_82_ca_pipe_2_init36);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_82_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_82_ca_pipe_3_init36 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_82_ca_pipe_3_init36);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_82_mul_scale_153 */
    static const LL_Arithacc_InitTypeDef Conv2D_82_mul_scale_153_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17754,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_82_mul_scale_153_init36);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_82_off_bias_155 */
    static const LL_Arithacc_InitTypeDef Conv2D_82_off_bias_155_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20291,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 10496))) /* Equivalent hex offset = 0x2900 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_82_off_bias_155_init36);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_82_zero_off_out_150 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_82_dma_init_in_0_36, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82 input ports=1 range=5[601472,605568] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_dma_init_in_1_36 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_82_weights */
      .offset_start = 601472,
      .offset_end = 605568,
      .offset_limit = 605632,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_82_dma_init_in_1_36, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82_ca_pipe_1 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_ca_pipe_1_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_82_zero_off_out_150_copy_in_13 ca pipe offset=1 */
      .offset_start = 110608,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_82_ca_pipe_1_dma_init_in_0_36, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82_ca_pipe_2 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_ca_pipe_2_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_82_zero_off_out_150_copy_in_14 ca pipe offset=2 */
      .offset_start = 110624,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_82_ca_pipe_2_dma_init_in_0_36, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82_ca_pipe_3 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_ca_pipe_3_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_82_zero_off_out_150_copy_in_15 ca pipe offset=3 */
      .offset_start = 110640,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_82_ca_pipe_3_dma_init_in_0_36, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_82_off_bias_155 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_82_off_bias_155_dma_init_out_0_36 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_82_off_bias_out_156 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_82_off_bias_155_dma_init_out_0_36, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_mul_scale_153 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_off_bias_155 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_off_bias_155 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Init(switch_init_in_36, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_36_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_36_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_mul_scale_153 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_off_bias_155 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_82_off_bias_155 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Deinit(switch_deinit_in_36, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_36_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_36_all_units, 12);

  }
  ec_trace_end_epoch(36);
  ec_trace_start_epoch(37);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_85 */
    static const LL_Arithacc_InitTypeDef Add_85_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24459,
      .B_scalar = 22955,
      .C_scalar = 28879,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_85_init37);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_88_7_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_88_7_clip_x_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -12,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_88_7_clip_x_init37);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_88_7_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_88_7_mul_x_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20880))) /* Equivalent hex offset = 0x5190 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_88_7_mul_x_init37);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_88_7_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_88_7_mul_x_mul_sub2__init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18639,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 11264))) /* Equivalent hex offset = 0x2c00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_88_7_mul_x_mul_sub2__init37);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_85 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_85_dma_init_in_0_37 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_78_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_85_dma_init_in_0_37, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_85 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_85_dma_init_in_1_37 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_84_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_85_dma_init_in_1_37, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_85 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_85_dma_init_out_0_37 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_85_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_85_dma_init_out_0_37, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_88_7_mul_x_mul_sub2_ output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_88_7_mul_x_mul_sub2__dma_init_out_0_37 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_88_7_mul_x_cp_in_16 */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_88_7_mul_x_mul_sub2__dma_init_out_0_37, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Init(switch_init_in_37, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_37_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_37_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x28);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Deinit(switch_deinit_in_37, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_37_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_37_all_units, 8);

  }
  ec_trace_end_epoch(37);
  ec_trace_start_epoch(38);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_88_7_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_88_7_relu_x_init38 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21424))) /* Equivalent hex offset = 0x53b0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18432))) /* Equivalent hex offset = 0x4800 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_88_7_relu_x_init38);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_88_7_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_88_7_add_x_init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16896,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_88_7_add_x_init38);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_88_7_relu_x input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_88_7_relu_x_dma_init_in_0_38 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_87_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_88_7_relu_x_dma_init_in_0_38, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_88_7_add_x input ports=1 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_88_7_add_x_dma_init_in_1_38 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_88_7_mul_x */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_88_7_add_x_dma_init_in_1_38, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_88_7_add_x output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef PReLU_88_7_add_x_dma_init_out_0_38 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_88_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_88_7_add_x_dma_init_out_0_38, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Init(switch_init_in_38, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_38_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_38_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_88_7_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Deinit(switch_deinit_in_38, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_38_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_38_all_units, 5);

  }
  ec_trace_end_epoch(38);
  ec_trace_start_epoch(39);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_89_conv_identity */
    /* node=Conv2D_89_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_89_conv_identity input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_89_conv_identity_dma_init_in_0_39 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_89_zero_off_out_159_copy_in_61 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 2,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_89_conv_identity_dma_init_in_0_39, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_89_conv_identity output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_89_conv_identity_dma_init_out_0_39 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_88_out_0_cp_in_61 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_89_conv_identity_dma_init_out_0_39, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Init(switch_init_in_39, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_39_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_39_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Deinit(switch_deinit_in_39, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_39_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_39_all_units, 2);

  }
  ec_trace_end_epoch(39);
  ec_trace_start_epoch(40);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_89 */
    static const LL_Convacc_InitTypeDef Conv2D_89_init40 = {
      .simd = 2,
      .fsub = -66,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_89_init40);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_89_mul_scale_162 */
    static const LL_Arithacc_InitTypeDef Conv2D_89_mul_scale_162_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30757,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_89_mul_scale_162_init40);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_89_off_bias_164 */
    static const LL_Arithacc_InitTypeDef Conv2D_89_off_bias_164_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31239,
      .B_scalar = -48,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_89_off_bias_164_init40);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_89 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_89_dma_init_in_0_40 = {
      /* 24x24x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_89_zero_off_out_159 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_89_dma_init_in_0_40, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_89 input ports=1 range=5[622976,625280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_89_dma_init_in_1_40 = {
      /* 64x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_89_weights_inflated_443 */
      .offset_start = 622976,
      .offset_end = 625280,
      .offset_limit = 625344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_89_dma_init_in_1_40, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_89_off_bias_164 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_89_off_bias_164_dma_init_out_0_40 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_89_off_bias_out_165 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_89_off_bias_164_dma_init_out_0_40, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_mul_scale_162 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_off_bias_164 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_off_bias_164 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Init(switch_init_in_40, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_40_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_40_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_mul_scale_162 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_off_bias_164 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_89_off_bias_164 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Deinit(switch_deinit_in_40, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_40_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_40_all_units, 6);

  }
  ec_trace_end_epoch(40);
  ec_trace_start_epoch(41);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_92 */
    static const LL_Convacc_InitTypeDef Conv2D_92_init41 = {
      .simd = 2,
      .fsub = -3,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_92_init41);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_92_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_92_ca_pipe_1_init41 = {
      .simd = 2,
      .fsub = -3,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_92_ca_pipe_1_init41);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_92_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_92_ca_pipe_2_init41 = {
      .simd = 2,
      .fsub = -3,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_92_ca_pipe_2_init41);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_92_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_92_ca_pipe_3_init41 = {
      .simd = 2,
      .fsub = -3,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_92_ca_pipe_3_init41);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_92_mul_scale_171 */
    static const LL_Arithacc_InitTypeDef Conv2D_92_mul_scale_171_init41 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16534,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_92_mul_scale_171_init41);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_92_off_bias_173 */
    static const LL_Arithacc_InitTypeDef Conv2D_92_off_bias_173_init41 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24214,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 10752))) /* Equivalent hex offset = 0x2a00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_92_off_bias_173_init41);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_92_zero_off_out_168 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_92_dma_init_in_0_41, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92 input ports=1 range=5[605568,609664] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_dma_init_in_1_41 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_92_weights */
      .offset_start = 605568,
      .offset_end = 609664,
      .offset_limit = 609728,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_92_dma_init_in_1_41, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92_ca_pipe_1 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_ca_pipe_1_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_92_zero_off_out_168_copy_in_17 ca pipe offset=1 */
      .offset_start = 110608,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_92_ca_pipe_1_dma_init_in_0_41, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92_ca_pipe_2 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_ca_pipe_2_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_92_zero_off_out_168_copy_in_18 ca pipe offset=2 */
      .offset_start = 110624,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_92_ca_pipe_2_dma_init_in_0_41, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92_ca_pipe_3 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_ca_pipe_3_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_92_zero_off_out_168_copy_in_19 ca pipe offset=3 */
      .offset_start = 110640,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_92_ca_pipe_3_dma_init_in_0_41, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_92_off_bias_173 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_92_off_bias_173_dma_init_out_0_41 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_92_off_bias_out_174 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_92_off_bias_173_dma_init_out_0_41, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_mul_scale_171 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_off_bias_173 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_off_bias_173 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Init(switch_init_in_41, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_41_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_41_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_mul_scale_171 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_off_bias_173 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_92_off_bias_173 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Deinit(switch_deinit_in_41, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_41_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_41_all_units, 12);

  }
  ec_trace_end_epoch(41);
  ec_trace_start_epoch(42);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_95 */
    static const LL_Arithacc_InitTypeDef Add_95_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28376,
      .B_scalar = 23073,
      .C_scalar = 17971,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_95_init42);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_98_8_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_98_8_clip_x_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -22,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_98_8_clip_x_init42);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_98_8_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_98_8_mul_x_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20944))) /* Equivalent hex offset = 0x51d0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_98_8_mul_x_init42);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_98_8_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_98_8_mul_x_mul_sub2__init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17905,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 11520))) /* Equivalent hex offset = 0x2d00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_98_8_mul_x_mul_sub2__init42);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_95 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_95_dma_init_in_0_42 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_88_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_95_dma_init_in_0_42, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_95 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_95_dma_init_in_1_42 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_94_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_95_dma_init_in_1_42, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_95 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_95_dma_init_out_0_42 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_95_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_95_dma_init_out_0_42, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_98_8_mul_x_mul_sub2_ output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_98_8_mul_x_mul_sub2__dma_init_out_0_42 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_98_8_mul_x_cp_in_20 */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_98_8_mul_x_mul_sub2__dma_init_out_0_42, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Init(switch_init_in_42, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_42_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_42_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_95 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Deinit(switch_deinit_in_42, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_42_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_42_all_units, 8);

  }
  ec_trace_end_epoch(42);
  ec_trace_start_epoch(43);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_98_8_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_98_8_relu_x_init43 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21456))) /* Equivalent hex offset = 0x53d0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18544))) /* Equivalent hex offset = 0x4870 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_98_8_relu_x_init43);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_98_8_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_98_8_add_x_init43 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 29696,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_98_8_add_x_init43);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_99 */
    static const LL_Poolacc_InitTypeDef MaxPool_99_init43 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 24,
      .inputY = 24,
      .outputX = 12,
      .outputY = 12,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 23,
      .leftCrop = 0,
      .rightCrop = 23,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_99_init43);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_98_8_relu_x input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_98_8_relu_x_dma_init_in_0_43 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_97_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_98_8_relu_x_dma_init_in_0_43, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_98_8_add_x input ports=1 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_98_8_add_x_dma_init_in_1_43 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_98_8_mul_x */
      .offset_start = 110592,
      .offset_end = 111168,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_98_8_add_x_dma_init_in_1_43, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_98_8_add_x output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef PReLU_98_8_add_x_dma_init_out_0_43 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_98_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_98_8_add_x_dma_init_out_0_43, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_99 output ports=0 range=8[147456,156672] */

    static const LL_Streng_TensorInitTypeDef MaxPool_99_dma_init_out_0_43 = {
      /* transpose to memory with rank=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_99_out_0 */
      .offset_start = 147456,
      .offset_limit = 156736,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 1,
      .frame_offset = 12,
      .line_offset = 768,
      .loop_offset = 9216,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &MaxPool_99_dma_init_out_0_43, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 46080 */

    static const LL_Switch_InitTypeDef switch_init_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_99 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_99 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Init(switch_init_in_43, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_43_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_43_all_units, 7);

  }

  ec_trace_wait_epoch_end(0xc0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_98_8_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_99 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_99 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Deinit(switch_deinit_in_43, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_43_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_43_all_units, 7);

  }
  ec_trace_end_epoch(43);
  ec_trace_start_epoch(44);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Pad_101 */
    static const LL_Convacc_InitTypeDef Pad_101_init44 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -58,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 64,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 64,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Pad_101_init44);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_103_conv_identity */
    /* node=Conv2D_103_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_101 input ports=0 range=8[147456,156672] */

    static const LL_Streng_TensorInitTypeDef Pad_101_dma_init_in_0_44 = {
      /* 12x64x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_100_out_0 */
      .offset_start = 147456,
      .offset_end = 148224,
      .offset_limit = 156736,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 768,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 12,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Pad_101_dma_init_in_0_44, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_101 input ports=1 range=5[643040,643052] */

    static const LL_Streng_TensorInitTypeDef Pad_101_dma_init_in_1_44 = {
      /* 12x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Pad_101_pad_kern_390 */
      .offset_start = 643040,
      .offset_end = 643052,
      .offset_limit = 643120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Pad_101_dma_init_in_1_44, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_103_conv_identity input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_103_conv_identity_dma_init_in_0_44 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_103_zero_off_out_177_copy_in_62 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 2,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_103_conv_identity_dma_init_in_0_44, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 46080 */
    /* octoFlash -> 12 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_101 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Pad_101_dma_init_out_0_44 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_101_out_0 */
      .offset_start = 73728,
      .offset_end = 75264,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 12,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Pad_101_dma_init_out_0_44, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_103_conv_identity output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_103_conv_identity_dma_init_out_0_44 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_98_out_0_cp_in_62 */
      .offset_start = 36864,
      .offset_end = 39168,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_103_conv_identity_dma_init_out_0_44, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 55296 */

    static const LL_Switch_InitTypeDef switch_init_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Init(switch_init_in_44, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_44_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_44_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_101 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Deinit(switch_deinit_in_44, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_44_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_44_all_units, 6);

  }
  ec_trace_end_epoch(44);
  ec_trace_end_blob("_ec_blob_face_landmark_30");
}

void trace_ec__ec_blob_face_landmark_46(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_46");
  ec_trace_start_epoch(46);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_103 */
    static const LL_Convacc_InitTypeDef Conv2D_103_init46 = {
      .simd = 2,
      .fsub = -58,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_103_init46);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_103_mul_scale_180 */
    static const LL_Arithacc_InitTypeDef Conv2D_103_mul_scale_180_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23074,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_103_mul_scale_180_init46);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_103_off_bias_182 */
    static const LL_Arithacc_InitTypeDef Conv2D_103_off_bias_182_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24660,
      .B_scalar = -224,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_103_off_bias_182_init46);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_103 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_103_dma_init_in_0_46 = {
      /* 24x24x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_103_zero_off_out_177 */
      .offset_start = 36864,
      .offset_end = 39168,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_103_dma_init_in_0_46, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_103 input ports=1 range=5[625280,627584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_103_dma_init_in_1_46 = {
      /* 64x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_103_weights_inflated_445 */
      .offset_start = 625280,
      .offset_end = 627584,
      .offset_limit = 627648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_103_dma_init_in_1_46, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_103_off_bias_182 output ports=0 range=8[73728,82944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_103_off_bias_182_dma_init_out_0_46 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_103_off_bias_out_183 */
      .offset_start = 73728,
      .offset_limit = 83008,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_103_off_bias_182_dma_init_out_0_46, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_mul_scale_180 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_off_bias_182 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_off_bias_182 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Init(switch_init_in_46, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_46_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_46_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_mul_scale_180 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_off_bias_182 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_103_off_bias_182 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Deinit(switch_deinit_in_46, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_46_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_46_all_units, 6);

  }
  ec_trace_end_epoch(46);
  ec_trace_start_epoch(47);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_106 */
    static const LL_Convacc_InitTypeDef Conv2D_106_init47 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_106_init47);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_106_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_1_init47 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_106_ca_pipe_1_init47);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_106_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_2_init47 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_106_ca_pipe_2_init47);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_106_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_3_init47 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_106_ca_pipe_3_init47);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_106_mul_scale_189 */
    static const LL_Arithacc_InitTypeDef Conv2D_106_mul_scale_189_init47 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19103,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_106_mul_scale_189_init47);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_106_off_bias_191 */
    static const LL_Arithacc_InitTypeDef Conv2D_106_off_bias_191_init47 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31100,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 0))) /* Equivalent hex offset = 0x0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_106_off_bias_191_init47);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106 input ports=0 range=8[73728,82944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_dma_init_in_0_47 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_186 */
      .offset_start = 73728,
      .offset_limit = 83008,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_106_dma_init_in_0_47, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106 input ports=1 range=5[551808,560000] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_dma_init_in_1_47 = {
      /* 128x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_106_weights */
      .offset_start = 551808,
      .offset_end = 560000,
      .offset_limit = 560064,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_106_dma_init_in_1_47, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_1 input ports=0 range=8[73728,82944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_1_dma_init_in_0_47 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_186_copy_in_22 ca pipe offset=1 */
      .offset_start = 73744,
      .offset_limit = 83008,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_106_ca_pipe_1_dma_init_in_0_47, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_2 input ports=0 range=8[73728,82944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_2_dma_init_in_0_47 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_186_copy_in_23 ca pipe offset=2 */
      .offset_start = 73760,
      .offset_limit = 83008,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_106_ca_pipe_2_dma_init_in_0_47, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_3 input ports=0 range=8[73728,82944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_3_dma_init_in_0_47 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_186_copy_in_24 ca pipe offset=3 */
      .offset_start = 73776,
      .offset_limit = 83008,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_106_ca_pipe_3_dma_init_in_0_47, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */
    /* octoFlash -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_off_bias_191 output ports=0 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_off_bias_191_dma_init_out_0_47 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_off_bias_out_192 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_106_off_bias_191_dma_init_out_0_47, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_mul_scale_189 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_191 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_191 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Init(switch_init_in_47, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_47_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_47_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_mul_scale_189 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_191 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_191 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Deinit(switch_deinit_in_47, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_47_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_47_all_units, 12);

  }
  ec_trace_end_epoch(47);
  ec_trace_start_epoch(48);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_109 */
    static const LL_Arithacc_InitTypeDef Add_109_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32095,
      .B_scalar = 21754,
      .C_scalar = 23929,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_109_init48);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_112_9_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_112_9_clip_x_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -43,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_112_9_clip_x_init48);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_112_9_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_112_9_mul_x_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16384))) /* Equivalent hex offset = 0x4000 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_112_9_mul_x_init48);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_112_9_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_112_9_mul_x_mul_sub2__init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30166,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 1536))) /* Equivalent hex offset = 0x600 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_112_9_mul_x_mul_sub2__init48);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_109 input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Add_109_dma_init_in_0_48 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_102_out_0 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_109_dma_init_in_0_48, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_109 input ports=1 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Add_109_dma_init_in_1_48 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_108_out_0 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_109_dma_init_in_1_48, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_109 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Add_109_dma_init_out_0_48 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_109_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_109_dma_init_out_0_48, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_112_9_mul_x_mul_sub2_ output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_112_9_mul_x_mul_sub2__dma_init_out_0_48 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_112_9_mul_x_cp_in_25 */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_112_9_mul_x_mul_sub2__dma_init_out_0_48, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Init(switch_init_in_48, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_48_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_48_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_109 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Deinit(switch_deinit_in_48, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_48_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_48_all_units, 8);

  }
  ec_trace_end_epoch(48);
  ec_trace_start_epoch(49);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_112_9_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_112_9_relu_x_init49 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21488))) /* Equivalent hex offset = 0x53f0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18656))) /* Equivalent hex offset = 0x48e0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_112_9_relu_x_init49);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_112_9_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_112_9_add_x_init49 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 23296,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_112_9_add_x_init49);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_112_9_relu_x input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef PReLU_112_9_relu_x_dma_init_in_0_49 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_111_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_112_9_relu_x_dma_init_in_0_49, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_112_9_add_x input ports=1 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_112_9_add_x_dma_init_in_1_49 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_112_9_mul_x */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_112_9_add_x_dma_init_in_1_49, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_112_9_add_x output ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_112_9_add_x_dma_init_out_0_49 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_112_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_112_9_add_x_dma_init_out_0_49, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Init(switch_init_in_49, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_49_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_49_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_112_9_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Deinit(switch_deinit_in_49, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_49_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_49_all_units, 5);

  }
  ec_trace_end_epoch(49);
  ec_trace_start_epoch(50);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_113_conv_identity */
    /* node=Conv2D_113_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_113_conv_identity input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_113_conv_identity_dma_init_in_0_50 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_113_zero_off_out_195_copy_in_63 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_113_conv_identity_dma_init_in_0_50, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_113_conv_identity output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_113_conv_identity_dma_init_out_0_50 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_112_out_0_cp_in_63 */
      .offset_start = 55296,
      .offset_end = 55872,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_113_conv_identity_dma_init_out_0_50, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Init(switch_init_in_50, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_50_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_50_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Deinit(switch_deinit_in_50, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_50_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_50_all_units, 2);

  }
  ec_trace_end_epoch(50);
  ec_trace_start_epoch(51);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_113 */
    static const LL_Convacc_InitTypeDef Conv2D_113_init51 = {
      .simd = 2,
      .fsub = -91,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_113_init51);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_113_mul_scale_198 */
    static const LL_Arithacc_InitTypeDef Conv2D_113_mul_scale_198_init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31642,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_113_mul_scale_198_init51);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_113_off_bias_200 */
    static const LL_Arithacc_InitTypeDef Conv2D_113_off_bias_200_init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25745,
      .B_scalar = -96,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_113_off_bias_200_init51);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_113 input ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_113_dma_init_in_0_51 = {
      /* 12x12x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_113_zero_off_out_195 */
      .offset_start = 55296,
      .offset_end = 55872,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_113_dma_init_in_0_51, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_113 input ports=1 range=5[560000,564608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_113_dma_init_in_1_51 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_113_weights_inflated_447 */
      .offset_start = 560000,
      .offset_end = 564608,
      .offset_limit = 564672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_113_dma_init_in_1_51, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_113_off_bias_200 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_113_off_bias_200_dma_init_out_0_51 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_113_off_bias_out_201 */
      .offset_start = 36864,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_113_off_bias_200_dma_init_out_0_51, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_51[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_mul_scale_198 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_off_bias_200 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_off_bias_200 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=51 */
    LL_Switch_Init(switch_init_in_51, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_51_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_51_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_51[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_mul_scale_198 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_off_bias_200 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_113_off_bias_200 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=51 */
    LL_Switch_Deinit(switch_deinit_in_51, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_51_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_51_all_units, 6);

  }
  ec_trace_end_epoch(51);
  ec_trace_start_epoch(52);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_116 */
    static const LL_Convacc_InitTypeDef Conv2D_116_init52 = {
      .simd = 2,
      .fsub = -6,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_116_init52);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_116_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_116_ca_pipe_1_init52 = {
      .simd = 2,
      .fsub = -6,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_116_ca_pipe_1_init52);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_116_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_116_ca_pipe_2_init52 = {
      .simd = 2,
      .fsub = -6,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_116_ca_pipe_2_init52);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_116_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_116_ca_pipe_3_init52 = {
      .simd = 2,
      .fsub = -6,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_116_ca_pipe_3_init52);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_116_mul_scale_207 */
    static const LL_Arithacc_InitTypeDef Conv2D_116_mul_scale_207_init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26539,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_116_mul_scale_207_init52);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_116_off_bias_209 */
    static const LL_Arithacc_InitTypeDef Conv2D_116_off_bias_209_init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25381,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 512))) /* Equivalent hex offset = 0x200 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_116_off_bias_209_init52);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_dma_init_in_0_52 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_zero_off_out_204 */
      .offset_start = 36864,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_116_dma_init_in_0_52, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116 input ports=1 range=5[404352,420736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_dma_init_in_1_52 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_116_weights */
      .offset_start = 404352,
      .offset_end = 420736,
      .offset_limit = 420800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_116_dma_init_in_1_52, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116 input ports=2 range=8[73728,78336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_dma_init_in_2_52 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 78336,
      .offset_limit = 78400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_116_dma_init_in_2_52, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116_ca_pipe_1 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_ca_pipe_1_dma_init_in_0_52 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_zero_off_out_204_copy_in_26 ca pipe offset=1 */
      .offset_start = 36880,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_116_ca_pipe_1_dma_init_in_0_52, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116_ca_pipe_2 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_ca_pipe_2_dma_init_in_0_52 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_zero_off_out_204_copy_in_27 ca pipe offset=2 */
      .offset_start = 36896,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_116_ca_pipe_2_dma_init_in_0_52, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116_ca_pipe_3 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_ca_pipe_3_dma_init_in_0_52 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_zero_off_out_204_copy_in_28 ca pipe offset=3 */
      .offset_start = 36912,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_116_ca_pipe_3_dma_init_in_0_52, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 92160 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116_ca_pipe_3 output ports=0 range=8[73728,78336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_ca_pipe_3_dma_init_out_0_52 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_out_0_cp_in_26_cp_in_27_cp_in_28 */
      .offset_start = 73728,
      .offset_end = 78336,
      .offset_limit = 78400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_116_ca_pipe_3_dma_init_out_0_52, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_116_off_bias_209 output ports=0 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_116_off_bias_209_dma_init_out_0_52 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_116_off_bias_out_210 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_116_off_bias_209_dma_init_out_0_52, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_116_mul_scale_207 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_off_bias_209 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_off_bias_209 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Init(switch_init_in_52, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_52_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_52_all_units, 14);

  }

  ec_trace_wait_epoch_end(0xc);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_116_mul_scale_207 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_off_bias_209 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_116_off_bias_209 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Deinit(switch_deinit_in_52, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_52_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_52_all_units, 14);

  }
  ec_trace_end_epoch(52);
  ec_trace_start_epoch(53);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_119 */
    static const LL_Arithacc_InitTypeDef Add_119_init53 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21279,
      .B_scalar = 22163,
      .C_scalar = 22896,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_119_init53);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_122_10_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_122_10_clip_x_init53 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -32,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_122_10_clip_x_init53);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_122_10_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_122_10_mul_x_init53 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16512))) /* Equivalent hex offset = 0x4080 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_122_10_mul_x_init53);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_122_10_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_122_10_mul_x_mul_sub2__init53 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26309,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 2048))) /* Equivalent hex offset = 0x800 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_122_10_mul_x_mul_sub2__init53);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_119 input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Add_119_dma_init_in_0_53 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_112_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_119_dma_init_in_0_53, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_119 input ports=1 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Add_119_dma_init_in_1_53 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_118_out_0 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_119_dma_init_in_1_53, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_119 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Add_119_dma_init_out_0_53 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_119_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_119_dma_init_out_0_53, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_122_10_mul_x_mul_sub2_ output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_122_10_mul_x_mul_sub2__dma_init_out_0_53 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_122_10_mul_x_cp_in_29 */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_122_10_mul_x_mul_sub2__dma_init_out_0_53, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Init(switch_init_in_53, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_53_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_53_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x6);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_119 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Deinit(switch_deinit_in_53, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_53_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_53_all_units, 8);

  }
  ec_trace_end_epoch(53);
  ec_trace_start_epoch(54);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_122_10_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_122_10_relu_x_init54 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21520))) /* Equivalent hex offset = 0x5410 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18768))) /* Equivalent hex offset = 0x4950 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_122_10_relu_x_init54);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_122_10_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_122_10_add_x_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 20992,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_122_10_add_x_init54);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_122_10_relu_x input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef PReLU_122_10_relu_x_dma_init_in_0_54 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_121_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_122_10_relu_x_dma_init_in_0_54, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_122_10_add_x input ports=1 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_122_10_add_x_dma_init_in_1_54 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_122_10_mul_x */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_122_10_add_x_dma_init_in_1_54, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_122_10_add_x output ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_122_10_add_x_dma_init_out_0_54 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_122_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_122_10_add_x_dma_init_out_0_54, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Init(switch_init_in_54, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_54_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_122_10_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Deinit(switch_deinit_in_54, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_54_all_units, 5);

  }
  ec_trace_end_epoch(54);
  ec_trace_start_epoch(55);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_123_conv_identity */
    /* node=Conv2D_123_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_123_conv_identity input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_123_conv_identity_dma_init_in_0_55 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_123_zero_off_out_213_copy_in_64 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_123_conv_identity_dma_init_in_0_55, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_123_conv_identity output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_123_conv_identity_dma_init_out_0_55 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_122_out_0_cp_in_64 */
      .offset_start = 55296,
      .offset_end = 55872,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_123_conv_identity_dma_init_out_0_55, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Init(switch_init_in_55, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_55_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_55_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Deinit(switch_deinit_in_55, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_55_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_55_all_units, 2);

  }
  ec_trace_end_epoch(55);
  ec_trace_start_epoch(56);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_123 */
    static const LL_Convacc_InitTypeDef Conv2D_123_init56 = {
      .simd = 2,
      .fsub = -82,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_123_init56);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_123_mul_scale_216 */
    static const LL_Arithacc_InitTypeDef Conv2D_123_mul_scale_216_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28915,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_123_mul_scale_216_init56);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_123_off_bias_218 */
    static const LL_Arithacc_InitTypeDef Conv2D_123_off_bias_218_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22669,
      .B_scalar = 272,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_123_off_bias_218_init56);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_123 input ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_123_dma_init_in_0_56 = {
      /* 12x12x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_123_zero_off_out_213 */
      .offset_start = 55296,
      .offset_end = 55872,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_123_dma_init_in_0_56, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_123 input ports=1 range=5[564608,569216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_123_dma_init_in_1_56 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_123_weights_inflated_449 */
      .offset_start = 564608,
      .offset_end = 569216,
      .offset_limit = 569280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_123_dma_init_in_1_56, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_123_off_bias_218 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_123_off_bias_218_dma_init_out_0_56 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_123_off_bias_out_219 */
      .offset_start = 36864,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_123_off_bias_218_dma_init_out_0_56, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_mul_scale_216 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_off_bias_218 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_off_bias_218 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Init(switch_init_in_56, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_56_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_56_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_mul_scale_216 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_off_bias_218 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_123_off_bias_218 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Deinit(switch_deinit_in_56, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_56_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_56_all_units, 6);

  }
  ec_trace_end_epoch(56);
  ec_trace_start_epoch(57);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_126 */
    static const LL_Convacc_InitTypeDef Conv2D_126_init57 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_126_init57);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_126_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_1_init57 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_126_ca_pipe_1_init57);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_126_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_2_init57 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_126_ca_pipe_2_init57);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_126_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_3_init57 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_126_ca_pipe_3_init57);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_126_mul_scale_225 */
    static const LL_Arithacc_InitTypeDef Conv2D_126_mul_scale_225_init57 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20455,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_126_mul_scale_225_init57);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_126_off_bias_227 */
    static const LL_Arithacc_InitTypeDef Conv2D_126_off_bias_227_init57 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19540,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 1024))) /* Equivalent hex offset = 0x400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_126_off_bias_227_init57);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_0_57 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_222 */
      .offset_start = 36864,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_126_dma_init_in_0_57, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=1 range=5[420736,437120] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_1_57 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_126_weights */
      .offset_start = 420736,
      .offset_end = 437120,
      .offset_limit = 437184,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_126_dma_init_in_1_57, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=2 range=8[73728,78336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_2_57 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 78336,
      .offset_limit = 78400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_126_dma_init_in_2_57, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_1 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_1_dma_init_in_0_57 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_222_copy_in_30 ca pipe offset=1 */
      .offset_start = 36880,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_126_ca_pipe_1_dma_init_in_0_57, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_2 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_2_dma_init_in_0_57 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_222_copy_in_31 ca pipe offset=2 */
      .offset_start = 36896,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_126_ca_pipe_2_dma_init_in_0_57, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_3 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_3_dma_init_in_0_57 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_222_copy_in_32 ca pipe offset=3 */
      .offset_start = 36912,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_126_ca_pipe_3_dma_init_in_0_57, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 92160 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_3 output ports=0 range=8[73728,78336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_3_dma_init_out_0_57 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_out_0_cp_in_30_cp_in_31_cp_in_32 */
      .offset_start = 73728,
      .offset_end = 78336,
      .offset_limit = 78400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_126_ca_pipe_3_dma_init_out_0_57, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_off_bias_227 output ports=0 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_off_bias_227_dma_init_out_0_57 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_off_bias_out_228 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_126_off_bias_227_dma_init_out_0_57, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_126_mul_scale_225 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_227 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_227 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Init(switch_init_in_57, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_57_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_57_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x120);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_126_mul_scale_225 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_227 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_227 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Deinit(switch_deinit_in_57, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_57_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_57_all_units, 14);

  }
  ec_trace_end_epoch(57);
  ec_trace_start_epoch(58);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_129 */
    static const LL_Arithacc_InitTypeDef Add_129_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22510,
      .B_scalar = 25873,
      .C_scalar = 31598,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_129_init58);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_132_11_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_132_11_clip_x_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -31,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_132_11_clip_x_init58);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_132_11_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_132_11_mul_x_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16640))) /* Equivalent hex offset = 0x4100 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_132_11_mul_x_init58);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_132_11_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_132_11_mul_x_mul_sub2__init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29378,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 2560))) /* Equivalent hex offset = 0xa00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_132_11_mul_x_mul_sub2__init58);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_129 input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Add_129_dma_init_in_0_58 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_122_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_129_dma_init_in_0_58, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_129 input ports=1 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Add_129_dma_init_in_1_58 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_128_out_0 */
      .offset_start = 18432,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_129_dma_init_in_1_58, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_129 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Add_129_dma_init_out_0_58 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_129_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_129_dma_init_out_0_58, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_132_11_mul_x_mul_sub2_ output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_132_11_mul_x_mul_sub2__dma_init_out_0_58 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_132_11_mul_x_cp_in_33 */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_132_11_mul_x_mul_sub2__dma_init_out_0_58, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Init(switch_init_in_58, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_58_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_58_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x3);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_129 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Deinit(switch_deinit_in_58, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_58_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_58_all_units, 8);

  }
  ec_trace_end_epoch(58);
  ec_trace_start_epoch(59);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_132_11_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_132_11_relu_x_init59 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21552))) /* Equivalent hex offset = 0x5430 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18880))) /* Equivalent hex offset = 0x49c0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_132_11_relu_x_init59);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_132_11_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_132_11_add_x_init59 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 26368,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_132_11_add_x_init59);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_132_11_relu_x input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef PReLU_132_11_relu_x_dma_init_in_0_59 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_131_out_0 */
      .offset_start = 36864,
      .offset_end = 37008,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_132_11_relu_x_dma_init_in_0_59, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_132_11_add_x input ports=1 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_132_11_add_x_dma_init_in_1_59 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_132_11_mul_x */
      .offset_start = 55296,
      .offset_end = 55440,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_132_11_add_x_dma_init_in_1_59, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_132_11_add_x output ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_132_11_add_x_dma_init_out_0_59 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_132_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_132_11_add_x_dma_init_out_0_59, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Init(switch_init_in_59, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_59_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_59_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_132_11_add_x OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Deinit(switch_deinit_in_59, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_59_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_59_all_units, 5);

  }
  ec_trace_end_epoch(59);
  ec_trace_start_epoch(60);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_134_conv_identity */
    /* node=Conv2D_134_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_133 */
    static const LL_Poolacc_InitTypeDef MaxPool_133_init60 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 12,
      .inputY = 12,
      .outputX = 6,
      .outputY = 6,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 11,
      .leftCrop = 0,
      .rightCrop = 11,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_133_init60);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_134_conv_identity input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_134_conv_identity_dma_init_in_0_60 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_134_zero_off_out_231_copy_in_65 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_134_conv_identity_dma_init_in_0_60, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_133 input ports=0 range=8[0,18432] */

    static const LL_Streng_TensorInitTypeDef MaxPool_133_dma_init_in_0_60 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_132_out_0 */
      .offset_start = 0,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &MaxPool_133_dma_init_in_0_60, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_134_conv_identity output ports=0 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_134_conv_identity_dma_init_out_0_60 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_132_out_0_cp_in_65 */
      .offset_start = 18432,
      .offset_end = 19008,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_134_conv_identity_dma_init_out_0_60, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_133 output ports=0 range=8[36864,41472] */

    static const LL_Streng_TensorInitTypeDef MaxPool_133_dma_init_out_0_60 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_133_out_0 */
      .offset_start = 36864,
      .offset_end = 36900,
      .offset_limit = 41536,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &MaxPool_133_dma_init_out_0_60, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 23040 */

    static const LL_Switch_InitTypeDef switch_init_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_133 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_133 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Init(switch_init_in_60, 3);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_60_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_60_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x102);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_133 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_133 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Deinit(switch_deinit_in_60, 3);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_60_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_60_all_units, 5);

  }
  ec_trace_end_epoch(60);
  ec_trace_start_epoch(61);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_134 */
    static const LL_Convacc_InitTypeDef Conv2D_134_init61 = {
      .simd = 2,
      .fsub = -103,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_134_init61);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_134_mul_scale_234 */
    static const LL_Arithacc_InitTypeDef Conv2D_134_mul_scale_234_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30151,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_134_mul_scale_234_init61);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_134_off_bias_236 */
    static const LL_Arithacc_InitTypeDef Conv2D_134_off_bias_236_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31545,
      .B_scalar = 80,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_134_off_bias_236_init61);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_134 input ports=0 range=8[18432,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_134_dma_init_in_0_61 = {
      /* 12x12x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_134_zero_off_out_231 */
      .offset_start = 18432,
      .offset_end = 19008,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_134_dma_init_in_0_61, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_134 input ports=1 range=5[569216,573824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_134_dma_init_in_1_61 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_134_weights_inflated_451 */
      .offset_start = 569216,
      .offset_end = 573824,
      .offset_limit = 573888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_134_dma_init_in_1_61, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_134_off_bias_236 output ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_134_off_bias_236_dma_init_out_0_61 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_134_off_bias_out_237 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_134_off_bias_236_dma_init_out_0_61, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_mul_scale_234 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_off_bias_236 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_off_bias_236 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Init(switch_init_in_61, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_61_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_61_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_mul_scale_234 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_off_bias_236 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_134_off_bias_236 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Deinit(switch_deinit_in_61, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_61_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_61_all_units, 6);

  }
  ec_trace_end_epoch(61);
  ec_trace_start_epoch(62);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_137_conv_identity */
    /* node=Conv2D_137_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_conv_identity input ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_conv_identity_dma_init_in_0_62 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_zero_off_out_240_copy_in_66 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_137_conv_identity_dma_init_in_0_62, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_conv_identity output ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_conv_identity_dma_init_out_0_62 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_134_off_bias_out_237_cp_in_66 */
      .offset_start = 0,
      .offset_end = 576,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_137_conv_identity_dma_init_out_0_62, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Init(switch_init_in_62, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_62_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_62_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Deinit(switch_deinit_in_62, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_62_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_62_all_units, 2);

  }
  ec_trace_end_epoch(62);
  ec_trace_start_epoch(63);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_137 */
    static const LL_Convacc_InitTypeDef Conv2D_137_init63 = {
      .simd = 2,
      .fsub = 5,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_137_init63);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_137_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_137_ca_pipe_1_init63 = {
      .simd = 2,
      .fsub = 5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_137_ca_pipe_1_init63);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_137_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_137_ca_pipe_2_init63 = {
      .simd = 2,
      .fsub = 5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_137_ca_pipe_2_init63);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_137_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_137_ca_pipe_3_init63 = {
      .simd = 2,
      .fsub = 5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_137_ca_pipe_3_init63);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_137_mul_scale_243 */
    static const LL_Arithacc_InitTypeDef Conv2D_137_mul_scale_243_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31258,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_137_mul_scale_243_init63);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_137_off_bias_245 */
    static const LL_Arithacc_InitTypeDef Conv2D_137_off_bias_245_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23072,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 3072))) /* Equivalent hex offset = 0xc00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_137_off_bias_245_init63);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_dma_init_in_0_63 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_zero_off_out_240 */
      .offset_start = 0,
      .offset_end = 576,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_137_dma_init_in_0_63, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137 input ports=1 range=5[437120,453504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_dma_init_in_1_63 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_137_weights */
      .offset_start = 437120,
      .offset_end = 453504,
      .offset_limit = 453568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_137_dma_init_in_1_63, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137 input ports=2 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_dma_init_in_2_63 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_137_dma_init_in_2_63, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_ca_pipe_1 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_ca_pipe_1_dma_init_in_0_63 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_zero_off_out_240_copy_in_34 ca pipe offset=1 */
      .offset_start = 576,
      .offset_end = 1152,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_137_ca_pipe_1_dma_init_in_0_63, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_ca_pipe_2 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_ca_pipe_2_dma_init_in_0_63 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_zero_off_out_240_copy_in_35 ca pipe offset=2 */
      .offset_start = 1152,
      .offset_end = 1728,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_137_ca_pipe_2_dma_init_in_0_63, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_ca_pipe_3 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_ca_pipe_3_dma_init_in_0_63 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_zero_off_out_240_copy_in_36 ca pipe offset=3 */
      .offset_start = 1728,
      .offset_end = 2304,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_137_ca_pipe_3_dma_init_in_0_63, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 23040 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_ca_pipe_3 output ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_ca_pipe_3_dma_init_out_0_63 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_out_0_cp_in_34_cp_in_35_cp_in_36 */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_137_ca_pipe_3_dma_init_out_0_63, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_137_off_bias_245 output ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_137_off_bias_245_dma_init_out_0_63 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_137_off_bias_out_246 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_137_off_bias_245_dma_init_out_0_63, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 27648 */

    static const LL_Switch_InitTypeDef switch_init_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_137_mul_scale_243 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_off_bias_245 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_off_bias_245 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Init(switch_init_in_63, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_63_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_63_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x180);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_137_mul_scale_243 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_off_bias_245 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_137_off_bias_245 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Deinit(switch_deinit_in_63, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_63_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_63_all_units, 14);

  }
  ec_trace_end_epoch(63);
  ec_trace_start_epoch(64);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_140 */
    static const LL_Arithacc_InitTypeDef Add_140_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19417,
      .B_scalar = 18908,
      .C_scalar = 25750,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_140_init64);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_143_12_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_143_12_clip_x_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -56,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_143_12_clip_x_init64);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_143_12_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_143_12_mul_x_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16768))) /* Equivalent hex offset = 0x4180 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_143_12_mul_x_init64);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_143_12_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_143_12_mul_x_mul_sub2__init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17812,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 4608))) /* Equivalent hex offset = 0x1200 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_143_12_mul_x_mul_sub2__init64);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_140 input ports=0 range=8[36864,41472] */

    static const LL_Streng_TensorInitTypeDef Add_140_dma_init_in_0_64 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_133_out_0 */
      .offset_start = 36864,
      .offset_end = 36900,
      .offset_limit = 41536,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_140_dma_init_in_0_64, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_140 input ports=1 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Add_140_dma_init_in_1_64 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_139_out_0 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_140_dma_init_in_1_64, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_140 output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Add_140_dma_init_out_0_64 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_140_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_140_dma_init_out_0_64, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_143_12_mul_x_mul_sub2_ output ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_143_12_mul_x_mul_sub2__dma_init_out_0_64 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_143_12_mul_x_cp_in_37 */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_143_12_mul_x_mul_sub2__dma_init_out_0_64, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Init(switch_init_in_64, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_64_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_64_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_140 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Deinit(switch_deinit_in_64, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_64_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_64_all_units, 8);

  }
  ec_trace_end_epoch(64);
  ec_trace_start_epoch(65);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_143_12_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_143_12_relu_x_init65 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21584))) /* Equivalent hex offset = 0x5450 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 18992))) /* Equivalent hex offset = 0x4a30 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_143_12_relu_x_init65);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_143_12_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_143_12_add_x_init65 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22272,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_143_12_add_x_init65);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_143_12_relu_x input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef PReLU_143_12_relu_x_dma_init_in_0_65 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_142_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_143_12_relu_x_dma_init_in_0_65, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_143_12_add_x input ports=1 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_143_12_add_x_dma_init_in_1_65 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_143_12_mul_x */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_143_12_add_x_dma_init_in_1_65, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_143_12_add_x output ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef PReLU_143_12_add_x_dma_init_out_0_65 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_143_out_0 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_143_12_add_x_dma_init_out_0_65, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Init(switch_init_in_65, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_65_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_65_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_143_12_add_x OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Deinit(switch_deinit_in_65, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_65_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_65_all_units, 5);

  }
  ec_trace_end_epoch(65);
  ec_trace_start_epoch(66);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_144_conv_identity */
    /* node=Conv2D_144_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_144_conv_identity input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_144_conv_identity_dma_init_in_0_66 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_144_zero_off_out_249_copy_in_67 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_144_conv_identity_dma_init_in_0_66, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_144_conv_identity output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_144_conv_identity_dma_init_out_0_66 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_143_out_0_cp_in_67 */
      .offset_start = 9216,
      .offset_end = 9360,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_144_conv_identity_dma_init_out_0_66, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_conv_identity OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Init(switch_init_in_66, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_66_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_66_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_conv_identity OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Deinit(switch_deinit_in_66, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_66_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_66_all_units, 2);

  }
  ec_trace_end_epoch(66);
  ec_trace_start_epoch(67);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_144 */
    static const LL_Convacc_InitTypeDef Conv2D_144_init67 = {
      .simd = 2,
      .fsub = -87,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_144_init67);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_144_mul_scale_252 */
    static const LL_Arithacc_InitTypeDef Conv2D_144_mul_scale_252_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21381,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_144_mul_scale_252_init67);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_144_off_bias_254 */
    static const LL_Arithacc_InitTypeDef Conv2D_144_off_bias_254_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30188,
      .B_scalar = 272,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_144_off_bias_254_init67);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_144 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_144_dma_init_in_0_67 = {
      /* 6x6x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_144_zero_off_out_249 */
      .offset_start = 9216,
      .offset_end = 9360,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_144_dma_init_in_0_67, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_144 input ports=1 range=5[573824,578432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_144_dma_init_in_1_67 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_144_weights_inflated_453 */
      .offset_start = 573824,
      .offset_end = 578432,
      .offset_limit = 578496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_144_dma_init_in_1_67, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_144_off_bias_254 output ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_144_off_bias_254_dma_init_out_0_67 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_144_off_bias_out_255 */
      .offset_start = 13824,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_144_off_bias_254_dma_init_out_0_67, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_mul_scale_252 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_off_bias_254 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_off_bias_254 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Init(switch_init_in_67, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_67_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_67_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_mul_scale_252 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_off_bias_254 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_144_off_bias_254 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Deinit(switch_deinit_in_67, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_67_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_67_all_units, 6);

  }
  ec_trace_end_epoch(67);
  ec_trace_start_epoch(68);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_147_conv_identity */
    /* node=Conv2D_147_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_conv_identity input ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_conv_identity_dma_init_in_0_68 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_zero_off_out_258_copy_in_68 */
      .offset_start = 13824,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_147_conv_identity_dma_init_in_0_68, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_conv_identity output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_conv_identity_dma_init_out_0_68 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_144_off_bias_out_255_cp_in_68 */
      .offset_start = 9216,
      .offset_end = 9792,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_147_conv_identity_dma_init_out_0_68, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Init(switch_init_in_68, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_68_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_68_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Deinit(switch_deinit_in_68, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_68_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_68_all_units, 2);

  }
  ec_trace_end_epoch(68);
  ec_trace_start_epoch(69);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_147 */
    static const LL_Convacc_InitTypeDef Conv2D_147_init69 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_147_init69);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_147_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_147_ca_pipe_1_init69 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_147_ca_pipe_1_init69);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_147_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_147_ca_pipe_2_init69 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_147_ca_pipe_2_init69);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_147_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_147_ca_pipe_3_init69 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_147_ca_pipe_3_init69);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_147_mul_scale_261 */
    static const LL_Arithacc_InitTypeDef Conv2D_147_mul_scale_261_init69 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29530,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_147_mul_scale_261_init69);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_147_off_bias_263 */
    static const LL_Arithacc_InitTypeDef Conv2D_147_off_bias_263_init69 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23016,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 3584))) /* Equivalent hex offset = 0xe00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_147_off_bias_263_init69);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_dma_init_in_0_69 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_zero_off_out_258 */
      .offset_start = 9216,
      .offset_end = 9792,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_147_dma_init_in_0_69, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147 input ports=1 range=5[453504,469888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_dma_init_in_1_69 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_147_weights */
      .offset_start = 453504,
      .offset_end = 469888,
      .offset_limit = 469952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_147_dma_init_in_1_69, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147 input ports=2 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_dma_init_in_2_69 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_147_dma_init_in_2_69, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_ca_pipe_1 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_ca_pipe_1_dma_init_in_0_69 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_zero_off_out_258_copy_in_38 ca pipe offset=1 */
      .offset_start = 9792,
      .offset_end = 10368,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_147_ca_pipe_1_dma_init_in_0_69, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_ca_pipe_2 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_ca_pipe_2_dma_init_in_0_69 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_zero_off_out_258_copy_in_39 ca pipe offset=2 */
      .offset_start = 10368,
      .offset_end = 10944,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_147_ca_pipe_2_dma_init_in_0_69, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_ca_pipe_3 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_ca_pipe_3_dma_init_in_0_69 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_zero_off_out_258_copy_in_40 ca pipe offset=3 */
      .offset_start = 10944,
      .offset_end = 11520,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_147_ca_pipe_3_dma_init_in_0_69, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 23040 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_ca_pipe_3 output ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_ca_pipe_3_dma_init_out_0_69 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_out_0_cp_in_38_cp_in_39_cp_in_40 */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_147_ca_pipe_3_dma_init_out_0_69, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_147_off_bias_263 output ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_147_off_bias_263_dma_init_out_0_69 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_147_off_bias_out_264 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_147_off_bias_263_dma_init_out_0_69, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 27648 */

    static const LL_Switch_InitTypeDef switch_init_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_147_mul_scale_261 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_off_bias_263 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_off_bias_263 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Init(switch_init_in_69, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_69_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_69_all_units, 14);

  }

  ec_trace_wait_epoch_end(0xa0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_147_mul_scale_261 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_off_bias_263 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_147_off_bias_263 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Deinit(switch_deinit_in_69, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_69_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_69_all_units, 14);

  }
  ec_trace_end_epoch(69);
  ec_trace_start_epoch(70);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_150 */
    static const LL_Arithacc_InitTypeDef Add_150_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25174,
      .B_scalar = 17002,
      .C_scalar = 16822,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_150_init70);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_153_13_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_153_13_clip_x_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -57,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_153_13_clip_x_init70);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_153_13_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_153_13_mul_x_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16896))) /* Equivalent hex offset = 0x4200 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_153_13_mul_x_init70);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_153_13_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_153_13_mul_x_mul_sub2__init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25561,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 5120))) /* Equivalent hex offset = 0x1400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_153_13_mul_x_mul_sub2__init70);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_150 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Add_150_dma_init_in_0_70 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_143_out_0 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_150_dma_init_in_0_70, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_150 input ports=1 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Add_150_dma_init_in_1_70 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_149_out_0 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_150_dma_init_in_1_70, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_150 output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Add_150_dma_init_out_0_70 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_150_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_150_dma_init_out_0_70, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_153_13_mul_x_mul_sub2_ output ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_153_13_mul_x_mul_sub2__dma_init_out_0_70 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_153_13_mul_x_cp_in_41 */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_153_13_mul_x_mul_sub2__dma_init_out_0_70, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Init(switch_init_in_70, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_70_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_70_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x24);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_150 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Deinit(switch_deinit_in_70, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_70_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_70_all_units, 8);

  }
  ec_trace_end_epoch(70);
  ec_trace_start_epoch(71);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_153_13_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_153_13_relu_x_init71 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21616))) /* Equivalent hex offset = 0x5470 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19104))) /* Equivalent hex offset = 0x4aa0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_153_13_relu_x_init71);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_153_13_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_153_13_add_x_init71 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 23808,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_153_13_add_x_init71);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_153_13_relu_x input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef PReLU_153_13_relu_x_dma_init_in_0_71 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_152_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_153_13_relu_x_dma_init_in_0_71, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_153_13_add_x input ports=1 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_153_13_add_x_dma_init_in_1_71 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_153_13_mul_x */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_153_13_add_x_dma_init_in_1_71, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_153_13_add_x output ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef PReLU_153_13_add_x_dma_init_out_0_71 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_153_out_0 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_153_13_add_x_dma_init_out_0_71, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Init(switch_init_in_71, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_71_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_71_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_153_13_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Deinit(switch_deinit_in_71, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_71_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_71_all_units, 5);

  }
  ec_trace_end_epoch(71);
  ec_trace_start_epoch(72);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_154_conv_identity */
    /* node=Conv2D_154_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_154_conv_identity input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_154_conv_identity_dma_init_in_0_72 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_154_zero_off_out_267_copy_in_69 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_154_conv_identity_dma_init_in_0_72, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_154_conv_identity output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_154_conv_identity_dma_init_out_0_72 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_153_out_0_cp_in_69 */
      .offset_start = 9216,
      .offset_end = 9360,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_154_conv_identity_dma_init_out_0_72, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Init(switch_init_in_72, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_72_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_72_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Deinit(switch_deinit_in_72, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_72_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_72_all_units, 2);

  }
  ec_trace_end_epoch(72);
  ec_trace_start_epoch(73);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_154 */
    static const LL_Convacc_InitTypeDef Conv2D_154_init73 = {
      .simd = 2,
      .fsub = -93,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_154_init73);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_154_mul_scale_270 */
    static const LL_Arithacc_InitTypeDef Conv2D_154_mul_scale_270_init73 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26546,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_154_mul_scale_270_init73);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_154_off_bias_272 */
    static const LL_Arithacc_InitTypeDef Conv2D_154_off_bias_272_init73 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27041,
      .B_scalar = -32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_154_off_bias_272_init73);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_154 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_154_dma_init_in_0_73 = {
      /* 6x6x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_154_zero_off_out_267 */
      .offset_start = 9216,
      .offset_end = 9360,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_154_dma_init_in_0_73, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_154 input ports=1 range=5[578432,583040] */

    static const LL_Streng_TensorInitTypeDef Conv2D_154_dma_init_in_1_73 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_154_weights_inflated_455 */
      .offset_start = 578432,
      .offset_end = 583040,
      .offset_limit = 583104,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_154_dma_init_in_1_73, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_154_off_bias_272 output ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_154_off_bias_272_dma_init_out_0_73 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_154_off_bias_out_273 */
      .offset_start = 13824,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_154_off_bias_272_dma_init_out_0_73, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_mul_scale_270 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_off_bias_272 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_off_bias_272 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Init(switch_init_in_73, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_73_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_73_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_mul_scale_270 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_off_bias_272 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_154_off_bias_272 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Deinit(switch_deinit_in_73, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_73_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_73_all_units, 6);

  }
  ec_trace_end_epoch(73);
  ec_trace_start_epoch(74);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_157_conv_identity */
    /* node=Conv2D_157_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_conv_identity input ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_conv_identity_dma_init_in_0_74 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_zero_off_out_276_copy_in_70 */
      .offset_start = 13824,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_157_conv_identity_dma_init_in_0_74, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_conv_identity output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_conv_identity_dma_init_out_0_74 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_154_off_bias_out_273_cp_in_70 */
      .offset_start = 9216,
      .offset_end = 9792,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_157_conv_identity_dma_init_out_0_74, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_74[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=74 */
    LL_Switch_Init(switch_init_in_74, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_74_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_74_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_74[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=74 */
    LL_Switch_Deinit(switch_deinit_in_74, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_74_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_74_all_units, 2);

  }
  ec_trace_end_epoch(74);
  ec_trace_start_epoch(75);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_157 */
    static const LL_Convacc_InitTypeDef Conv2D_157_init75 = {
      .simd = 2,
      .fsub = -2,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_157_init75);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_157_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_157_ca_pipe_1_init75 = {
      .simd = 2,
      .fsub = -2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_157_ca_pipe_1_init75);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_157_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_157_ca_pipe_2_init75 = {
      .simd = 2,
      .fsub = -2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_157_ca_pipe_2_init75);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_157_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_157_ca_pipe_3_init75 = {
      .simd = 2,
      .fsub = -2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_157_ca_pipe_3_init75);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_157_mul_scale_279 */
    static const LL_Arithacc_InitTypeDef Conv2D_157_mul_scale_279_init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20303,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_157_mul_scale_279_init75);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_157_off_bias_281 */
    static const LL_Arithacc_InitTypeDef Conv2D_157_off_bias_281_init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23732,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 4096))) /* Equivalent hex offset = 0x1000 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_157_off_bias_281_init75);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_dma_init_in_0_75 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_zero_off_out_276 */
      .offset_start = 9216,
      .offset_end = 9792,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_157_dma_init_in_0_75, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157 input ports=1 range=5[469888,486272] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_dma_init_in_1_75 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_157_weights */
      .offset_start = 469888,
      .offset_end = 486272,
      .offset_limit = 486336,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_157_dma_init_in_1_75, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157 input ports=2 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_dma_init_in_2_75 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_157_dma_init_in_2_75, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_ca_pipe_1 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_ca_pipe_1_dma_init_in_0_75 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_zero_off_out_276_copy_in_42 ca pipe offset=1 */
      .offset_start = 9792,
      .offset_end = 10368,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_157_ca_pipe_1_dma_init_in_0_75, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_ca_pipe_2 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_ca_pipe_2_dma_init_in_0_75 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_zero_off_out_276_copy_in_43 ca pipe offset=2 */
      .offset_start = 10368,
      .offset_end = 10944,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_157_ca_pipe_2_dma_init_in_0_75, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_ca_pipe_3 input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_ca_pipe_3_dma_init_in_0_75 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_zero_off_out_276_copy_in_44 ca pipe offset=3 */
      .offset_start = 10944,
      .offset_end = 11520,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_157_ca_pipe_3_dma_init_in_0_75, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 23040 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_ca_pipe_3 output ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_ca_pipe_3_dma_init_out_0_75 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_out_0_cp_in_42_cp_in_43_cp_in_44 */
      .offset_start = 18432,
      .offset_end = 19584,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_157_ca_pipe_3_dma_init_out_0_75, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_157_off_bias_281 output ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_157_off_bias_281_dma_init_out_0_75 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_157_off_bias_out_282 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_157_off_bias_281_dma_init_out_0_75, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 27648 */

    static const LL_Switch_InitTypeDef switch_init_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_157_mul_scale_279 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_off_bias_281 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_off_bias_281 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Init(switch_init_in_75, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_75_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_75_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x140);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_157_mul_scale_279 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_off_bias_281 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_157_off_bias_281 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Deinit(switch_deinit_in_75, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_75_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_75_all_units, 14);

  }
  ec_trace_end_epoch(75);
  ec_trace_start_epoch(76);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_160 */
    static const LL_Arithacc_InitTypeDef Add_160_init76 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 4,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24752,
      .B_scalar = 29688,
      .C_scalar = 17278,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_160_init76);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_163_14_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_163_14_clip_x_init76 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -60,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_163_14_clip_x_init76);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_163_14_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_163_14_mul_x_init76 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 17024))) /* Equivalent hex offset = 0x4280 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_163_14_mul_x_init76);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_163_14_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_163_14_mul_x_mul_sub2__init76 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31552,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 5632))) /* Equivalent hex offset = 0x1600 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_163_14_mul_x_mul_sub2__init76);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_160 input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Add_160_dma_init_in_0_76 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_153_out_0 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_160_dma_init_in_0_76, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_160 input ports=1 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Add_160_dma_init_in_1_76 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_159_out_0 */
      .offset_start = 4608,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_160_dma_init_in_1_76, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_160 output ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef Add_160_dma_init_out_0_76 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_160_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_160_dma_init_out_0_76, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_163_14_mul_x_mul_sub2_ output ports=0 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_163_14_mul_x_mul_sub2__dma_init_out_0_76 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_163_14_mul_x_cp_in_45 */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_163_14_mul_x_mul_sub2__dma_init_out_0_76, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Init(switch_init_in_76, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_76_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_76_all_units, 8);

  }

  ec_trace_wait_epoch_end(0xc0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_160 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Deinit(switch_deinit_in_76, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_76_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_76_all_units, 8);

  }
  ec_trace_end_epoch(76);
  ec_trace_start_epoch(77);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_163_14_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_163_14_relu_x_init77 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21648))) /* Equivalent hex offset = 0x5490 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19216))) /* Equivalent hex offset = 0x4b10 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_163_14_relu_x_init77);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_163_14_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_163_14_add_x_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 26880,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_163_14_add_x_init77);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_164 */
    static const LL_Poolacc_InitTypeDef MaxPool_164_init77 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 6,
      .inputY = 6,
      .outputX = 3,
      .outputY = 3,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 5,
      .leftCrop = 0,
      .rightCrop = 5,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_164_init77);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_163_14_relu_x input ports=0 range=8[9216,13824] */

    static const LL_Streng_TensorInitTypeDef PReLU_163_14_relu_x_dma_init_in_0_77 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_162_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 13888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_163_14_relu_x_dma_init_in_0_77, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_163_14_add_x input ports=1 range=8[13824,18432] */

    static const LL_Streng_TensorInitTypeDef PReLU_163_14_add_x_dma_init_in_1_77 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_163_14_mul_x */
      .offset_start = 13824,
      .offset_end = 13860,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_163_14_add_x_dma_init_in_1_77, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_163_14_add_x output ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef PReLU_163_14_add_x_dma_init_out_0_77 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_163_out_0 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_163_14_add_x_dma_init_out_0_77, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_164 output ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef MaxPool_164_dma_init_out_0_77 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_164_out_0 */
      .offset_start = 18432,
      .offset_end = 18441,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &MaxPool_164_dma_init_out_0_77, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5760 */

    static const LL_Switch_InitTypeDef switch_init_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_164 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_164 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Init(switch_init_in_77, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_77_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_77_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_163_14_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_164 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_164 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Deinit(switch_deinit_in_77, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_77_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_77_all_units, 7);

  }
  ec_trace_end_epoch(77);
  ec_trace_start_epoch(78);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_192_conv_identity */
    /* node=Conv2D_192_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_192_conv_identity input ports=0 range=8[0,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_192_conv_identity_dma_init_in_0_78 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_192_zero_off_out_339_copy_in_71 */
      .offset_start = 0,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4608,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_192_conv_identity_dma_init_in_0_78, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_192_conv_identity output ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_192_conv_identity_dma_init_out_0_78 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_163_out_0_cp_in_71 */
      .offset_start = 4608,
      .offset_end = 4752,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_192_conv_identity_dma_init_out_0_78, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Init(switch_init_in_78, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_78_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_78_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Deinit(switch_deinit_in_78, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_78_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_78_all_units, 2);

  }
  ec_trace_end_epoch(78);
  ec_trace_start_epoch(79);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_165 */
    static const LL_Convacc_InitTypeDef Conv2D_165_init79 = {
      .simd = 2,
      .fsub = -105,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_165_init79);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_165_mul_scale_288 */
    static const LL_Arithacc_InitTypeDef Conv2D_165_mul_scale_288_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20541,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_165_mul_scale_288_init79);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_165_off_bias_290 */
    static const LL_Arithacc_InitTypeDef Conv2D_165_off_bias_290_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20820,
      .B_scalar = -192,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_165_off_bias_290_init79);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_192 */
    static const LL_Convacc_InitTypeDef Conv2D_192_init79 = {
      .simd = 2,
      .fsub = -105,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 0,
      .right_padding = 1,
      .top_padding = 0,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_192_init79);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_192_mul_scale_342 */
    static const LL_Arithacc_InitTypeDef Conv2D_192_mul_scale_342_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23586,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_192_mul_scale_342_init79);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_192_off_bias_344 */
    static const LL_Arithacc_InitTypeDef Conv2D_192_off_bias_344_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26825,
      .B_scalar = -240,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_192_off_bias_344_init79);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_165 input ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_165_dma_init_in_0_79 = {
      /* 6x6x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_165_zero_off_out_285 */
      .offset_start = 4608,
      .offset_end = 4752,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_165_dma_init_in_0_79, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_165 input ports=1 range=5[583040,587648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_165_dma_init_in_1_79 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_165_weights_inflated_457 */
      .offset_start = 583040,
      .offset_end = 587648,
      .offset_limit = 587712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_165_dma_init_in_1_79, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_192 input ports=0 range=8[4608,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_192_dma_init_in_0_79 = {
      /* 6x6x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_192_zero_off_out_339 */
      .offset_start = 4608,
      .offset_end = 4752,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_192_dma_init_in_0_79, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_192 input ports=1 range=5[587648,592256] */

    static const LL_Streng_TensorInitTypeDef Conv2D_192_dma_init_in_1_79 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_192_weights_inflated_461 */
      .offset_start = 587648,
      .offset_end = 592256,
      .offset_limit = 592320,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_192_dma_init_in_1_79, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_165_off_bias_290 output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_165_off_bias_290_dma_init_out_0_79 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_165_off_bias_out_291 */
      .offset_start = 0,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_165_off_bias_290_dma_init_out_0_79, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_192_off_bias_344 output ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_192_off_bias_344_dma_init_out_0_79 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_192_off_bias_out_345 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_192_off_bias_344_dma_init_out_0_79, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2304 */

    static const LL_Switch_InitTypeDef switch_init_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_mul_scale_288 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_off_bias_290 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_off_bias_290 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_mul_scale_342 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_off_bias_344 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_off_bias_344 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Init(switch_init_in_79, 10);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_79_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_79_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x220);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_mul_scale_288 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_off_bias_290 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_165_off_bias_290 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_mul_scale_342 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_off_bias_344 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_192_off_bias_344 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Deinit(switch_deinit_in_79, 10);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_79_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_79_all_units, 12);

  }
  ec_trace_end_epoch(79);
  ec_trace_start_epoch(80);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_168_conv_identity */
    /* node=Conv2D_168_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_195_conv_identity */
    /* node=Conv2D_195_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168_conv_identity input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_conv_identity_dma_init_in_0_80 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_168_zero_off_out_294_copy_in_73 */
      .offset_start = 0,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_168_conv_identity_dma_init_in_0_80, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195_conv_identity input ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_conv_identity_dma_init_in_0_80 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_195_zero_off_out_348_copy_in_72 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_195_conv_identity_dma_init_in_0_80, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168_conv_identity output ports=0 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_conv_identity_dma_init_out_0_80 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_165_off_bias_out_291_cp_in_73 */
      .offset_start = 3456,
      .offset_end = 3600,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_168_conv_identity_dma_init_out_0_80, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195_conv_identity output ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_conv_identity_dma_init_out_0_80 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_192_off_bias_out_345_cp_in_72 */
      .offset_start = 2304,
      .offset_end = 2448,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_195_conv_identity_dma_init_out_0_80, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2304 */

    static const LL_Switch_InitTypeDef switch_init_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Init(switch_init_in_80, 2);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_80_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_80_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x21);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Deinit(switch_deinit_in_80, 2);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_80_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_80_all_units, 4);

  }
  ec_trace_end_epoch(80);
  ec_trace_start_epoch(81);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_168 */
    static const LL_Convacc_InitTypeDef Conv2D_168_init81 = {
      .simd = 2,
      .fsub = -12,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_168_init81);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_168_mul_scale_297 */
    static const LL_Arithacc_InitTypeDef Conv2D_168_mul_scale_297_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19720,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_168_mul_scale_297_init81);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_168_off_bias_299 */
    static const LL_Arithacc_InitTypeDef Conv2D_168_off_bias_299_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17738,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 6144))) /* Equivalent hex offset = 0x1800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_168_off_bias_299_init81);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_195 */
    static const LL_Convacc_InitTypeDef Conv2D_195_init81 = {
      .simd = 2,
      .fsub = -15,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_195_init81);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_195_mul_scale_351 */
    static const LL_Arithacc_InitTypeDef Conv2D_195_mul_scale_351_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32463,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_195_mul_scale_351_init81);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_195_off_bias_353 */
    static const LL_Arithacc_InitTypeDef Conv2D_195_off_bias_353_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24629,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 8704))) /* Equivalent hex offset = 0x2200 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_195_off_bias_353_init81);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168 input ports=0 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_dma_init_in_0_81 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_168_zero_off_out_294 */
      .offset_start = 3456,
      .offset_end = 3600,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_168_dma_init_in_0_81, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168 input ports=1 range=5[486272,502656] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_dma_init_in_1_81 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_168_weights */
      .offset_start = 486272,
      .offset_end = 502656,
      .offset_limit = 502720,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_168_dma_init_in_1_81, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168 input ports=2 range=8[1152,1440] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_dma_init_in_2_81 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 1152,
      .offset_end = 1440,
      .offset_limit = 1504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_168_dma_init_in_2_81, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195 input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_dma_init_in_0_81 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_195_zero_off_out_348 */
      .offset_start = 2304,
      .offset_end = 2448,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_195_dma_init_in_0_81, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195 input ports=1 range=5[502656,519040] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_dma_init_in_1_81 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_195_weights */
      .offset_start = 502656,
      .offset_end = 519040,
      .offset_limit = 519104,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_195_dma_init_in_1_81, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195 input ports=2 range=8[1440,1728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_dma_init_in_2_81 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 1440,
      .offset_end = 1728,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_195_dma_init_in_2_81, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 39168 */
    /* octoFlash -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168 output ports=0 range=8[1152,1440] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_dma_init_out_0_81 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_168_out_0 */
      .offset_start = 1152,
      .offset_end = 1440,
      .offset_limit = 1504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_168_dma_init_out_0_81, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_168_off_bias_299 output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_168_off_bias_299_dma_init_out_0_81 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_168_off_bias_out_300 */
      .offset_start = 0,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_168_off_bias_299_dma_init_out_0_81, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195 output ports=0 range=8[1440,1728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_dma_init_out_0_81 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_195_out_0 */
      .offset_start = 1440,
      .offset_end = 1728,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_195_dma_init_out_0_81, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_195_off_bias_353 output ports=0 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_195_off_bias_353_dma_init_out_0_81 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_195_off_bias_out_354 */
      .offset_start = 4608,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_195_off_bias_353_dma_init_out_0_81, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 41472 */

    static const LL_Switch_InitTypeDef switch_init_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_168_mul_scale_297 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_off_bias_299 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_off_bias_299 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_195_mul_scale_351 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_off_bias_353 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_off_bias_353 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Init(switch_init_in_81, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_81_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_81_all_units, 16);

  }

  ec_trace_wait_epoch_end(0xa3);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_168_mul_scale_297 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_off_bias_299 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_168_off_bias_299 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_195_mul_scale_351 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_off_bias_353 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_195_off_bias_353 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Deinit(switch_deinit_in_81, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_81_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_81_all_units, 16);

  }
  ec_trace_end_epoch(81);
  ec_trace_start_epoch(82);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Add_171 */
    static const LL_Arithacc_InitTypeDef Add_171_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 4,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30496,
      .B_scalar = 22976,
      .C_scalar = 32172,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Add_171_init82);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Clip node=PReLU_174_15_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_174_15_clip_x_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -75,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_174_15_clip_x_init82);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=PReLU_174_15_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_174_15_mul_x_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 17152))) /* Equivalent hex offset = 0x4300 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_174_15_mul_x_init82);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_174_15_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_174_15_mul_x_mul_sub2__init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16408,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 7680))) /* Equivalent hex offset = 0x1e00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_174_15_mul_x_mul_sub2__init82);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_171 input ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Add_171_dma_init_in_0_82 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_164_out_0 */
      .offset_start = 18432,
      .offset_end = 18441,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_171_dma_init_in_0_82, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_171 input ports=1 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Add_171_dma_init_in_1_82 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_170_out_0 */
      .offset_start = 0,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_171_dma_init_in_1_82, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_171 output ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Add_171_dma_init_out_0_82 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_171_out_0 */
      .offset_start = 2304,
      .offset_end = 2313,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_171_dma_init_out_0_82, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_174_15_mul_x_mul_sub2_ output ports=0 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef PReLU_174_15_mul_x_mul_sub2__dma_init_out_0_82 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_174_15_mul_x_cp_in_47 */
      .offset_start = 3456,
      .offset_end = 3465,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_174_15_mul_x_mul_sub2__dma_init_out_0_82, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2304 */

    static const LL_Switch_InitTypeDef switch_init_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Init(switch_init_in_82, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_82_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_82_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x12);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_171 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Deinit(switch_deinit_in_82, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_82_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_82_all_units, 8);

  }
  ec_trace_end_epoch(82);
  ec_trace_start_epoch(83);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_174_15_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_174_15_relu_x_init83 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21680))) /* Equivalent hex offset = 0x54b0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19328))) /* Equivalent hex offset = 0x4b80 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_174_15_relu_x_init83);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_174_15_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_174_15_add_x_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 30976,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_174_15_add_x_init83);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_198 */
    static const LL_Arithacc_InitTypeDef Add_198_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 5,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29712,
      .B_scalar = 32245,
      .C_scalar = 22204,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_198_init83);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_201_18_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_201_18_clip_x_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -75,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_201_18_clip_x_init83);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=PReLU_201_18_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_201_18_mul_x_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15232))) /* Equivalent hex offset = 0x3b80 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_201_18_mul_x_init83);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_174_15_relu_x input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef PReLU_174_15_relu_x_dma_init_in_0_83 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_173_out_0 */
      .offset_start = 2304,
      .offset_end = 2313,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_174_15_relu_x_dma_init_in_0_83, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_174_15_add_x input ports=1 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef PReLU_174_15_add_x_dma_init_in_1_83 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_174_15_mul_x */
      .offset_start = 3456,
      .offset_end = 3465,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_174_15_add_x_dma_init_in_1_83, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_198 input ports=0 range=8[18432,19584] */

    static const LL_Streng_TensorInitTypeDef Add_198_dma_init_in_0_83 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_164_out_0 */
      .offset_start = 18432,
      .offset_end = 18441,
      .offset_limit = 19648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_198_dma_init_in_0_83, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_198 input ports=1 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef Add_198_dma_init_in_1_83 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_197_out_0 */
      .offset_start = 4608,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_198_dma_init_in_1_83, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_174_15_add_x output ports=0 range=8[6912,8064] */

    static const LL_Streng_TensorInitTypeDef PReLU_174_15_add_x_dma_init_out_0_83 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_174_out_0 */
      .offset_start = 6912,
      .offset_limit = 8128,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_174_15_add_x_dma_init_out_0_83, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_198 output ports=0 range=8[5760,6912] */

    static const LL_Streng_TensorInitTypeDef Add_198_dma_init_out_0_83 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_198_out_0 */
      .offset_start = 5760,
      .offset_end = 5769,
      .offset_limit = 6976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_198_dma_init_out_0_83, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_201_18_mul_x output ports=0 range=8[0,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_201_18_mul_x_dma_init_out_0_83 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_201_18_mul_x */
      .offset_start = 0,
      .offset_end = 18,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_201_18_mul_x_dma_init_out_0_83, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4608 */

    static const LL_Switch_InitTypeDef switch_init_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Init(switch_init_in_83, 10);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_83_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_83_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x250);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_174_15_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_198 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Deinit(switch_deinit_in_83, 10);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_83_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_83_all_units, 12);

  }
  ec_trace_end_epoch(83);
  ec_trace_start_epoch(84);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_175_conv_identity */
    /* node=Conv2D_175_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_201_18_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_201_18_mul_x_mul_sub2__init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24708,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 9728))) /* Equivalent hex offset = 0x2600 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_201_18_mul_x_mul_sub2__init84);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_201_18_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_201_18_relu_x_init84 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21776))) /* Equivalent hex offset = 0x5510 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19664))) /* Equivalent hex offset = 0x4cd0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_201_18_relu_x_init84);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_201_18_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_201_18_add_x_init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 24064,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_201_18_add_x_init84);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175_conv_identity input ports=0 range=8[6912,8064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_conv_identity_dma_init_in_0_84 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_175_zero_off_out_303_copy_in_75 */
      .offset_start = 6912,
      .offset_limit = 8128,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_175_conv_identity_dma_init_in_0_84, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_201_18_mul_x_mul_sub2_ input ports=0 range=8[0,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_201_18_mul_x_mul_sub2__dma_init_in_0_84 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_201_18_mul_x_copy_in_46 */
      .offset_start = 0,
      .offset_end = 18,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_201_18_mul_x_mul_sub2__dma_init_in_0_84, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_201_18_relu_x input ports=0 range=8[5760,6912] */

    static const LL_Streng_TensorInitTypeDef PReLU_201_18_relu_x_dma_init_in_0_84 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_200_out_0 */
      .offset_start = 5760,
      .offset_end = 5769,
      .offset_limit = 6976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_201_18_relu_x_dma_init_in_0_84, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175_conv_identity output ports=0 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_conv_identity_dma_init_out_0_84 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_174_out_0_cp_in_75 */
      .offset_start = 4608,
      .offset_end = 4752,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_175_conv_identity_dma_init_out_0_84, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_201_18_add_x output ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef PReLU_201_18_add_x_dma_init_out_0_84 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_201_out_0 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_201_18_add_x_dma_init_out_0_84, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2304 */

    static const LL_Switch_InitTypeDef switch_init_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Init(switch_init_in_84, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_84_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_84_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_201_18_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Deinit(switch_deinit_in_84, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_84_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_84_all_units, 8);

  }
  ec_trace_end_epoch(84);
  ec_trace_start_epoch(85);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_175 */
    static const LL_Convacc_InitTypeDef Conv2D_175_init85 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_175_init85);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_175_mul_scale_306 */
    static const LL_Arithacc_InitTypeDef Conv2D_175_mul_scale_306_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31859,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_175_mul_scale_306_init85);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_175_off_bias_308 */
    static const LL_Arithacc_InitTypeDef Conv2D_175_off_bias_308_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19359,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15360))) /* Equivalent hex offset = 0x3c00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_175_off_bias_308_init85);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Clip node=PReLU_178_16_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_178_16_clip_x_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -17,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_178_16_clip_x_init85);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=PReLU_178_16_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_178_16_mul_x_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21136))) /* Equivalent hex offset = 0x5290 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_178_16_mul_x_init85);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_202_conv_identity */
    /* node=Conv2D_202_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175 input ports=0 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_dma_init_in_0_85 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_175_zero_off_out_303 */
      .offset_start = 4608,
      .offset_end = 4752,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_175_dma_init_in_0_85, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175 input ports=1 range=5[609664,613760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_dma_init_in_1_85 = {
      /* 32x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_175_weights */
      .offset_start = 609664,
      .offset_end = 613760,
      .offset_limit = 613824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_175_dma_init_in_1_85, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175 input ports=2 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_dma_init_in_2_85 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 6336,
      .offset_end = 6624,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_175_dma_init_in_2_85, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_202_conv_identity input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_202_conv_identity_dma_init_in_0_85 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_202_zero_off_out_357_copy_in_74 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_202_conv_identity_dma_init_in_0_85, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 6912 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175 output ports=0 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_dma_init_out_0_85 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_175_out_0 */
      .offset_start = 6336,
      .offset_end = 6624,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_175_dma_init_out_0_85, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_175_off_bias_308 output ports=0 range=8[6624,6912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_175_off_bias_308_dma_init_out_0_85 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_175_off_bias_out_309 */
      .offset_start = 6624,
      .offset_end = 6768,
      .offset_limit = 6976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_175_off_bias_308_dma_init_out_0_85, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_178_16_mul_x output ports=0 range=8[5760,6336] */

    static const LL_Streng_TensorInitTypeDef PReLU_178_16_mul_x_dma_init_out_0_85 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_178_16_mul_x */
      .offset_start = 5760,
      .offset_end = 6048,
      .offset_limit = 6400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_178_16_mul_x_dma_init_out_0_85, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_202_conv_identity output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_202_conv_identity_dma_init_out_0_85 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_201_out_0_cp_in_74 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_202_conv_identity_dma_init_out_0_85, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 6912 */

    static const LL_Switch_InitTypeDef switch_init_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_175_mul_scale_306 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_off_bias_308 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_off_bias_308 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_clip_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Init(switch_init_in_85, 11);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_85_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_85_all_units, 13);

  }

  ec_trace_wait_epoch_end(0x27);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_175_mul_scale_306 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_off_bias_308 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_175_off_bias_308 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_clip_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Deinit(switch_deinit_in_85, 11);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_85_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_85_all_units, 13);

  }
  ec_trace_end_epoch(85);
  ec_trace_start_epoch(86);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_178_16_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_178_16_mul_x_mul_sub2__init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22221,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15872))) /* Equivalent hex offset = 0x3e00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_178_16_mul_x_mul_sub2__init86);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_178_16_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_178_16_relu_x_init86 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21712))) /* Equivalent hex offset = 0x54d0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19440))) /* Equivalent hex offset = 0x4bf0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_178_16_relu_x_init86);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_178_16_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_178_16_add_x_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16896,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_178_16_add_x_init86);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_202 */
    static const LL_Convacc_InitTypeDef Conv2D_202_init86 = {
      .simd = 2,
      .fsub = -94,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_202_init86);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_202_mul_scale_360 */
    static const LL_Arithacc_InitTypeDef Conv2D_202_mul_scale_360_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23080,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_202_mul_scale_360_init86);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_202_off_bias_362 */
    static const LL_Arithacc_InitTypeDef Conv2D_202_off_bias_362_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22763,
      .B_scalar = -96,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_202_off_bias_362_init86);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_178_16_mul_x_mul_sub2_ input ports=0 range=8[5760,6336] */

    static const LL_Streng_TensorInitTypeDef PReLU_178_16_mul_x_mul_sub2__dma_init_in_0_86 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_178_16_mul_x_copy_in_48 */
      .offset_start = 5760,
      .offset_end = 6048,
      .offset_limit = 6400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_178_16_mul_x_mul_sub2__dma_init_in_0_86, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_178_16_relu_x input ports=0 range=8[6624,6912] */

    static const LL_Streng_TensorInitTypeDef PReLU_178_16_relu_x_dma_init_in_0_86 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_177_out_0 */
      .offset_start = 6624,
      .offset_end = 6768,
      .offset_limit = 6976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_178_16_relu_x_dma_init_in_0_86, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_202 input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_202_dma_init_in_0_86 = {
      /* 3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_202_zero_off_out_357 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_202_dma_init_in_0_86, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_202 input ports=1 range=5[592256,596864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_202_dma_init_in_1_86 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_202_weights_inflated_463 */
      .offset_start = 592256,
      .offset_end = 596864,
      .offset_limit = 596928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_202_dma_init_in_1_86, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2016 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_178_16_add_x output ports=0 range=8[6912,7200] */

    static const LL_Streng_TensorInitTypeDef PReLU_178_16_add_x_dma_init_out_0_86 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_178_out_0 */
      .offset_start = 6912,
      .offset_limit = 7264,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_178_16_add_x_dma_init_out_0_86, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_202_off_bias_362 output ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_202_off_bias_362_dma_init_out_0_86 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_202_off_bias_out_363 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_202_off_bias_362_dma_init_out_0_86, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1440 */

    static const LL_Switch_InitTypeDef switch_init_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_mul_scale_360 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_off_bias_362 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_off_bias_362 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Init(switch_init_in_86, 10);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_86_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_86_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x84);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_178_16_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_mul_scale_360 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_off_bias_362 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_202_off_bias_362 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Deinit(switch_deinit_in_86, 10);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_86_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_86_all_units, 12);

  }
  ec_trace_end_epoch(86);
  ec_trace_start_epoch(87);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_179_conv_identity */
    /* node=Conv2D_179_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_205_conv_identity */
    /* node=Conv2D_205_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_179_conv_identity input ports=0 range=8[6912,7200] */

    static const LL_Streng_TensorInitTypeDef Conv2D_179_conv_identity_dma_init_in_0_87 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_179_zero_off_out_312_copy_in_77 */
      .offset_start = 6912,
      .offset_limit = 7264,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 2,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_179_conv_identity_dma_init_in_0_87, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205_conv_identity input ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_conv_identity_dma_init_in_0_87 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_zero_off_out_366_copy_in_76 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_205_conv_identity_dma_init_in_0_87, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1440 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_179_conv_identity output ports=0 range=8[4608,4896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_179_conv_identity_dma_init_out_0_87 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_178_out_0_cp_in_77 */
      .offset_start = 4608,
      .offset_end = 4644,
      .offset_limit = 4960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_179_conv_identity_dma_init_out_0_87, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205_conv_identity output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_conv_identity_dma_init_out_0_87 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_202_off_bias_out_363_cp_in_76 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_205_conv_identity_dma_init_out_0_87, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1440 */

    static const LL_Switch_InitTypeDef switch_init_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Init(switch_init_in_87, 2);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_87_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_87_all_units, 4);

  }

  ec_trace_wait_epoch_end(0xc);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Deinit(switch_deinit_in_87, 2);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_87_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_87_all_units, 4);

  }
  ec_trace_end_epoch(87);
  ec_trace_start_epoch(88);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_179 */
    static const LL_Convacc_InitTypeDef Conv2D_179_init88 = {
      .simd = 2,
      .fsub = -66,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 1,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_179_init88);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_179_mul_scale_315 */
    static const LL_Arithacc_InitTypeDef Conv2D_179_mul_scale_315_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20066,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_179_mul_scale_315_init88);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_179_off_bias_317 */
    static const LL_Arithacc_InitTypeDef Conv2D_179_off_bias_317_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23928,
      .B_scalar = 112,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_179_off_bias_317_init88);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_205 */
    static const LL_Convacc_InitTypeDef Conv2D_205_init88 = {
      .simd = 2,
      .fsub = -6,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_205_init88);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_205_mul_scale_369 */
    static const LL_Arithacc_InitTypeDef Conv2D_205_mul_scale_369_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27973,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_205_mul_scale_369_init88);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_205_off_bias_371 */
    static const LL_Arithacc_InitTypeDef Conv2D_205_off_bias_371_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25666,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 6656))) /* Equivalent hex offset = 0x1a00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_205_off_bias_371_init88);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_179 input ports=0 range=8[4608,4896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_179_dma_init_in_0_88 = {
      /* 3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_179_zero_off_out_312 */
      .offset_start = 4608,
      .offset_end = 4644,
      .offset_limit = 4960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_179_dma_init_in_0_88, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_179 input ports=1 range=5[633088,634240] */

    static const LL_Streng_TensorInitTypeDef Conv2D_179_dma_init_in_1_88 = {
      /* 32x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_179_weights_inflated_459 */
      .offset_start = 633088,
      .offset_end = 634240,
      .offset_limit = 634304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_179_dma_init_in_1_88, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_0_88 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_zero_off_out_366 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_205_dma_init_in_0_88, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=1 range=5[519040,535424] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_1_88 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_205_weights */
      .offset_start = 519040,
      .offset_end = 535424,
      .offset_limit = 535488,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_205_dma_init_in_1_88, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=2 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_2_88 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 6336,
      .offset_end = 6624,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_205_dma_init_in_2_88, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 19872 */
    /* octoFlash -> 17536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_179_off_bias_317 output ports=0 range=8[5760,6048] */

    static const LL_Streng_TensorInitTypeDef Conv2D_179_off_bias_317_dma_init_out_0_88 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_179_off_bias_out_318 */
      .offset_start = 5760,
      .offset_limit = 6112,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_179_off_bias_317_dma_init_out_0_88, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 output ports=0 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_out_0_88 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_out_0 */
      .offset_start = 6336,
      .offset_end = 6624,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_205_dma_init_out_0_88, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205_off_bias_371 output ports=0 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_off_bias_371_dma_init_out_0_88 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_off_bias_out_372 */
      .offset_start = 3456,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_205_off_bias_371_dma_init_out_0_88, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 21024 */

    static const LL_Switch_InitTypeDef switch_init_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_mul_scale_315 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_off_bias_317 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_off_bias_317 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_205_mul_scale_369 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_371 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_371 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Init(switch_init_in_88, 12);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_88_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_88_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x29);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_mul_scale_315 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_off_bias_317 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_179_off_bias_317 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_205_mul_scale_369 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_371 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_371 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Deinit(switch_deinit_in_88, 12);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_88_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_88_all_units, 14);

  }
  ec_trace_end_epoch(88);
  ec_trace_start_epoch(89);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_182_conv_identity */
    /* node=Conv2D_182_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Add_208 */
    static const LL_Arithacc_InitTypeDef Add_208_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 4,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29649,
      .B_scalar = 30574,
      .C_scalar = 26327,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Add_208_init89);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Clip node=PReLU_211_19_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_211_19_clip_x_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -61,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_211_19_clip_x_init89);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=PReLU_211_19_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_211_19_mul_x_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 17280))) /* Equivalent hex offset = 0x4380 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_211_19_mul_x_init89);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=PReLU_211_19_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_211_19_mul_x_mul_sub2__init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18840,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 9216))) /* Equivalent hex offset = 0x2400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_211_19_mul_x_mul_sub2__init89);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182_conv_identity input ports=0 range=8[5760,6048] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_conv_identity_dma_init_in_0_89 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_182_zero_off_out_321_copy_in_78 */
      .offset_start = 5760,
      .offset_limit = 6112,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_182_conv_identity_dma_init_in_0_89, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_208 input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Add_208_dma_init_in_0_89 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_201_out_0 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_208_dma_init_in_0_89, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_208 input ports=1 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Add_208_dma_init_in_1_89 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_207_out_0 */
      .offset_start = 3456,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_208_dma_init_in_1_89, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2592 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182_conv_identity output ports=0 range=8[6048,6336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_conv_identity_dma_init_out_0_89 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_179_off_bias_out_318_cp_in_78 */
      .offset_start = 6048,
      .offset_end = 6192,
      .offset_limit = 6400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_182_conv_identity_dma_init_out_0_89, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_208 output ports=0 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef Add_208_dma_init_out_0_89 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_208_out_0 */
      .offset_start = 4608,
      .offset_end = 4617,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_208_dma_init_out_0_89, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_mul_x_mul_sub2_ output ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_mul_x_mul_sub2__dma_init_out_0_89 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_19_mul_x_cp_in_49 */
      .offset_start = 1152,
      .offset_end = 1161,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_211_19_mul_x_mul_sub2__dma_init_out_0_89, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2592 */

    static const LL_Switch_InitTypeDef switch_init_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Init(switch_init_in_89, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_89_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_89_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x250);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_208 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Deinit(switch_deinit_in_89, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_89_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_89_all_units, 10);

  }
  ec_trace_end_epoch(89);
  ec_trace_start_epoch(90);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_182 */
    static const LL_Convacc_InitTypeDef Conv2D_182_init90 = {
      .simd = 2,
      .fsub = 7,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_182_init90);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_182_mul_scale_324 */
    static const LL_Arithacc_InitTypeDef Conv2D_182_mul_scale_324_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18319,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_182_mul_scale_324_init90);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_182_off_bias_326 */
    static const LL_Arithacc_InitTypeDef Conv2D_182_off_bias_326_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22814,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15616))) /* Equivalent hex offset = 0x3d00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_182_off_bias_326_init90);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_185 */
    static const LL_Arithacc_InitTypeDef Add_185_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20127,
      .B_scalar = 22826,
      .C_scalar = -18688,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_185_init90);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_188_17_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_188_17_clip_x_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -47,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_188_17_clip_x_init90);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_211_19_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_211_19_relu_x_init90 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21104))) /* Equivalent hex offset = 0x5270 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 17536))) /* Equivalent hex offset = 0x4480 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_211_19_relu_x_init90);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182 input ports=0 range=8[6048,6336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_dma_init_in_0_90 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_182_zero_off_out_321 */
      .offset_start = 6048,
      .offset_end = 6192,
      .offset_limit = 6400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_182_dma_init_in_0_90, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182 input ports=1 range=5[637440,638464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_dma_init_in_1_90 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_182_weights */
      .offset_start = 637440,
      .offset_end = 638464,
      .offset_limit = 638528,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_182_dma_init_in_1_90, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182 input ports=2 range=8[2880,3168] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_dma_init_in_2_90 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 2,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 2880,
      .offset_end = 3168,
      .offset_limit = 3232,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_182_dma_init_in_2_90, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_185 input ports=0 range=8[6912,7200] */

    static const LL_Streng_TensorInitTypeDef Add_185_dma_init_in_0_90 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_178_out_0 */
      .offset_start = 6912,
      .offset_limit = 7264,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_185_dma_init_in_0_90, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_relu_x input ports=0 range=8[4608,5760] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_relu_x_dma_init_in_0_90 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_210_out_0 */
      .offset_start = 4608,
      .offset_end = 4617,
      .offset_limit = 5824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_211_19_relu_x_dma_init_in_0_90, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2880 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_182 output ports=0 range=8[2880,3168] */

    static const LL_Streng_TensorInitTypeDef Conv2D_182_dma_init_out_0_90 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_182_out_0 */
      .offset_start = 2880,
      .offset_end = 3168,
      .offset_limit = 3232,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_182_dma_init_out_0_90, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_185 output ports=0 range=8[5760,6048] */

    static const LL_Streng_TensorInitTypeDef Add_185_dma_init_out_0_90 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_185_out_0 */
      .offset_start = 5760,
      .offset_end = 5904,
      .offset_limit = 6112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_185_dma_init_out_0_90, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_188_17_clip_x output ports=0 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef PReLU_188_17_clip_x_dma_init_out_0_90 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_188_17_clip_x */
      .offset_start = 6336,
      .offset_end = 6480,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_188_17_clip_x_dma_init_out_0_90, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_relu_x output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_relu_x_dma_init_out_0_90 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_19_relu_x */
      .offset_start = 0,
      .offset_end = 9,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_211_19_relu_x_dma_init_out_0_90, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 3168 */

    static const LL_Switch_InitTypeDef switch_init_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_182_mul_scale_324 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182_off_bias_326 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_clip_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_relu_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Init(switch_init_in_90, 13);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_90_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_90_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x5c);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_182_mul_scale_324 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_182_off_bias_326 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_185 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_clip_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_relu_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Deinit(switch_deinit_in_90, 13);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_90_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_90_all_units, 15);

  }
  ec_trace_end_epoch(90);
  ec_trace_start_epoch(91);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_188_17_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_188_17_mul_x_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22000))) /* Equivalent hex offset = 0x55f0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_188_17_mul_x_init91);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_188_17_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_188_17_mul_x_mul_sub2__init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17811,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16000))) /* Equivalent hex offset = 0x3e80 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_188_17_mul_x_mul_sub2__init91);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_188_17_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_188_17_relu_x_init91 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21744))) /* Equivalent hex offset = 0x54f0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19552))) /* Equivalent hex offset = 0x4c60 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_188_17_relu_x_init91);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_188_17_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_188_17_add_x_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 28416,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_188_17_add_x_init91);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Sub node=Conv2D_189_suboff_329 */
    static const LL_Arithacc_InitTypeDef Conv2D_189_suboff_329_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 27,
      .C_scalar = (short)49152,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_189_suboff_329_init91);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_188_17_mul_x input ports=0 range=8[6336,6624] */

    static const LL_Streng_TensorInitTypeDef PReLU_188_17_mul_x_dma_init_in_0_91 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_188_17_clip_x */
      .offset_start = 6336,
      .offset_end = 6480,
      .offset_limit = 6688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_188_17_mul_x_dma_init_in_0_91, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_188_17_relu_x input ports=0 range=8[5760,6048] */

    static const LL_Streng_TensorInitTypeDef PReLU_188_17_relu_x_dma_init_in_0_91 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_187_out_0 */
      .offset_start = 5760,
      .offset_end = 5904,
      .offset_limit = 6112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_188_17_relu_x_dma_init_in_0_91, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 576 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189_suboff_329 output ports=0 range=8[2304,2880] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_suboff_329_dma_init_out_0_91 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_189_zero_off_out_330 */
      .offset_start = 2304,
      .offset_limit = 2944,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_189_suboff_329_dma_init_out_0_91, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 576 */

    static const LL_Switch_InitTypeDef switch_init_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_suboff_329 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_suboff_329 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Init(switch_init_in_91, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_91_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_91_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_188_17_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_suboff_329 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_suboff_329 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Deinit(switch_deinit_in_91, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_91_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_91_all_units, 8);

  }
  ec_trace_end_epoch(91);
  ec_trace_end_blob("_ec_blob_face_landmark_46");
}

void trace_ec__ec_blob_face_landmark_93(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_93");
  ec_trace_start_epoch(93);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_189 */
    static const LL_Convacc_InitTypeDef Conv2D_189_init93 = {
      .simd = 2,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_gen_first = 1,
      .accumulate_first = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 12,
      .afilt_first = 1,
      .afilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 1,
      .fWidth = 1,
      .fHeight = 1,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 0,
      .top_crop = 0,
      .bot_crop = 0,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_189_init93);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_189_mul_scale_333 */
    static const LL_Arithacc_InitTypeDef Conv2D_189_mul_scale_333_init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1,
      .fHeight = 1,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31174,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_189_mul_scale_333_init93);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_189_off_bias_335 */
    static const LL_Arithacc_InitTypeDef Conv2D_189_off_bias_335_init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1,
      .fHeight = 1,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24670,
      .B_scalar = -1822,
      .C_scalar = (short)50348,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_189_off_bias_335_init93);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_211_19_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_211_19_add_x_init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22784,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_211_19_add_x_init93);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 input ports=0 range=8[4608,5184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_in_0_93 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_189_zero_off_out_330 */
      .offset_start = 4608,
      .offset_limit = 5248,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 1,
      .batch_depth = 24,
      .batch_offset = 576,
      .frame_offset = 48,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 12,
      .frame_tot_cnt = 12,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_189_dma_init_in_0_93, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 input ports=1 range=5[642160,642448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_in_1_93 = {
      /* 1x1x1x288(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_189_weights */
      .offset_start = 642160,
      .offset_end = 642448,
      .offset_limit = 642512,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_189_dma_init_in_1_93, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_add_x input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_add_x_dma_init_in_0_93 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_19_relu_x */
      .offset_start = 0,
      .offset_end = 9,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_211_19_add_x_dma_init_in_0_93, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_add_x input ports=1 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_add_x_dma_init_in_1_93 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_19_mul_x */
      .offset_start = 1152,
      .offset_end = 1161,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_211_19_add_x_dma_init_in_1_93, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2880 */
    /* octoFlash -> 288 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189_off_bias_335 output ports=0 range=8[5184,5185] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_off_bias_335_dma_init_out_0_93 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_191_out_0 */
      .offset_start = 5184,
      .offset_end = 5185,
      .offset_limit = 5256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_189_off_bias_335_dma_init_out_0_93, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_211_19_add_x output ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef PReLU_211_19_add_x_dma_init_out_0_93 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_out_0 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_211_19_add_x_dma_init_out_0_93, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1153 */

    static const LL_Switch_InitTypeDef switch_init_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 11, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_189_mul_scale_333 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_335 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_335 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Init(switch_init_in_93, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_93_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_93_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 11, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_189_mul_scale_333 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_335 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_335 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_211_19_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Deinit(switch_deinit_in_93, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_93_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_93_all_units, 10);

  }
  ec_trace_end_epoch(93);
  ec_trace_start_epoch(94);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_212_conv_identity */
    /* node=Conv2D_212_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_212_conv_identity input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_212_conv_identity_dma_init_in_0_94 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_212_zero_off_out_375_copy_in_79 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 2,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_212_conv_identity_dma_init_in_0_94, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_212_conv_identity output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_212_conv_identity_dma_init_out_0_94 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_out_0_cp_in_79 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_212_conv_identity_dma_init_out_0_94, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1152 */

    static const LL_Switch_InitTypeDef switch_init_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Init(switch_init_in_94, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_94_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_94_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Deinit(switch_deinit_in_94, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_94_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_94_all_units, 2);

  }
  ec_trace_end_epoch(94);
  ec_trace_start_epoch(95);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_212 */
    static const LL_Convacc_InitTypeDef Conv2D_212_init95 = {
      .simd = 2,
      .fsub = -89,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_212_init95);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_212_mul_scale_378 */
    static const LL_Arithacc_InitTypeDef Conv2D_212_mul_scale_378_init95 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23663,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_212_mul_scale_378_init95);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_212_off_bias_380 */
    static const LL_Arithacc_InitTypeDef Conv2D_212_off_bias_380_init95 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28363,
      .B_scalar = -64,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_212_off_bias_380_init95);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_212 input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_212_dma_init_in_0_95 = {
      /* 3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_212_zero_off_out_375 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_212_dma_init_in_0_95, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_212 input ports=1 range=5[596864,601472] */

    static const LL_Streng_TensorInitTypeDef Conv2D_212_dma_init_in_1_95 = {
      /* 128x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_212_weights_inflated_465 */
      .offset_start = 596864,
      .offset_end = 601472,
      .offset_limit = 601536,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_212_dma_init_in_1_95, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1152 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_212_off_bias_380 output ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_212_off_bias_380_dma_init_out_0_95 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_212_off_bias_out_381 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_212_off_bias_380_dma_init_out_0_95, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1152 */

    static const LL_Switch_InitTypeDef switch_init_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_mul_scale_378 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_off_bias_380 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_off_bias_380 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Init(switch_init_in_95, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_95_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_95_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_mul_scale_378 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_off_bias_380 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_212_off_bias_380 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Deinit(switch_deinit_in_95, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_95_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_95_all_units, 6);

  }
  ec_trace_end_epoch(95);
  ec_trace_start_epoch(96);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_215_conv_identity */
    /* node=Conv2D_215_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215_conv_identity input ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_conv_identity_dma_init_in_0_96 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_215_zero_off_out_384_copy_in_80 */
      .offset_start = 1152,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_215_conv_identity_dma_init_in_0_96, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215_conv_identity output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_conv_identity_dma_init_out_0_96 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_212_off_bias_out_381_cp_in_80 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_215_conv_identity_dma_init_out_0_96, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1152 */

    static const LL_Switch_InitTypeDef switch_init_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Init(switch_init_in_96, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_96_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_96_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Deinit(switch_deinit_in_96, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_96_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_96_all_units, 2);

  }
  ec_trace_end_epoch(96);
  ec_trace_start_epoch(97);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_215 */
    static const LL_Convacc_InitTypeDef Conv2D_215_init97 = {
      .simd = 2,
      .fsub = -4,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_215_init97);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_215_mul_scale_387 */
    static const LL_Arithacc_InitTypeDef Conv2D_215_mul_scale_387_init97 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24424,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_215_mul_scale_387_init97);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_215_off_bias_389 */
    static const LL_Arithacc_InitTypeDef Conv2D_215_off_bias_389_init97 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26033,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 7168))) /* Equivalent hex offset = 0x1c00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_215_off_bias_389_init97);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215 input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_dma_init_in_0_97 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_215_zero_off_out_384 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_215_dma_init_in_0_97, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215 input ports=1 range=5[535424,551808] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_dma_init_in_1_97 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_215_weights */
      .offset_start = 535424,
      .offset_end = 551808,
      .offset_limit = 551872,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_215_dma_init_in_1_97, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215 input ports=2 range=8[4608,4896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_dma_init_in_2_97 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 3,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 4608,
      .offset_end = 4896,
      .offset_limit = 4960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_215_dma_init_in_2_97, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 19584 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215 output ports=0 range=8[4608,4896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_dma_init_out_0_97 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_215_out_0 */
      .offset_start = 4608,
      .offset_end = 4896,
      .offset_limit = 4960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_215_dma_init_out_0_97, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_215_off_bias_389 output ports=0 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_215_off_bias_389_dma_init_out_0_97 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_215_off_bias_out_390 */
      .offset_start = 3456,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_215_off_bias_389_dma_init_out_0_97, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 20736 */

    static const LL_Switch_InitTypeDef switch_init_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_215_mul_scale_387 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_off_bias_389 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_off_bias_389 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Init(switch_init_in_97, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_97_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_97_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x9);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_215_mul_scale_387 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_off_bias_389 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_215_off_bias_389 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Deinit(switch_deinit_in_97, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_97_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_97_all_units, 8);

  }
  ec_trace_end_epoch(97);
  ec_trace_start_epoch(98);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Add_218 */
    static const LL_Arithacc_InitTypeDef Add_218_init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 4,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25276,
      .B_scalar = 26776,
      .C_scalar = 18577,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Add_218_init98);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_221_20_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_221_20_clip_x_init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -51,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_221_20_clip_x_init98);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=PReLU_221_20_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_221_20_mul_x_init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 17408))) /* Equivalent hex offset = 0x4400 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_221_20_mul_x_init98);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_221_20_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_221_20_mul_x_mul_sub2__init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23539,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 8192))) /* Equivalent hex offset = 0x2000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_221_20_mul_x_mul_sub2__init98);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_218 input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Add_218_dma_init_in_0_98 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_211_out_0 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_218_dma_init_in_0_98, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_218 input ports=1 range=8[3456,4608] */

    static const LL_Streng_TensorInitTypeDef Add_218_dma_init_in_1_98 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_217_out_0 */
      .offset_start = 3456,
      .offset_limit = 4672,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_218_dma_init_in_1_98, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_218 output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Add_218_dma_init_out_0_98 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_218_out_0 */
      .offset_start = 0,
      .offset_end = 9,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_218_dma_init_out_0_98, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_221_20_mul_x_mul_sub2_ output ports=0 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_221_20_mul_x_mul_sub2__dma_init_out_0_98 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_221_20_mul_x_cp_in_51 */
      .offset_start = 1152,
      .offset_end = 1161,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_221_20_mul_x_mul_sub2__dma_init_out_0_98, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2304 */

    static const LL_Switch_InitTypeDef switch_init_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Init(switch_init_in_98, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_98_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_98_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_218 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Deinit(switch_deinit_in_98, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_98_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_98_all_units, 8);

  }
  ec_trace_end_epoch(98);
  ec_trace_start_epoch(99);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_221_20_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_221_20_relu_x_init99 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21808))) /* Equivalent hex offset = 0x5530 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19776))) /* Equivalent hex offset = 0x4d40 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_221_20_relu_x_init99);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_221_20_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_221_20_add_x_init99 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 25344,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_221_20_add_x_init99);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_221_20_relu_x input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef PReLU_221_20_relu_x_dma_init_in_0_99 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_220_out_0 */
      .offset_start = 0,
      .offset_end = 9,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_221_20_relu_x_dma_init_in_0_99, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_221_20_add_x input ports=1 range=8[1152,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_221_20_add_x_dma_init_in_1_99 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_221_20_mul_x */
      .offset_start = 1152,
      .offset_end = 1161,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_221_20_add_x_dma_init_in_1_99, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_221_20_add_x output ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef PReLU_221_20_add_x_dma_init_out_0_99 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_221_out_0 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_221_20_add_x_dma_init_out_0_99, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1152 */

    static const LL_Switch_InitTypeDef switch_init_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Init(switch_init_in_99, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_99_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_99_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_221_20_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Deinit(switch_deinit_in_99, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_99_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_99_all_units, 5);

  }
  ec_trace_end_epoch(99);
  ec_trace_start_epoch(100);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_222_conv_identity */
    /* node=Conv2D_222_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222_conv_identity input ports=0 range=8[2304,3456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_conv_identity_dma_init_in_0_100 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_222_zero_off_out_393_copy_in_81 */
      .offset_start = 2304,
      .offset_limit = 3520,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 1152,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_222_conv_identity_dma_init_in_0_100, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222_conv_identity output ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_conv_identity_dma_init_out_0_100 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_221_out_0_cp_in_81 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_222_conv_identity_dma_init_out_0_100, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1152 */

    static const LL_Switch_InitTypeDef switch_init_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Init(switch_init_in_100, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_100_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_100_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Deinit(switch_deinit_in_100, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_100_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_100_all_units, 2);

  }
  ec_trace_end_epoch(100);
  ec_trace_start_epoch(101);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_222 */
    static const LL_Convacc_InitTypeDef Conv2D_222_init101 = {
      .simd = 2,
      .fsub = -99,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_222_init101);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_222_mul_scale_396 */
    static const LL_Arithacc_InitTypeDef Conv2D_222_mul_scale_396_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30905,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_222_mul_scale_396_init101);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_222_off_bias_398 */
    static const LL_Arithacc_InitTypeDef Conv2D_222_off_bias_398_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21672,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15488))) /* Equivalent hex offset = 0x3c80 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_222_off_bias_398_init101);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_225_21_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_225_21_clip_x_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -23,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_225_21_clip_x_init101);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_225_21_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_225_21_mul_x_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21168))) /* Equivalent hex offset = 0x52b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_225_21_mul_x_init101);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222 input ports=0 range=8[0,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_dma_init_in_0_101 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_222_zero_off_out_393 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_222_dma_init_in_0_101, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222 input ports=1 range=5[613760,617856] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_dma_init_in_1_101 = {
      /* 32x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_222_weights */
      .offset_start = 613760,
      .offset_end = 617856,
      .offset_limit = 617920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_222_dma_init_in_1_101, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222 input ports=2 range=8[1728,2016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_dma_init_in_2_101 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 1728,
      .offset_end = 2016,
      .offset_limit = 2080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_222_dma_init_in_2_101, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 5760 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222 output ports=0 range=8[1728,2016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_dma_init_out_0_101 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_222_out_0 */
      .offset_start = 1728,
      .offset_end = 2016,
      .offset_limit = 2080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_222_dma_init_out_0_101, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_222_off_bias_398 output ports=0 range=8[2016,2304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_222_off_bias_398_dma_init_out_0_101 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_222_off_bias_out_399 */
      .offset_start = 2016,
      .offset_end = 2160,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_222_off_bias_398_dma_init_out_0_101, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_225_21_mul_x output ports=0 range=8[1152,1728] */

    static const LL_Streng_TensorInitTypeDef PReLU_225_21_mul_x_dma_init_out_0_101 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_225_21_mul_x */
      .offset_start = 1152,
      .offset_end = 1440,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_225_21_mul_x_dma_init_out_0_101, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5760 */

    static const LL_Switch_InitTypeDef switch_init_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_222_mul_scale_396 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_off_bias_398 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_off_bias_398 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Init(switch_init_in_101, 10);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_101_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_101_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x320);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_222_mul_scale_396 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_off_bias_398 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_222_off_bias_398 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Deinit(switch_deinit_in_101, 10);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_101_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_101_all_units, 11);

  }
  ec_trace_end_epoch(101);
  ec_trace_start_epoch(102);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_225_21_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_225_21_mul_x_mul_sub2__init102 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29973,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16128))) /* Equivalent hex offset = 0x3f00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_225_21_mul_x_mul_sub2__init102);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_225_21_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_225_21_relu_x_init102 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21840))) /* Equivalent hex offset = 0x5550 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 19888))) /* Equivalent hex offset = 0x4db0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_225_21_relu_x_init102);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_225_21_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_225_21_add_x_init102 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 18944,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_225_21_add_x_init102);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_225_21_mul_x_mul_sub2_ input ports=0 range=8[1152,1728] */

    static const LL_Streng_TensorInitTypeDef PReLU_225_21_mul_x_mul_sub2__dma_init_in_0_102 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_225_21_mul_x_copy_in_53 */
      .offset_start = 1152,
      .offset_end = 1440,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_225_21_mul_x_mul_sub2__dma_init_in_0_102, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_225_21_relu_x input ports=0 range=8[2016,2304] */

    static const LL_Streng_TensorInitTypeDef PReLU_225_21_relu_x_dma_init_in_0_102 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_224_out_0 */
      .offset_start = 2016,
      .offset_end = 2160,
      .offset_limit = 2368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_225_21_relu_x_dma_init_in_0_102, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 864 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_225_21_add_x output ports=0 range=8[864,1152] */

    static const LL_Streng_TensorInitTypeDef PReLU_225_21_add_x_dma_init_out_0_102 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_225_out_0 */
      .offset_start = 864,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_225_21_add_x_dma_init_out_0_102, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 288 */

    static const LL_Switch_InitTypeDef switch_init_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Init(switch_init_in_102, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_102_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_102_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_225_21_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Deinit(switch_deinit_in_102, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_102_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_102_all_units, 6);

  }
  ec_trace_end_epoch(102);
  ec_trace_start_epoch(103);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_226_conv_identity */
    /* node=Conv2D_226_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_226_conv_identity input ports=0 range=8[864,1152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_226_conv_identity_dma_init_in_0_103 = {
      /* memory canonical to batch=4 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_226_zero_off_out_402_copy_in_82 */
      .offset_start = 864,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 2,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_226_conv_identity_dma_init_in_0_103, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 288 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_226_conv_identity output ports=0 range=8[0,288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_226_conv_identity_dma_init_out_0_103 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_225_out_0_cp_in_82 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_226_conv_identity_dma_init_out_0_103, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 288 */

    static const LL_Switch_InitTypeDef switch_init_in_103[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=103 */
    LL_Switch_Init(switch_init_in_103, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_103_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_103_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_103[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=103 */
    LL_Switch_Deinit(switch_deinit_in_103, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_103_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_103_all_units, 2);

  }
  ec_trace_end_epoch(103);
  ec_trace_start_epoch(104);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_226 */
    static const LL_Convacc_InitTypeDef Conv2D_226_init104 = {
      .simd = 2,
      .fsub = -74,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 4,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_226_init104);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_226_mul_scale_405 */
    static const LL_Arithacc_InitTypeDef Conv2D_226_mul_scale_405_init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16745,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_226_mul_scale_405_init104);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_226_off_bias_407 */
    static const LL_Arithacc_InitTypeDef Conv2D_226_off_bias_407_init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27094,
      .B_scalar = -80,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_226_off_bias_407_init104);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_226 input ports=0 range=8[0,288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_226_dma_init_in_0_104 = {
      /* 3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_226_zero_off_out_402 */
      .offset_start = 0,
      .offset_end = 36,
      .offset_limit = 352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_226_dma_init_in_0_104, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_226 input ports=1 range=5[634240,635392] */

    static const LL_Streng_TensorInitTypeDef Conv2D_226_dma_init_in_1_104 = {
      /* 32x3x3x4(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_226_weights_inflated_467 */
      .offset_start = 634240,
      .offset_end = 635392,
      .offset_limit = 635456,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_226_dma_init_in_1_104, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 288 */
    /* octoFlash -> 1152 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_226_off_bias_407 output ports=0 range=8[288,576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_226_off_bias_407_dma_init_out_0_104 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_226_off_bias_out_408 */
      .offset_start = 288,
      .offset_limit = 640,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_226_off_bias_407_dma_init_out_0_104, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 288 */

    static const LL_Switch_InitTypeDef switch_init_in_104[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_mul_scale_405 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_off_bias_407 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_off_bias_407 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=104 */
    LL_Switch_Init(switch_init_in_104, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_104_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_104_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_104[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_mul_scale_405 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_off_bias_407 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_226_off_bias_407 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=104 */
    LL_Switch_Deinit(switch_deinit_in_104, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_104_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_104_all_units, 6);

  }
  ec_trace_end_epoch(104);
  ec_trace_start_epoch(105);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_229_conv_identity */
    /* node=Conv2D_229_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229_conv_identity input ports=0 range=8[288,576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_conv_identity_dma_init_in_0_105 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_229_zero_off_out_411_copy_in_83 */
      .offset_start = 288,
      .offset_limit = 640,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_229_conv_identity_dma_init_in_0_105, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 288 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229_conv_identity output ports=0 range=8[0,288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_conv_identity_dma_init_out_0_105 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_226_off_bias_out_408_cp_in_83 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_229_conv_identity_dma_init_out_0_105, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 288 */

    static const LL_Switch_InitTypeDef switch_init_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Init(switch_init_in_105, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_105_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_105_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Deinit(switch_deinit_in_105, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_105_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_105_all_units, 2);

  }
  ec_trace_end_epoch(105);
  ec_trace_start_epoch(106);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_229 */
    static const LL_Convacc_InitTypeDef Conv2D_229_init106 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 3,
      .fHeight = 3,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 2,
      .top_crop = 0,
      .bot_crop = 2,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_229_init106);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_229_mul_scale_414 */
    static const LL_Arithacc_InitTypeDef Conv2D_229_mul_scale_414_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27480,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_229_mul_scale_414_init106);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_229_off_bias_416 */
    static const LL_Arithacc_InitTypeDef Conv2D_229_off_bias_416_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30833,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15744))) /* Equivalent hex offset = 0x3d80 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_229_off_bias_416_init106);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_232 */
    static const LL_Arithacc_InitTypeDef Add_232_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20484,
      .B_scalar = 19225,
      .C_scalar = 21680,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_232_init106);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_235_22_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_235_22_clip_x_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -53,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_235_22_clip_x_init106);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229 input ports=0 range=8[0,288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_dma_init_in_0_106 = {
      /* 3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_229_zero_off_out_411 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_229_dma_init_in_0_106, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229 input ports=1 range=5[638464,639488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_dma_init_in_1_106 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_229_weights */
      .offset_start = 638464,
      .offset_end = 639488,
      .offset_limit = 639552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_229_dma_init_in_1_106, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229 input ports=2 range=8[576,864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_dma_init_in_2_106 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 576,
      .offset_end = 864,
      .offset_limit = 928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_229_dma_init_in_2_106, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_232 input ports=0 range=8[864,1152] */

    static const LL_Streng_TensorInitTypeDef Add_232_dma_init_in_0_106 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_225_out_0 */
      .offset_start = 864,
      .offset_limit = 1216,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 288,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_232_dma_init_in_0_106, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1728 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_229 output ports=0 range=8[576,864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_229_dma_init_out_0_106 = {
      /* partial accumulator 288 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_229_out_0 */
      .offset_start = 576,
      .offset_end = 864,
      .offset_limit = 928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_229_dma_init_out_0_106, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_232 output ports=0 range=8[1152,1440] */

    static const LL_Streng_TensorInitTypeDef Add_232_dma_init_out_0_106 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_232_out_0 */
      .offset_start = 1152,
      .offset_end = 1296,
      .offset_limit = 1504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_232_dma_init_out_0_106, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_235_22_clip_x output ports=0 range=8[1440,1728] */

    static const LL_Streng_TensorInitTypeDef PReLU_235_22_clip_x_dma_init_out_0_106 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_235_22_clip_x */
      .offset_start = 1440,
      .offset_end = 1584,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_235_22_clip_x_dma_init_out_0_106, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2016 */

    static const LL_Switch_InitTypeDef switch_init_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_229_mul_scale_414 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229_off_bias_416 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_clip_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Init(switch_init_in_106, 11);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_106_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_106_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x19);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_229_mul_scale_414 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_229_off_bias_416 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_232 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_clip_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Deinit(switch_deinit_in_106, 11);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_106_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_106_all_units, 12);

  }
  ec_trace_end_epoch(106);
  ec_trace_start_epoch(107);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_235_22_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_235_22_mul_x_init107 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22032))) /* Equivalent hex offset = 0x5610 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_235_22_mul_x_init107);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_235_22_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_235_22_mul_x_mul_sub2__init107 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16585,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16256))) /* Equivalent hex offset = 0x3f80 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_235_22_mul_x_mul_sub2__init107);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_235_22_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_235_22_relu_x_init107 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 21872))) /* Equivalent hex offset = 0x5570 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 20000))) /* Equivalent hex offset = 0x4e20 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_235_22_relu_x_init107);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_235_22_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_235_22_add_x_init107 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 18688,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_235_22_add_x_init107);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Sub node=Conv2D_236_suboff_419 */
    static const LL_Arithacc_InitTypeDef Conv2D_236_suboff_419_init107 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 3,
      .fHeight = 3,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 18,
      .C_scalar = (short)16384,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_236_suboff_419_init107);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_235_22_mul_x input ports=0 range=8[1440,1728] */

    static const LL_Streng_TensorInitTypeDef PReLU_235_22_mul_x_dma_init_in_0_107 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_235_22_clip_x */
      .offset_start = 1440,
      .offset_end = 1584,
      .offset_limit = 1792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_235_22_mul_x_dma_init_in_0_107, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_235_22_relu_x input ports=0 range=8[1152,1440] */

    static const LL_Streng_TensorInitTypeDef PReLU_235_22_relu_x_dma_init_in_0_107 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_234_out_0 */
      .offset_start = 1152,
      .offset_end = 1296,
      .offset_limit = 1504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_235_22_relu_x_dma_init_in_0_107, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 576 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_236_suboff_419 output ports=0 range=8[0,576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_236_suboff_419_dma_init_out_0_107 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_236_zero_off_out_420 */
      .offset_start = 0,
      .offset_limit = 640,
      .frame_count = 0,
      .fwidth = 3,
      .fheight = 3,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_236_suboff_419_dma_init_out_0_107, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 576 */

    static const LL_Switch_InitTypeDef switch_init_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_suboff_419 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_suboff_419 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Init(switch_init_in_107, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_107_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_107_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_235_22_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_suboff_419 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_suboff_419 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Deinit(switch_deinit_in_107, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_107_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_107_all_units, 8);

  }
  ec_trace_end_epoch(107);
  ec_trace_end_blob("_ec_blob_face_landmark_93");
}

void trace_ec__ec_blob_face_landmark_109(void) {
  ec_trace_start_blob("_ec_blob_face_landmark_109");
  ec_trace_start_epoch(109);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_236 */
    static const LL_Convacc_InitTypeDef Conv2D_236_init109 = {
      .simd = 2,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_gen_first = 1,
      .accumulate_first = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 12,
      .afilt_first = 1,
      .afilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 1,
      .fHeight = 1,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 0,
      .top_crop = 0,
      .bot_crop = 0,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_236_init109);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_236_mul_scale_423 */
    static const LL_Arithacc_InitTypeDef Conv2D_236_mul_scale_423_init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_HEIGHT,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1,
      .fHeight = 1,
      .fChannels = 1404,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20032,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_236_mul_scale_423_init109);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_236_off_bias_425 */
    static const LL_Arithacc_InitTypeDef Conv2D_236_off_bias_425_init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 1,
      .fHeight = 1,
      .fChannels = 1404,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19515,
      .B_scalar = 19515,
      .C_scalar = -17152,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_236_off_bias_425_init109);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_236 input ports=0 range=8[1408,1984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_236_dma_init_in_0_109 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_236_zero_off_out_420 */
      .offset_start = 1408,
      .offset_limit = 2048,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 1,
      .batch_depth = 24,
      .batch_offset = 576,
      .frame_offset = 48,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 12,
      .frame_tot_cnt = 936,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_236_dma_init_in_0_109, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_236 input ports=1 range=5[0,404352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_236_dma_init_in_1_109 = {
      /* 1404x1x1x288(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_236_weights */
      .offset_start = 0,
      .offset_end = 404352,
      .offset_limit = 404416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_236_dma_init_in_1_109, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_236_off_bias_425 input ports=1 range=5[617856,620664] */

    static const LL_Streng_TensorInitTypeDef Conv2D_236_off_bias_425_dma_init_in_1_109 = {
      /* from memory with batch=18 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71380000UL) /* Equivalent hex address = 0x71380000UL */}, /* Conv2D_236_off_bias_427 */
      .offset_start = 617856,
      .offset_end = 617892,
      .offset_limit = 620728,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 78,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_236_off_bias_425_dma_init_in_1_109, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 576 */
    /* octoFlash -> 407160 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_236_off_bias_425 output ports=0 range=8[0,1404] */

    static const LL_Streng_TensorInitTypeDef Conv2D_236_off_bias_425_dma_init_out_0_109 = {
      /* to memory with batch=18 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_236_off_bias_out_426 */
      .offset_start = 0,
      .offset_end = 18,
      .offset_limit = 1472,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 78,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_236_off_bias_425_dma_init_out_0_109, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1404 */

    static const LL_Switch_InitTypeDef switch_init_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 11, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_236_mul_scale_423 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Init(switch_init_in_109, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_109_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_109_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 11, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_236_mul_scale_423 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_236_off_bias_425 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Deinit(switch_deinit_in_109, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_109_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_109_all_units, 7);

  }
  ec_trace_end_epoch(109);
  ec_trace_start_epoch(110);
  {
    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 0 */

  }
  {
  }
  ec_trace_end_epoch(110);
  ec_trace_end_blob("_ec_blob_face_landmark_109");
}


int main () {
  ec_trace_init("face_landmark_ecblobs.h", "face_landmark", false);
  trace_ec__ec_blob_face_landmark_1();
  trace_ec__ec_blob_face_landmark_13();
  trace_ec__ec_blob_face_landmark_16();
  trace_ec__ec_blob_face_landmark_30();
  trace_ec__ec_blob_face_landmark_46();
  trace_ec__ec_blob_face_landmark_93();
  trace_ec__ec_blob_face_landmark_109();
  ec_trace_all_blobs_done();
}
