

================================================================
== Vitis HLS Report for 'PE_wrapper_3_0_x0'
================================================================
* Date:           Thu Sep  1 21:39:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048584|  1048584|  3.495 ms|  3.495 ms|  1048584|  1048584|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                               Loop Name                                               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5  |  1048582|  1048582|         9|          2|          2|  524288|       yes|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 11 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0_x0167, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0_x096, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0_x095, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1_x048, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x047, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0_x0167, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0_x096, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0_x095, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1_x048, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x047, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:6230]   --->   Operation 22 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln6230 = specmemcore void @_ssdm_op_SpecMemCore, i16 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6230]   --->   Operation 23 'specmemcore' 'specmemcore_ln6230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln6234 = br void" [./dut.cpp:6234]   --->   Operation 24 'br' 'br_ln6234' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten73 = phi i20 0, void, i20 %add_ln890_120, void %._crit_edge1"   --->   Operation 25 'phi' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln890 = icmp_eq  i20 %indvar_flatten73, i20 524288"   --->   Operation 26 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split201, void"   --->   Operation 27 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i17 0, void, i17 %select_ln890_200, void %._crit_edge1"   --->   Operation 28 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %select_ln890_199, void %._crit_edge1"   --->   Operation 29 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%add_ln890_120 = add i20 %indvar_flatten73, i20 1"   --->   Operation 30 'add' 'add_ln890_120' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.68ns)   --->   "%icmp_ln890_118 = icmp_eq  i17 %indvar_flatten39, i17 32768"   --->   Operation 31 'icmp' 'icmp_ln890_118' <Predicate = (!icmp_ln890)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.64ns)   --->   "%icmp_ln890_120 = icmp_eq  i13 %indvar_flatten13, i13 2048"   --->   Operation 32 'icmp' 'icmp_ln890_120' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.21ns)   --->   "%p_Result_40 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'p_Result_40' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v2_V_4810 = trunc i512 %p_Result_40"   --->   Operation 34 'trunc' 'v2_V_4810' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v2_V_4811 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 16, i32 31"   --->   Operation 35 'partselect' 'v2_V_4811' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%v2_V_4812 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 32, i32 47"   --->   Operation 36 'partselect' 'v2_V_4812' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v2_V_4813 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 48, i32 63"   --->   Operation 37 'partselect' 'v2_V_4813' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v2_V_4814 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 64, i32 79"   --->   Operation 38 'partselect' 'v2_V_4814' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v2_V_4815 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 80, i32 95"   --->   Operation 39 'partselect' 'v2_V_4815' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v2_V_4816 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 96, i32 111"   --->   Operation 40 'partselect' 'v2_V_4816' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%v2_V_4817 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 112, i32 127"   --->   Operation 41 'partselect' 'v2_V_4817' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%v2_V_4818 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 128, i32 143"   --->   Operation 42 'partselect' 'v2_V_4818' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%v2_V_4819 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 144, i32 159"   --->   Operation 43 'partselect' 'v2_V_4819' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v2_V_4820 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 160, i32 175"   --->   Operation 44 'partselect' 'v2_V_4820' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v2_V_4821 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 176, i32 191"   --->   Operation 45 'partselect' 'v2_V_4821' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%v2_V_4822 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 192, i32 207"   --->   Operation 46 'partselect' 'v2_V_4822' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v2_V_4823 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 208, i32 223"   --->   Operation 47 'partselect' 'v2_V_4823' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%v2_V_4824 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 224, i32 239"   --->   Operation 48 'partselect' 'v2_V_4824' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v2_V_4825 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 240, i32 255"   --->   Operation 49 'partselect' 'v2_V_4825' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%v2_V_4826 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 256, i32 271"   --->   Operation 50 'partselect' 'v2_V_4826' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%v2_V_4827 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 272, i32 287"   --->   Operation 51 'partselect' 'v2_V_4827' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v2_V_4828 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 288, i32 303"   --->   Operation 52 'partselect' 'v2_V_4828' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%v2_V_4829 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 304, i32 319"   --->   Operation 53 'partselect' 'v2_V_4829' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%v2_V_4830 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 320, i32 335"   --->   Operation 54 'partselect' 'v2_V_4830' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%v2_V_4831 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 336, i32 351"   --->   Operation 55 'partselect' 'v2_V_4831' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%v2_V_4832 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 352, i32 367"   --->   Operation 56 'partselect' 'v2_V_4832' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v2_V_4833 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 368, i32 383"   --->   Operation 57 'partselect' 'v2_V_4833' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%v2_V_4834 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 384, i32 399"   --->   Operation 58 'partselect' 'v2_V_4834' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%v2_V_4835 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 400, i32 415"   --->   Operation 59 'partselect' 'v2_V_4835' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_4836 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 416, i32 431"   --->   Operation 60 'partselect' 'v2_V_4836' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%v2_V_4837 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 432, i32 447"   --->   Operation 61 'partselect' 'v2_V_4837' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%v2_V_4838 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 448, i32 463"   --->   Operation 62 'partselect' 'v2_V_4838' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%v2_V_4839 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 464, i32 479"   --->   Operation 63 'partselect' 'v2_V_4839' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%v2_V_4840 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 480, i32 495"   --->   Operation 64 'partselect' 'v2_V_4840' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%v1_V_40 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_40, i32 496, i32 511"   --->   Operation 65 'partselect' 'v1_V_40' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%p_Result_s = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_3_0_x095" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%v2_V = trunc i512 %p_Result_s"   --->   Operation 67 'trunc' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%v2_V_4780 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 16, i32 31"   --->   Operation 68 'partselect' 'v2_V_4780' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%v2_V_4781 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 32, i32 47"   --->   Operation 69 'partselect' 'v2_V_4781' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%v2_V_4782 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 48, i32 63"   --->   Operation 70 'partselect' 'v2_V_4782' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%v2_V_4783 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 64, i32 79"   --->   Operation 71 'partselect' 'v2_V_4783' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%v2_V_4784 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 80, i32 95"   --->   Operation 72 'partselect' 'v2_V_4784' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%v2_V_4785 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 96, i32 111"   --->   Operation 73 'partselect' 'v2_V_4785' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%v2_V_4786 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 112, i32 127"   --->   Operation 74 'partselect' 'v2_V_4786' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%v2_V_4787 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 128, i32 143"   --->   Operation 75 'partselect' 'v2_V_4787' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%v2_V_4788 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 144, i32 159"   --->   Operation 76 'partselect' 'v2_V_4788' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%v2_V_4789 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 160, i32 175"   --->   Operation 77 'partselect' 'v2_V_4789' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v2_V_4790 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 176, i32 191"   --->   Operation 78 'partselect' 'v2_V_4790' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%v2_V_4791 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 192, i32 207"   --->   Operation 79 'partselect' 'v2_V_4791' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%v2_V_4792 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 208, i32 223"   --->   Operation 80 'partselect' 'v2_V_4792' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%v2_V_4793 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 224, i32 239"   --->   Operation 81 'partselect' 'v2_V_4793' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%v2_V_4794 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 240, i32 255"   --->   Operation 82 'partselect' 'v2_V_4794' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%v2_V_4795 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 256, i32 271"   --->   Operation 83 'partselect' 'v2_V_4795' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%v2_V_4796 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 272, i32 287"   --->   Operation 84 'partselect' 'v2_V_4796' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%v2_V_4797 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 288, i32 303"   --->   Operation 85 'partselect' 'v2_V_4797' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%v2_V_4798 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 304, i32 319"   --->   Operation 86 'partselect' 'v2_V_4798' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%v2_V_4799 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 320, i32 335"   --->   Operation 87 'partselect' 'v2_V_4799' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%v2_V_4800 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 336, i32 351"   --->   Operation 88 'partselect' 'v2_V_4800' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%v2_V_4801 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 352, i32 367"   --->   Operation 89 'partselect' 'v2_V_4801' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%v2_V_4802 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 368, i32 383"   --->   Operation 90 'partselect' 'v2_V_4802' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%v2_V_4803 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 384, i32 399"   --->   Operation 91 'partselect' 'v2_V_4803' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%v2_V_4804 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 400, i32 415"   --->   Operation 92 'partselect' 'v2_V_4804' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%v2_V_4805 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 416, i32 431"   --->   Operation 93 'partselect' 'v2_V_4805' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%v2_V_4806 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 432, i32 447"   --->   Operation 94 'partselect' 'v2_V_4806' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%v2_V_4807 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 448, i32 463"   --->   Operation 95 'partselect' 'v2_V_4807' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%v2_V_4808 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 464, i32 479"   --->   Operation 96 'partselect' 'v2_V_4808' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v2_V_4809 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 480, i32 495"   --->   Operation 97 'partselect' 'v2_V_4809' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%v1_V = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 496, i32 511"   --->   Operation 98 'partselect' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 99 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_2 = mul i16 %v2_V_4781, i16 %v2_V_4812" [./dut.cpp:6277]   --->   Operation 99 'mul' 'mul_ln6277_2' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_4 = mul i16 %v2_V_4783, i16 %v2_V_4814" [./dut.cpp:6277]   --->   Operation 100 'mul' 'mul_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_6 = mul i16 %v2_V_4785, i16 %v2_V_4816" [./dut.cpp:6277]   --->   Operation 101 'mul' 'mul_ln6277_6' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_8 = mul i16 %v2_V_4787, i16 %v2_V_4818" [./dut.cpp:6277]   --->   Operation 102 'mul' 'mul_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_10 = mul i16 %v2_V_4789, i16 %v2_V_4820" [./dut.cpp:6277]   --->   Operation 103 'mul' 'mul_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_12 = mul i16 %v2_V_4791, i16 %v2_V_4822" [./dut.cpp:6277]   --->   Operation 104 'mul' 'mul_ln6277_12' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_13 = mul i16 %v2_V_4792, i16 %v2_V_4823" [./dut.cpp:6277]   --->   Operation 105 'mul' 'mul_ln6277_13' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_16 = mul i16 %v2_V_4795, i16 %v2_V_4826" [./dut.cpp:6277]   --->   Operation 106 'mul' 'mul_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_18 = mul i16 %v2_V_4797, i16 %v2_V_4828" [./dut.cpp:6277]   --->   Operation 107 'mul' 'mul_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_20 = mul i16 %v2_V_4799, i16 %v2_V_4830" [./dut.cpp:6277]   --->   Operation 108 'mul' 'mul_ln6277_20' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_22 = mul i16 %v2_V_4801, i16 %v2_V_4832" [./dut.cpp:6277]   --->   Operation 109 'mul' 'mul_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_24 = mul i16 %v2_V_4803, i16 %v2_V_4834" [./dut.cpp:6277]   --->   Operation 110 'mul' 'mul_ln6277_24' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_26 = mul i16 %v2_V_4805, i16 %v2_V_4836" [./dut.cpp:6277]   --->   Operation 111 'mul' 'mul_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_28 = mul i16 %v2_V_4807, i16 %v2_V_4838" [./dut.cpp:6277]   --->   Operation 112 'mul' 'mul_ln6277_28' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_29 = mul i16 %v2_V_4808, i16 %v2_V_4839" [./dut.cpp:6277]   --->   Operation 113 'mul' 'mul_ln6277_29' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_4_0_x096, i512 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 115 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_1_x048, i512 %p_Result_40" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 116 [1/1] (0.75ns)   --->   "%add_ln890_118 = add i13 %indvar_flatten13, i13 1"   --->   Operation 116 'add' 'add_ln890_118' <Predicate = (!icmp_ln890)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.79ns)   --->   "%add_ln890_119 = add i17 %indvar_flatten39, i17 1"   --->   Operation 117 'add' 'add_ln890_119' <Predicate = (!icmp_ln890)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln890, void %._crit_edge1"   --->   Operation 118 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln890_198, void %._crit_edge1"   --->   Operation 119 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%c6_V = phi i4 0, void, i4 %select_ln890_197, void %._crit_edge1"   --->   Operation 120 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void, i4 %add_ln691_83, void %._crit_edge1"   --->   Operation 121 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.61ns)   --->   "%cmp_i_i135998 = icmp_eq  i6 %c2_V, i6 0"   --->   Operation 122 'icmp' 'cmp_i_i135998' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.12ns)   --->   "%xor_ln6234 = xor i1 %icmp_ln890_118, i1 1" [./dut.cpp:6234]   --->   Operation 123 'xor' 'xor_ln6234' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.61ns)   --->   "%cmp_i_i97 = icmp_eq  i6 %c2_V, i6 31"   --->   Operation 124 'icmp' 'cmp_i_i97' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln6236_2)   --->   "%and_ln6234 = and i1 %cmp_i_i97, i1 %xor_ln6234" [./dut.cpp:6234]   --->   Operation 125 'and' 'and_ln6234' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.65ns)   --->   "%icmp_ln890101 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 126 'icmp' 'icmp_ln890101' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln6236)   --->   "%and_ln6234_1 = and i1 %icmp_ln890101, i1 %xor_ln6234" [./dut.cpp:6234]   --->   Operation 127 'and' 'and_ln6234_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.58ns)   --->   "%icmp_ln890_119 = icmp_eq  i8 %indvar_flatten, i8 64"   --->   Operation 128 'icmp' 'icmp_ln890_119' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln6235_2)   --->   "%and_ln6234_2 = and i1 %icmp_ln890_119, i1 %xor_ln6234" [./dut.cpp:6234]   --->   Operation 129 'and' 'and_ln6234_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln6234_3 = and i1 %icmp_ln890_120, i1 %xor_ln6234" [./dut.cpp:6234]   --->   Operation 130 'and' 'and_ln6234_3' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln6235 = or i1 %and_ln6234_3, i1 %icmp_ln890_118" [./dut.cpp:6235]   --->   Operation 131 'or' 'or_ln6235' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.29ns)   --->   "%select_ln6235 = select i1 %or_ln6235, i6 0, i6 %c2_V" [./dut.cpp:6235]   --->   Operation 132 'select' 'select_ln6235' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln6235_2)   --->   "%xor_ln6235 = xor i1 %icmp_ln890_120, i1 1" [./dut.cpp:6235]   --->   Operation 133 'xor' 'xor_ln6235' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln6235_2 = or i1 %icmp_ln890_118, i1 %xor_ln6235" [./dut.cpp:6235]   --->   Operation 134 'or' 'or_ln6235_2' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln6236_2)   --->   "%and_ln6235 = and i1 %and_ln6234, i1 %or_ln6235_2" [./dut.cpp:6235]   --->   Operation 135 'and' 'and_ln6235' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln6236)   --->   "%and_ln6235_1 = and i1 %and_ln6234_1, i1 %or_ln6235_2" [./dut.cpp:6235]   --->   Operation 136 'and' 'and_ln6235_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6235_2 = and i1 %and_ln6234_2, i1 %or_ln6235_2" [./dut.cpp:6235]   --->   Operation 137 'and' 'and_ln6235_2' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln6235, i6 1"   --->   Operation 138 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln6236_1)   --->   "%or_ln6236 = or i1 %and_ln6235_2, i1 %and_ln6234_3" [./dut.cpp:6236]   --->   Operation 139 'or' 'or_ln6236' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln6236_1 = or i1 %or_ln6236, i1 %icmp_ln890_118" [./dut.cpp:6236]   --->   Operation 140 'or' 'or_ln6236_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.35ns)   --->   "%select_ln6236 = select i1 %or_ln6236_1, i4 0, i4 %c6_V" [./dut.cpp:6236]   --->   Operation 141 'select' 'select_ln6236' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.61ns)   --->   "%cmp_i_i1359_mid1 = icmp_eq  i6 %add_ln691, i6 0"   --->   Operation 142 'icmp' 'cmp_i_i1359_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.61ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i6 %add_ln691, i6 31"   --->   Operation 143 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln6236_2 = select i1 %and_ln6235_2, i1 %cmp_i_i_mid1, i1 %and_ln6235" [./dut.cpp:6236]   --->   Operation 144 'select' 'select_ln6236_2' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln6236)   --->   "%xor_ln6236 = xor i1 %and_ln6235_2, i1 1" [./dut.cpp:6236]   --->   Operation 145 'xor' 'xor_ln6236' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6236 = and i1 %and_ln6235_1, i1 %xor_ln6236" [./dut.cpp:6236]   --->   Operation 146 'and' 'and_ln6236' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln6235_2, i6 %add_ln691, i6 %select_ln6235"   --->   Operation 147 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln691_82 = add i4 %select_ln6236, i4 1"   --->   Operation 148 'add' 'add_ln691_82' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_196)   --->   "%or_ln890 = or i1 %and_ln6236, i1 %and_ln6235_2"   --->   Operation 149 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_196)   --->   "%or_ln890_40 = or i1 %or_ln890, i1 %or_ln6235"   --->   Operation 150 'or' 'or_ln890_40' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_196 = select i1 %or_ln890_40, i4 0, i4 %c7_V"   --->   Operation 151 'select' 'select_ln890_196' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.35ns)   --->   "%select_ln890_197 = select i1 %and_ln6236, i4 %add_ln691_82, i4 %select_ln6236"   --->   Operation 152 'select' 'select_ln890_197' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln890_196"   --->   Operation 153 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_15)   --->   "%mul_ln6277 = mul i16 %v2_V, i16 %v2_V_4810" [./dut.cpp:6277]   --->   Operation 154 'mul' 'mul_ln6277' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_16)   --->   "%mul_ln6277_1 = mul i16 %v2_V_4780, i16 %v2_V_4811" [./dut.cpp:6277]   --->   Operation 155 'mul' 'mul_ln6277_1' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_2 = mul i16 %v2_V_4781, i16 %v2_V_4812" [./dut.cpp:6277]   --->   Operation 156 'mul' 'mul_ln6277_2' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_18)   --->   "%mul_ln6277_3 = mul i16 %v2_V_4782, i16 %v2_V_4813" [./dut.cpp:6277]   --->   Operation 157 'mul' 'mul_ln6277_3' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_4 = mul i16 %v2_V_4783, i16 %v2_V_4814" [./dut.cpp:6277]   --->   Operation 158 'mul' 'mul_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_19)   --->   "%mul_ln6277_5 = mul i16 %v2_V_4784, i16 %v2_V_4815" [./dut.cpp:6277]   --->   Operation 159 'mul' 'mul_ln6277_5' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_6 = mul i16 %v2_V_4785, i16 %v2_V_4816" [./dut.cpp:6277]   --->   Operation 160 'mul' 'mul_ln6277_6' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_22)   --->   "%mul_ln6277_7 = mul i16 %v2_V_4786, i16 %v2_V_4817" [./dut.cpp:6277]   --->   Operation 161 'mul' 'mul_ln6277_7' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_8 = mul i16 %v2_V_4787, i16 %v2_V_4818" [./dut.cpp:6277]   --->   Operation 162 'mul' 'mul_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_23)   --->   "%mul_ln6277_9 = mul i16 %v2_V_4788, i16 %v2_V_4819" [./dut.cpp:6277]   --->   Operation 163 'mul' 'mul_ln6277_9' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_10 = mul i16 %v2_V_4789, i16 %v2_V_4820" [./dut.cpp:6277]   --->   Operation 164 'mul' 'mul_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_25)   --->   "%mul_ln6277_11 = mul i16 %v2_V_4790, i16 %v2_V_4821" [./dut.cpp:6277]   --->   Operation 165 'mul' 'mul_ln6277_11' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_12 = mul i16 %v2_V_4791, i16 %v2_V_4822" [./dut.cpp:6277]   --->   Operation 166 'mul' 'mul_ln6277_12' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_13 = mul i16 %v2_V_4792, i16 %v2_V_4823" [./dut.cpp:6277]   --->   Operation 167 'mul' 'mul_ln6277_13' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_7)   --->   "%mul_ln6277_15 = mul i16 %v2_V_4794, i16 %v2_V_4825" [./dut.cpp:6277]   --->   Operation 168 'mul' 'mul_ln6277_15' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_16 = mul i16 %v2_V_4795, i16 %v2_V_4826" [./dut.cpp:6277]   --->   Operation 169 'mul' 'mul_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_8)   --->   "%mul_ln6277_17 = mul i16 %v2_V_4796, i16 %v2_V_4827" [./dut.cpp:6277]   --->   Operation 170 'mul' 'mul_ln6277_17' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_18 = mul i16 %v2_V_4797, i16 %v2_V_4828" [./dut.cpp:6277]   --->   Operation 171 'mul' 'mul_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_10)   --->   "%mul_ln6277_19 = mul i16 %v2_V_4798, i16 %v2_V_4829" [./dut.cpp:6277]   --->   Operation 172 'mul' 'mul_ln6277_19' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_20 = mul i16 %v2_V_4799, i16 %v2_V_4830" [./dut.cpp:6277]   --->   Operation 173 'mul' 'mul_ln6277_20' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_11)   --->   "%mul_ln6277_21 = mul i16 %v2_V_4800, i16 %v2_V_4831" [./dut.cpp:6277]   --->   Operation 174 'mul' 'mul_ln6277_21' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_22 = mul i16 %v2_V_4801, i16 %v2_V_4832" [./dut.cpp:6277]   --->   Operation 175 'mul' 'mul_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_3)   --->   "%mul_ln6277_23 = mul i16 %v2_V_4802, i16 %v2_V_4833" [./dut.cpp:6277]   --->   Operation 176 'mul' 'mul_ln6277_23' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_24 = mul i16 %v2_V_4803, i16 %v2_V_4834" [./dut.cpp:6277]   --->   Operation 177 'mul' 'mul_ln6277_24' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_4)   --->   "%mul_ln6277_25 = mul i16 %v2_V_4804, i16 %v2_V_4835" [./dut.cpp:6277]   --->   Operation 178 'mul' 'mul_ln6277_25' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_26 = mul i16 %v2_V_4805, i16 %v2_V_4836" [./dut.cpp:6277]   --->   Operation 179 'mul' 'mul_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_1)   --->   "%mul_ln6277_27 = mul i16 %v2_V_4806, i16 %v2_V_4837" [./dut.cpp:6277]   --->   Operation 180 'mul' 'mul_ln6277_27' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_28 = mul i16 %v2_V_4807, i16 %v2_V_4838" [./dut.cpp:6277]   --->   Operation 181 'mul' 'mul_ln6277_28' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_29 = mul i16 %v2_V_4808, i16 %v2_V_4839" [./dut.cpp:6277]   --->   Operation 182 'mul' 'mul_ln6277_29' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277)   --->   "%mul_ln6277_30 = mul i16 %v2_V_4809, i16 %v2_V_4840" [./dut.cpp:6277]   --->   Operation 183 'mul' 'mul_ln6277_30' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_26)   --->   "%mul_ln6277_31 = mul i16 %v1_V, i16 %v1_V_40" [./dut.cpp:6277]   --->   Operation 184 'mul' 'mul_ln6277_31' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln6280 = br i1 %select_ln6236_2, void %._crit_edge1, void" [./dut.cpp:6280]   --->   Operation 185 'br' 'br_ln6280' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.70ns)   --->   "%add_ln691_83 = add i4 %select_ln890_196, i4 1"   --->   Operation 186 'add' 'add_ln691_83' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 187 'add' 'add_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.30ns)   --->   "%select_ln890_198 = select i1 %or_ln6236_1, i8 1, i8 %add_ln890"   --->   Operation 188 'select' 'select_ln890_198' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.32ns)   --->   "%select_ln890_199 = select i1 %or_ln6235, i13 1, i13 %add_ln890_118"   --->   Operation 189 'select' 'select_ln890_199' <Predicate = (!icmp_ln890)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.26ns)   --->   "%select_ln890_200 = select i1 %icmp_ln890_118, i17 1, i17 %add_ln890_119"   --->   Operation 190 'select' 'select_ln890_200' <Predicate = (!icmp_ln890)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln890_197"   --->   Operation 192 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_58_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0"   --->   Operation 193 'bitconcatenate' 'tmp_58_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.70ns)   --->   "%empty_1238 = add i6 %tmp_58_cast, i6 %zext_ln890"   --->   Operation 194 'add' 'empty_1238' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_1238"   --->   Operation 195 'zext' 'p_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast"   --->   Operation 196 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:6272]   --->   Operation 197 'load' 'local_C_load' <Predicate = (!icmp_ln890)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 198 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_15)   --->   "%mul_ln6277 = mul i16 %v2_V, i16 %v2_V_4810" [./dut.cpp:6277]   --->   Operation 198 'mul' 'mul_ln6277' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_16)   --->   "%mul_ln6277_1 = mul i16 %v2_V_4780, i16 %v2_V_4811" [./dut.cpp:6277]   --->   Operation 199 'mul' 'mul_ln6277_1' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_2 = mul i16 %v2_V_4781, i16 %v2_V_4812" [./dut.cpp:6277]   --->   Operation 200 'mul' 'mul_ln6277_2' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_18)   --->   "%mul_ln6277_3 = mul i16 %v2_V_4782, i16 %v2_V_4813" [./dut.cpp:6277]   --->   Operation 201 'mul' 'mul_ln6277_3' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_4 = mul i16 %v2_V_4783, i16 %v2_V_4814" [./dut.cpp:6277]   --->   Operation 202 'mul' 'mul_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_19)   --->   "%mul_ln6277_5 = mul i16 %v2_V_4784, i16 %v2_V_4815" [./dut.cpp:6277]   --->   Operation 203 'mul' 'mul_ln6277_5' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_6 = mul i16 %v2_V_4785, i16 %v2_V_4816" [./dut.cpp:6277]   --->   Operation 204 'mul' 'mul_ln6277_6' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_22)   --->   "%mul_ln6277_7 = mul i16 %v2_V_4786, i16 %v2_V_4817" [./dut.cpp:6277]   --->   Operation 205 'mul' 'mul_ln6277_7' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_8 = mul i16 %v2_V_4787, i16 %v2_V_4818" [./dut.cpp:6277]   --->   Operation 206 'mul' 'mul_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_23)   --->   "%mul_ln6277_9 = mul i16 %v2_V_4788, i16 %v2_V_4819" [./dut.cpp:6277]   --->   Operation 207 'mul' 'mul_ln6277_9' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_10 = mul i16 %v2_V_4789, i16 %v2_V_4820" [./dut.cpp:6277]   --->   Operation 208 'mul' 'mul_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_25)   --->   "%mul_ln6277_11 = mul i16 %v2_V_4790, i16 %v2_V_4821" [./dut.cpp:6277]   --->   Operation 209 'mul' 'mul_ln6277_11' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_12 = mul i16 %v2_V_4791, i16 %v2_V_4822" [./dut.cpp:6277]   --->   Operation 210 'mul' 'mul_ln6277_12' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_13 = mul i16 %v2_V_4792, i16 %v2_V_4823" [./dut.cpp:6277]   --->   Operation 211 'mul' 'mul_ln6277_13' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [3/3] (0.99ns) (grouped into DSP with root node add_ln6277_27)   --->   "%mul_ln6277_14 = mul i16 %v2_V_4793, i16 %v2_V_4824" [./dut.cpp:6277]   --->   Operation 212 'mul' 'mul_ln6277_14' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_7)   --->   "%mul_ln6277_15 = mul i16 %v2_V_4794, i16 %v2_V_4825" [./dut.cpp:6277]   --->   Operation 213 'mul' 'mul_ln6277_15' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_16 = mul i16 %v2_V_4795, i16 %v2_V_4826" [./dut.cpp:6277]   --->   Operation 214 'mul' 'mul_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_8)   --->   "%mul_ln6277_17 = mul i16 %v2_V_4796, i16 %v2_V_4827" [./dut.cpp:6277]   --->   Operation 215 'mul' 'mul_ln6277_17' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_18 = mul i16 %v2_V_4797, i16 %v2_V_4828" [./dut.cpp:6277]   --->   Operation 216 'mul' 'mul_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_10)   --->   "%mul_ln6277_19 = mul i16 %v2_V_4798, i16 %v2_V_4829" [./dut.cpp:6277]   --->   Operation 217 'mul' 'mul_ln6277_19' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_20 = mul i16 %v2_V_4799, i16 %v2_V_4830" [./dut.cpp:6277]   --->   Operation 218 'mul' 'mul_ln6277_20' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_11)   --->   "%mul_ln6277_21 = mul i16 %v2_V_4800, i16 %v2_V_4831" [./dut.cpp:6277]   --->   Operation 219 'mul' 'mul_ln6277_21' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_22 = mul i16 %v2_V_4801, i16 %v2_V_4832" [./dut.cpp:6277]   --->   Operation 220 'mul' 'mul_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_3)   --->   "%mul_ln6277_23 = mul i16 %v2_V_4802, i16 %v2_V_4833" [./dut.cpp:6277]   --->   Operation 221 'mul' 'mul_ln6277_23' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_24 = mul i16 %v2_V_4803, i16 %v2_V_4834" [./dut.cpp:6277]   --->   Operation 222 'mul' 'mul_ln6277_24' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_4)   --->   "%mul_ln6277_25 = mul i16 %v2_V_4804, i16 %v2_V_4835" [./dut.cpp:6277]   --->   Operation 223 'mul' 'mul_ln6277_25' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_26 = mul i16 %v2_V_4805, i16 %v2_V_4836" [./dut.cpp:6277]   --->   Operation 224 'mul' 'mul_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_1)   --->   "%mul_ln6277_27 = mul i16 %v2_V_4806, i16 %v2_V_4837" [./dut.cpp:6277]   --->   Operation 225 'mul' 'mul_ln6277_27' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_28 = mul i16 %v2_V_4807, i16 %v2_V_4838" [./dut.cpp:6277]   --->   Operation 226 'mul' 'mul_ln6277_28' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln6277_29 = mul i16 %v2_V_4808, i16 %v2_V_4839" [./dut.cpp:6277]   --->   Operation 227 'mul' 'mul_ln6277_29' <Predicate = (!icmp_ln890)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277)   --->   "%mul_ln6277_30 = mul i16 %v2_V_4809, i16 %v2_V_4840" [./dut.cpp:6277]   --->   Operation 228 'mul' 'mul_ln6277_30' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_26)   --->   "%mul_ln6277_31 = mul i16 %v1_V, i16 %v1_V_40" [./dut.cpp:6277]   --->   Operation 229 'mul' 'mul_ln6277_31' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln6272)   --->   "%or_ln6234 = or i1 %icmp_ln890_118, i1 %cmp_i_i135998" [./dut.cpp:6234]   --->   Operation 230 'or' 'or_ln6234' <Predicate = (!icmp_ln890 & !and_ln6235_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln6272)   --->   "%or_ln6235_1 = or i1 %and_ln6234_3, i1 %or_ln6234" [./dut.cpp:6235]   --->   Operation 231 'or' 'or_ln6235_1' <Predicate = (!icmp_ln890 & !and_ln6235_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln6272)   --->   "%select_ln6236_1 = select i1 %and_ln6235_2, i1 %cmp_i_i1359_mid1, i1 %or_ln6235_1" [./dut.cpp:6236]   --->   Operation 232 'select' 'select_ln6236_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:6272]   --->   Operation 233 'load' 'local_C_load' <Predicate = (!icmp_ln890)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln6272 = select i1 %select_ln6236_1, i16 0, i16 %local_C_load" [./dut.cpp:6272]   --->   Operation 234 'select' 'select_ln6272' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 235 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_15)   --->   "%mul_ln6277 = mul i16 %v2_V, i16 %v2_V_4810" [./dut.cpp:6277]   --->   Operation 235 'mul' 'mul_ln6277' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_16)   --->   "%mul_ln6277_1 = mul i16 %v2_V_4780, i16 %v2_V_4811" [./dut.cpp:6277]   --->   Operation 236 'mul' 'mul_ln6277_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_2 = mul i16 %v2_V_4781, i16 %v2_V_4812" [./dut.cpp:6277]   --->   Operation 237 'mul' 'mul_ln6277_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_18)   --->   "%mul_ln6277_3 = mul i16 %v2_V_4782, i16 %v2_V_4813" [./dut.cpp:6277]   --->   Operation 238 'mul' 'mul_ln6277_3' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_4 = mul i16 %v2_V_4783, i16 %v2_V_4814" [./dut.cpp:6277]   --->   Operation 239 'mul' 'mul_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_19)   --->   "%mul_ln6277_5 = mul i16 %v2_V_4784, i16 %v2_V_4815" [./dut.cpp:6277]   --->   Operation 240 'mul' 'mul_ln6277_5' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_6 = mul i16 %v2_V_4785, i16 %v2_V_4816" [./dut.cpp:6277]   --->   Operation 241 'mul' 'mul_ln6277_6' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_22)   --->   "%mul_ln6277_7 = mul i16 %v2_V_4786, i16 %v2_V_4817" [./dut.cpp:6277]   --->   Operation 242 'mul' 'mul_ln6277_7' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_8 = mul i16 %v2_V_4787, i16 %v2_V_4818" [./dut.cpp:6277]   --->   Operation 243 'mul' 'mul_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_23)   --->   "%mul_ln6277_9 = mul i16 %v2_V_4788, i16 %v2_V_4819" [./dut.cpp:6277]   --->   Operation 244 'mul' 'mul_ln6277_9' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_10 = mul i16 %v2_V_4789, i16 %v2_V_4820" [./dut.cpp:6277]   --->   Operation 245 'mul' 'mul_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_25)   --->   "%mul_ln6277_11 = mul i16 %v2_V_4790, i16 %v2_V_4821" [./dut.cpp:6277]   --->   Operation 246 'mul' 'mul_ln6277_11' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_12 = mul i16 %v2_V_4791, i16 %v2_V_4822" [./dut.cpp:6277]   --->   Operation 247 'mul' 'mul_ln6277_12' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_13 = mul i16 %v2_V_4792, i16 %v2_V_4823" [./dut.cpp:6277]   --->   Operation 248 'mul' 'mul_ln6277_13' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [2/3] (0.99ns) (grouped into DSP with root node add_ln6277_27)   --->   "%mul_ln6277_14 = mul i16 %v2_V_4793, i16 %v2_V_4824" [./dut.cpp:6277]   --->   Operation 249 'mul' 'mul_ln6277_14' <Predicate = (!icmp_ln890)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_7)   --->   "%mul_ln6277_15 = mul i16 %v2_V_4794, i16 %v2_V_4825" [./dut.cpp:6277]   --->   Operation 250 'mul' 'mul_ln6277_15' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_16 = mul i16 %v2_V_4795, i16 %v2_V_4826" [./dut.cpp:6277]   --->   Operation 251 'mul' 'mul_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_8)   --->   "%mul_ln6277_17 = mul i16 %v2_V_4796, i16 %v2_V_4827" [./dut.cpp:6277]   --->   Operation 252 'mul' 'mul_ln6277_17' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_18 = mul i16 %v2_V_4797, i16 %v2_V_4828" [./dut.cpp:6277]   --->   Operation 253 'mul' 'mul_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 254 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_10)   --->   "%mul_ln6277_19 = mul i16 %v2_V_4798, i16 %v2_V_4829" [./dut.cpp:6277]   --->   Operation 254 'mul' 'mul_ln6277_19' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_20 = mul i16 %v2_V_4799, i16 %v2_V_4830" [./dut.cpp:6277]   --->   Operation 255 'mul' 'mul_ln6277_20' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_11)   --->   "%mul_ln6277_21 = mul i16 %v2_V_4800, i16 %v2_V_4831" [./dut.cpp:6277]   --->   Operation 256 'mul' 'mul_ln6277_21' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_22 = mul i16 %v2_V_4801, i16 %v2_V_4832" [./dut.cpp:6277]   --->   Operation 257 'mul' 'mul_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_3)   --->   "%mul_ln6277_23 = mul i16 %v2_V_4802, i16 %v2_V_4833" [./dut.cpp:6277]   --->   Operation 258 'mul' 'mul_ln6277_23' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_24 = mul i16 %v2_V_4803, i16 %v2_V_4834" [./dut.cpp:6277]   --->   Operation 259 'mul' 'mul_ln6277_24' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_4)   --->   "%mul_ln6277_25 = mul i16 %v2_V_4804, i16 %v2_V_4835" [./dut.cpp:6277]   --->   Operation 260 'mul' 'mul_ln6277_25' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_26 = mul i16 %v2_V_4805, i16 %v2_V_4836" [./dut.cpp:6277]   --->   Operation 261 'mul' 'mul_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_1)   --->   "%mul_ln6277_27 = mul i16 %v2_V_4806, i16 %v2_V_4837" [./dut.cpp:6277]   --->   Operation 262 'mul' 'mul_ln6277_27' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_28 = mul i16 %v2_V_4807, i16 %v2_V_4838" [./dut.cpp:6277]   --->   Operation 263 'mul' 'mul_ln6277_28' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6277_29 = mul i16 %v2_V_4808, i16 %v2_V_4839" [./dut.cpp:6277]   --->   Operation 264 'mul' 'mul_ln6277_29' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277)   --->   "%mul_ln6277_30 = mul i16 %v2_V_4809, i16 %v2_V_4840" [./dut.cpp:6277]   --->   Operation 265 'mul' 'mul_ln6277_30' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_26)   --->   "%mul_ln6277_31 = mul i16 %v1_V, i16 %v1_V_40" [./dut.cpp:6277]   --->   Operation 266 'mul' 'mul_ln6277_31' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277 = add i16 %mul_ln6277_29, i16 %mul_ln6277_30" [./dut.cpp:6277]   --->   Operation 267 'add' 'add_ln6277' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_1 = add i16 %mul_ln6277_28, i16 %mul_ln6277_27" [./dut.cpp:6277]   --->   Operation 268 'add' 'add_ln6277_1' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 269 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_3 = add i16 %mul_ln6277_24, i16 %mul_ln6277_23" [./dut.cpp:6277]   --->   Operation 269 'add' 'add_ln6277_3' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_4 = add i16 %mul_ln6277_26, i16 %mul_ln6277_25" [./dut.cpp:6277]   --->   Operation 270 'add' 'add_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_7 = add i16 %mul_ln6277_16, i16 %mul_ln6277_15" [./dut.cpp:6277]   --->   Operation 271 'add' 'add_ln6277_7' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 272 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_8 = add i16 %mul_ln6277_18, i16 %mul_ln6277_17" [./dut.cpp:6277]   --->   Operation 272 'add' 'add_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_10 = add i16 %mul_ln6277_20, i16 %mul_ln6277_19" [./dut.cpp:6277]   --->   Operation 273 'add' 'add_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_11 = add i16 %mul_ln6277_22, i16 %mul_ln6277_21" [./dut.cpp:6277]   --->   Operation 274 'add' 'add_ln6277_11' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 275 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_15 = add i16 %select_ln6272, i16 %mul_ln6277" [./dut.cpp:6277]   --->   Operation 275 'add' 'add_ln6277_15' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_16 = add i16 %mul_ln6277_2, i16 %mul_ln6277_1" [./dut.cpp:6277]   --->   Operation 276 'add' 'add_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 277 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_18 = add i16 %mul_ln6277_4, i16 %mul_ln6277_3" [./dut.cpp:6277]   --->   Operation 277 'add' 'add_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_19 = add i16 %mul_ln6277_6, i16 %mul_ln6277_5" [./dut.cpp:6277]   --->   Operation 278 'add' 'add_ln6277_19' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 279 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_22 = add i16 %mul_ln6277_8, i16 %mul_ln6277_7" [./dut.cpp:6277]   --->   Operation 279 'add' 'add_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_23 = add i16 %mul_ln6277_10, i16 %mul_ln6277_9" [./dut.cpp:6277]   --->   Operation 280 'add' 'add_ln6277_23' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 281 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_25 = add i16 %mul_ln6277_12, i16 %mul_ln6277_11" [./dut.cpp:6277]   --->   Operation 281 'add' 'add_ln6277_25' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_26 = add i16 %mul_ln6277_13, i16 %mul_ln6277_31" [./dut.cpp:6277]   --->   Operation 282 'add' 'add_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln6277_27)   --->   "%mul_ln6277_14 = mul i16 %v2_V_4793, i16 %v2_V_4824" [./dut.cpp:6277]   --->   Operation 283 'mul' 'mul_ln6277_14' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277 = add i16 %mul_ln6277_29, i16 %mul_ln6277_30" [./dut.cpp:6277]   --->   Operation 284 'add' 'add_ln6277' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_1 = add i16 %mul_ln6277_28, i16 %mul_ln6277_27" [./dut.cpp:6277]   --->   Operation 285 'add' 'add_ln6277_1' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6277_2 = add i16 %add_ln6277_1, i16 %add_ln6277" [./dut.cpp:6277]   --->   Operation 286 'add' 'add_ln6277_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 287 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_3 = add i16 %mul_ln6277_24, i16 %mul_ln6277_23" [./dut.cpp:6277]   --->   Operation 287 'add' 'add_ln6277_3' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 288 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_4 = add i16 %mul_ln6277_26, i16 %mul_ln6277_25" [./dut.cpp:6277]   --->   Operation 288 'add' 'add_ln6277_4' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [1/1] (0.78ns)   --->   "%add_ln6277_5 = add i16 %add_ln6277_4, i16 %add_ln6277_3" [./dut.cpp:6277]   --->   Operation 289 'add' 'add_ln6277_5' <Predicate = (!icmp_ln890)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln6277_6 = add i16 %add_ln6277_5, i16 %add_ln6277_2" [./dut.cpp:6277]   --->   Operation 290 'add' 'add_ln6277_6' <Predicate = (!icmp_ln890)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_7 = add i16 %mul_ln6277_16, i16 %mul_ln6277_15" [./dut.cpp:6277]   --->   Operation 291 'add' 'add_ln6277_7' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_8 = add i16 %mul_ln6277_18, i16 %mul_ln6277_17" [./dut.cpp:6277]   --->   Operation 292 'add' 'add_ln6277_8' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6277_9 = add i16 %add_ln6277_8, i16 %add_ln6277_7" [./dut.cpp:6277]   --->   Operation 293 'add' 'add_ln6277_9' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_10 = add i16 %mul_ln6277_20, i16 %mul_ln6277_19" [./dut.cpp:6277]   --->   Operation 294 'add' 'add_ln6277_10' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_11 = add i16 %mul_ln6277_22, i16 %mul_ln6277_21" [./dut.cpp:6277]   --->   Operation 295 'add' 'add_ln6277_11' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [1/1] (0.78ns)   --->   "%add_ln6277_12 = add i16 %add_ln6277_11, i16 %add_ln6277_10" [./dut.cpp:6277]   --->   Operation 296 'add' 'add_ln6277_12' <Predicate = (!icmp_ln890)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln6277_13 = add i16 %add_ln6277_12, i16 %add_ln6277_9" [./dut.cpp:6277]   --->   Operation 297 'add' 'add_ln6277_13' <Predicate = (!icmp_ln890)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 298 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_15 = add i16 %select_ln6272, i16 %mul_ln6277" [./dut.cpp:6277]   --->   Operation 298 'add' 'add_ln6277_15' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 299 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_16 = add i16 %mul_ln6277_2, i16 %mul_ln6277_1" [./dut.cpp:6277]   --->   Operation 299 'add' 'add_ln6277_16' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [1/1] (0.78ns)   --->   "%add_ln6277_17 = add i16 %add_ln6277_16, i16 %add_ln6277_15" [./dut.cpp:6277]   --->   Operation 300 'add' 'add_ln6277_17' <Predicate = (!icmp_ln890)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_18 = add i16 %mul_ln6277_4, i16 %mul_ln6277_3" [./dut.cpp:6277]   --->   Operation 301 'add' 'add_ln6277_18' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_19 = add i16 %mul_ln6277_6, i16 %mul_ln6277_5" [./dut.cpp:6277]   --->   Operation 302 'add' 'add_ln6277_19' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln6277_20 = add i16 %add_ln6277_19, i16 %add_ln6277_18" [./dut.cpp:6277]   --->   Operation 303 'add' 'add_ln6277_20' <Predicate = (!icmp_ln890)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_22 = add i16 %mul_ln6277_8, i16 %mul_ln6277_7" [./dut.cpp:6277]   --->   Operation 304 'add' 'add_ln6277_22' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 305 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_23 = add i16 %mul_ln6277_10, i16 %mul_ln6277_9" [./dut.cpp:6277]   --->   Operation 305 'add' 'add_ln6277_23' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 306 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_25 = add i16 %mul_ln6277_12, i16 %mul_ln6277_11" [./dut.cpp:6277]   --->   Operation 306 'add' 'add_ln6277_25' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_26 = add i16 %mul_ln6277_13, i16 %mul_ln6277_31" [./dut.cpp:6277]   --->   Operation 307 'add' 'add_ln6277_26' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 308 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_27 = add i16 %add_ln6277_26, i16 %mul_ln6277_14" [./dut.cpp:6277]   --->   Operation 308 'add' 'add_ln6277_27' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6277_24 = add i16 %add_ln6277_23, i16 %add_ln6277_22" [./dut.cpp:6277]   --->   Operation 309 'add' 'add_ln6277_24' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 310 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln6277_27 = add i16 %add_ln6277_26, i16 %mul_ln6277_14" [./dut.cpp:6277]   --->   Operation 310 'add' 'add_ln6277_27' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [1/1] (0.78ns)   --->   "%add_ln6277_28 = add i16 %add_ln6277_27, i16 %add_ln6277_25" [./dut.cpp:6277]   --->   Operation 311 'add' 'add_ln6277_28' <Predicate = (!icmp_ln890)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln6277_29 = add i16 %add_ln6277_28, i16 %add_ln6277_24" [./dut.cpp:6277]   --->   Operation 312 'add' 'add_ln6277_29' <Predicate = (!icmp_ln890)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6277_14 = add i16 %add_ln6277_13, i16 %add_ln6277_6" [./dut.cpp:6277]   --->   Operation 313 'add' 'add_ln6277_14' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6277_21 = add i16 %add_ln6277_20, i16 %add_ln6277_17" [./dut.cpp:6277]   --->   Operation 314 'add' 'add_ln6277_21' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln6277_30 = add i16 %add_ln6277_29, i16 %add_ln6277_21" [./dut.cpp:6277]   --->   Operation 315 'add' 'add_ln6277_30' <Predicate = (!icmp_ln890)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln6277_31 = add i16 %add_ln6277_30, i16 %add_ln6277_14" [./dut.cpp:6277]   --->   Operation 316 'add' 'add_ln6277_31' <Predicate = (!icmp_ln890)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str"   --->   Operation 317 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 524288, i64 524288, i64 524288"   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_2_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str"   --->   Operation 319 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str"   --->   Operation 320 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str"   --->   Operation 321 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln6287 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:6287]   --->   Operation 322 'specpipeline' 'specpipeline_ln6287' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln6287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [./dut.cpp:6287]   --->   Operation 323 'specloopname' 'specloopname_ln6287' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (1.17ns)   --->   "%store_ln6274 = store i16 %add_ln6277_31, i6 %local_C_addr" [./dut.cpp:6274]   --->   Operation 324 'store' 'store_ln6274' <Predicate = (!icmp_ln890)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 325 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_3_0_x0167, i16 %add_ln6277_31" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 325 'write' 'write_ln174' <Predicate = (select_ln6236_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln6281 = br void %._crit_edge1" [./dut.cpp:6281]   --->   Operation 326 'br' 'br_ln6281' <Predicate = (select_ln6236_2)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%ret_ln6368 = ret" [./dut.cpp:6368]   --->   Operation 327 'ret' 'ret_ln6368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten73') with incoming values : ('add_ln890_120') [20]  (0.387 ns)

 <State 2>: 0.722ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten73') with incoming values : ('add_ln890_120') [20]  (0 ns)
	'icmp' operation ('icmp_ln890') [28]  (0.722 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_3_0_x095' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [113]  (1.22 ns)
	fifo write on port 'fifo_B_PE_4_0_x096' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [218]  (1.22 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'xor' operation ('xor_ln6234', ./dut.cpp:6234) [36]  (0.122 ns)
	'and' operation ('and_ln6234_3', ./dut.cpp:6234) [44]  (0.122 ns)
	'or' operation ('or_ln6235', ./dut.cpp:6235) [46]  (0.122 ns)
	'select' operation ('select_ln6235', ./dut.cpp:6235) [47]  (0.293 ns)
	'add' operation ('add_ln691') [54]  (0.706 ns)
	'icmp' operation ('cmp_i_i_mid1') [61]  (0.619 ns)
	'select' operation ('select_ln6236_2', ./dut.cpp:6236) [62]  (0.278 ns)

 <State 5>: 1.88ns
The critical path consists of the following:
	'add' operation ('empty_1238') [75]  (0.706 ns)
	'getelementptr' operation ('local_C_addr') [77]  (0 ns)
	'load' operation ('local_C_load', ./dut.cpp:6272) on array 'local_C', ./dut.cpp:6230 [146]  (1.18 ns)

 <State 6>: 2.1ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:6272) on array 'local_C', ./dut.cpp:6230 [146]  (1.18 ns)
	'select' operation ('select_ln6272', ./dut.cpp:6272) [147]  (0.278 ns)
	'add' operation of DSP[195] ('add_ln6277_15', ./dut.cpp:6277) [195]  (0.645 ns)

 <State 7>: 2.11ns
The critical path consists of the following:
	'add' operation of DSP[183] ('add_ln6277_3', ./dut.cpp:6277) [183]  (0.645 ns)
	'add' operation ('add_ln6277_5', ./dut.cpp:6277) [185]  (0.785 ns)
	'add' operation ('add_ln6277_6', ./dut.cpp:6277) [186]  (0.675 ns)

 <State 8>: 2.11ns
The critical path consists of the following:
	'add' operation of DSP[207] ('add_ln6277_27', ./dut.cpp:6277) [207]  (0.645 ns)
	'add' operation ('add_ln6277_28', ./dut.cpp:6277) [208]  (0.785 ns)
	'add' operation ('add_ln6277_29', ./dut.cpp:6277) [209]  (0.675 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln6277_21', ./dut.cpp:6277) [201]  (0 ns)
	'add' operation ('add_ln6277_30', ./dut.cpp:6277) [210]  (0.675 ns)
	'add' operation ('add_ln6277_31', ./dut.cpp:6277) [211]  (0.675 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_PE_3_0_x0167' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [215]  (1.22 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
