#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* P3_3 */
P3_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
P3_3__0__MASK EQU 0x01
P3_3__0__PC EQU CYREG_IO_PC_PRT15_PC0
P3_3__0__PORT EQU 15
P3_3__0__SHIFT EQU 0
P3_3__AG EQU CYREG_PRT15_AG
P3_3__AMUX EQU CYREG_PRT15_AMUX
P3_3__BIE EQU CYREG_PRT15_BIE
P3_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P3_3__BYP EQU CYREG_PRT15_BYP
P3_3__CTL EQU CYREG_PRT15_CTL
P3_3__DM0 EQU CYREG_PRT15_DM0
P3_3__DM1 EQU CYREG_PRT15_DM1
P3_3__DM2 EQU CYREG_PRT15_DM2
P3_3__DR EQU CYREG_PRT15_DR
P3_3__INP_DIS EQU CYREG_PRT15_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P3_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P3_3__LCD_EN EQU CYREG_PRT15_LCD_EN
P3_3__MASK EQU 0x01
P3_3__PORT EQU 15
P3_3__PRT EQU CYREG_PRT15_PRT
P3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P3_3__PS EQU CYREG_PRT15_PS
P3_3__SHIFT EQU 0
P3_3__SLW EQU CYREG_PRT15_SLW

/* P3_5 */
P3_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P3_5__0__MASK EQU 0x01
P3_5__0__PC EQU CYREG_PRT3_PC0
P3_5__0__PORT EQU 3
P3_5__0__SHIFT EQU 0
P3_5__AG EQU CYREG_PRT3_AG
P3_5__AMUX EQU CYREG_PRT3_AMUX
P3_5__BIE EQU CYREG_PRT3_BIE
P3_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_5__BYP EQU CYREG_PRT3_BYP
P3_5__CTL EQU CYREG_PRT3_CTL
P3_5__DM0 EQU CYREG_PRT3_DM0
P3_5__DM1 EQU CYREG_PRT3_DM1
P3_5__DM2 EQU CYREG_PRT3_DM2
P3_5__DR EQU CYREG_PRT3_DR
P3_5__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_5__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_5__MASK EQU 0x01
P3_5__PORT EQU 3
P3_5__PRT EQU CYREG_PRT3_PRT
P3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_5__PS EQU CYREG_PRT3_PS
P3_5__SHIFT EQU 0
P3_5__SLW EQU CYREG_PRT3_SLW

/* P3_7 */
P3_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
P3_7__0__MASK EQU 0x04
P3_7__0__PC EQU CYREG_PRT3_PC2
P3_7__0__PORT EQU 3
P3_7__0__SHIFT EQU 2
P3_7__AG EQU CYREG_PRT3_AG
P3_7__AMUX EQU CYREG_PRT3_AMUX
P3_7__BIE EQU CYREG_PRT3_BIE
P3_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_7__BYP EQU CYREG_PRT3_BYP
P3_7__CTL EQU CYREG_PRT3_CTL
P3_7__DM0 EQU CYREG_PRT3_DM0
P3_7__DM1 EQU CYREG_PRT3_DM1
P3_7__DM2 EQU CYREG_PRT3_DM2
P3_7__DR EQU CYREG_PRT3_DR
P3_7__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_7__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_7__MASK EQU 0x04
P3_7__PORT EQU 3
P3_7__PRT EQU CYREG_PRT3_PRT
P3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_7__PS EQU CYREG_PRT3_PS
P3_7__SHIFT EQU 2
P3_7__SLW EQU CYREG_PRT3_SLW

/* P3_9 */
P3_9__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P3_9__0__MASK EQU 0x10
P3_9__0__PC EQU CYREG_PRT3_PC4
P3_9__0__PORT EQU 3
P3_9__0__SHIFT EQU 4
P3_9__AG EQU CYREG_PRT3_AG
P3_9__AMUX EQU CYREG_PRT3_AMUX
P3_9__BIE EQU CYREG_PRT3_BIE
P3_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_9__BYP EQU CYREG_PRT3_BYP
P3_9__CTL EQU CYREG_PRT3_CTL
P3_9__DM0 EQU CYREG_PRT3_DM0
P3_9__DM1 EQU CYREG_PRT3_DM1
P3_9__DM2 EQU CYREG_PRT3_DM2
P3_9__DR EQU CYREG_PRT3_DR
P3_9__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_9__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_9__MASK EQU 0x10
P3_9__PORT EQU 3
P3_9__PRT EQU CYREG_PRT3_PRT
P3_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_9__PS EQU CYREG_PRT3_PS
P3_9__SHIFT EQU 4
P3_9__SLW EQU CYREG_PRT3_SLW

/* P4_3 */
P4_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
P4_3__0__MASK EQU 0x04
P4_3__0__PC EQU CYREG_PRT12_PC2
P4_3__0__PORT EQU 12
P4_3__0__SHIFT EQU 2
P4_3__AG EQU CYREG_PRT12_AG
P4_3__BIE EQU CYREG_PRT12_BIE
P4_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P4_3__BYP EQU CYREG_PRT12_BYP
P4_3__DM0 EQU CYREG_PRT12_DM0
P4_3__DM1 EQU CYREG_PRT12_DM1
P4_3__DM2 EQU CYREG_PRT12_DM2
P4_3__DR EQU CYREG_PRT12_DR
P4_3__INP_DIS EQU CYREG_PRT12_INP_DIS
P4_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P4_3__MASK EQU 0x04
P4_3__PORT EQU 12
P4_3__PRT EQU CYREG_PRT12_PRT
P4_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P4_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P4_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P4_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P4_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P4_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P4_3__PS EQU CYREG_PRT12_PS
P4_3__SHIFT EQU 2
P4_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P4_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P4_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P4_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P4_3__SLW EQU CYREG_PRT12_SLW

/* P4_4 */
P4_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
P4_4__0__MASK EQU 0x08
P4_4__0__PC EQU CYREG_PRT12_PC3
P4_4__0__PORT EQU 12
P4_4__0__SHIFT EQU 3
P4_4__AG EQU CYREG_PRT12_AG
P4_4__BIE EQU CYREG_PRT12_BIE
P4_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P4_4__BYP EQU CYREG_PRT12_BYP
P4_4__DM0 EQU CYREG_PRT12_DM0
P4_4__DM1 EQU CYREG_PRT12_DM1
P4_4__DM2 EQU CYREG_PRT12_DM2
P4_4__DR EQU CYREG_PRT12_DR
P4_4__INP_DIS EQU CYREG_PRT12_INP_DIS
P4_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P4_4__MASK EQU 0x08
P4_4__PORT EQU 12
P4_4__PRT EQU CYREG_PRT12_PRT
P4_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P4_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P4_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P4_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P4_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P4_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P4_4__PS EQU CYREG_PRT12_PS
P4_4__SHIFT EQU 3
P4_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P4_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P4_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P4_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P4_4__SLW EQU CYREG_PRT12_SLW

/* P4_5 */
P4_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
P4_5__0__MASK EQU 0x01
P4_5__0__PC EQU CYREG_PRT4_PC0
P4_5__0__PORT EQU 4
P4_5__0__SHIFT EQU 0
P4_5__AG EQU CYREG_PRT4_AG
P4_5__AMUX EQU CYREG_PRT4_AMUX
P4_5__BIE EQU CYREG_PRT4_BIE
P4_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_5__BYP EQU CYREG_PRT4_BYP
P4_5__CTL EQU CYREG_PRT4_CTL
P4_5__DM0 EQU CYREG_PRT4_DM0
P4_5__DM1 EQU CYREG_PRT4_DM1
P4_5__DM2 EQU CYREG_PRT4_DM2
P4_5__DR EQU CYREG_PRT4_DR
P4_5__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_5__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_5__MASK EQU 0x01
P4_5__PORT EQU 4
P4_5__PRT EQU CYREG_PRT4_PRT
P4_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_5__PS EQU CYREG_PRT4_PS
P4_5__SHIFT EQU 0
P4_5__SLW EQU CYREG_PRT4_SLW

/* P4_6 */
P4_6__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
P4_6__0__MASK EQU 0x02
P4_6__0__PC EQU CYREG_PRT4_PC1
P4_6__0__PORT EQU 4
P4_6__0__SHIFT EQU 1
P4_6__AG EQU CYREG_PRT4_AG
P4_6__AMUX EQU CYREG_PRT4_AMUX
P4_6__BIE EQU CYREG_PRT4_BIE
P4_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_6__BYP EQU CYREG_PRT4_BYP
P4_6__CTL EQU CYREG_PRT4_CTL
P4_6__DM0 EQU CYREG_PRT4_DM0
P4_6__DM1 EQU CYREG_PRT4_DM1
P4_6__DM2 EQU CYREG_PRT4_DM2
P4_6__DR EQU CYREG_PRT4_DR
P4_6__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_6__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_6__MASK EQU 0x02
P4_6__PORT EQU 4
P4_6__PRT EQU CYREG_PRT4_PRT
P4_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_6__PS EQU CYREG_PRT4_PS
P4_6__SHIFT EQU 1
P4_6__SLW EQU CYREG_PRT4_SLW

/* P4_7 */
P4_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P4_7__0__MASK EQU 0x01
P4_7__0__PC EQU CYREG_PRT0_PC0
P4_7__0__PORT EQU 0
P4_7__0__SHIFT EQU 0
P4_7__AG EQU CYREG_PRT0_AG
P4_7__AMUX EQU CYREG_PRT0_AMUX
P4_7__BIE EQU CYREG_PRT0_BIE
P4_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_7__BYP EQU CYREG_PRT0_BYP
P4_7__CTL EQU CYREG_PRT0_CTL
P4_7__DM0 EQU CYREG_PRT0_DM0
P4_7__DM1 EQU CYREG_PRT0_DM1
P4_7__DM2 EQU CYREG_PRT0_DM2
P4_7__DR EQU CYREG_PRT0_DR
P4_7__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_7__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_7__MASK EQU 0x01
P4_7__PORT EQU 0
P4_7__PRT EQU CYREG_PRT0_PRT
P4_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_7__PS EQU CYREG_PRT0_PS
P4_7__SHIFT EQU 0
P4_7__SLW EQU CYREG_PRT0_SLW

/* P4_8 */
P4_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P4_8__0__MASK EQU 0x02
P4_8__0__PC EQU CYREG_PRT0_PC1
P4_8__0__PORT EQU 0
P4_8__0__SHIFT EQU 1
P4_8__AG EQU CYREG_PRT0_AG
P4_8__AMUX EQU CYREG_PRT0_AMUX
P4_8__BIE EQU CYREG_PRT0_BIE
P4_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_8__BYP EQU CYREG_PRT0_BYP
P4_8__CTL EQU CYREG_PRT0_CTL
P4_8__DM0 EQU CYREG_PRT0_DM0
P4_8__DM1 EQU CYREG_PRT0_DM1
P4_8__DM2 EQU CYREG_PRT0_DM2
P4_8__DR EQU CYREG_PRT0_DR
P4_8__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_8__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_8__MASK EQU 0x02
P4_8__PORT EQU 0
P4_8__PRT EQU CYREG_PRT0_PRT
P4_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_8__PS EQU CYREG_PRT0_PS
P4_8__SHIFT EQU 1
P4_8__SLW EQU CYREG_PRT0_SLW

/* P4_9 */
P4_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
P4_9__0__MASK EQU 0x04
P4_9__0__PC EQU CYREG_PRT0_PC2
P4_9__0__PORT EQU 0
P4_9__0__SHIFT EQU 2
P4_9__AG EQU CYREG_PRT0_AG
P4_9__AMUX EQU CYREG_PRT0_AMUX
P4_9__BIE EQU CYREG_PRT0_BIE
P4_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_9__BYP EQU CYREG_PRT0_BYP
P4_9__CTL EQU CYREG_PRT0_CTL
P4_9__DM0 EQU CYREG_PRT0_DM0
P4_9__DM1 EQU CYREG_PRT0_DM1
P4_9__DM2 EQU CYREG_PRT0_DM2
P4_9__DR EQU CYREG_PRT0_DR
P4_9__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_9__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_9__MASK EQU 0x04
P4_9__PORT EQU 0
P4_9__PRT EQU CYREG_PRT0_PRT
P4_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_9__PS EQU CYREG_PRT0_PS
P4_9__SHIFT EQU 2
P4_9__SLW EQU CYREG_PRT0_SLW

/* P3_11 */
P3_11__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P3_11__0__MASK EQU 0x40
P3_11__0__PC EQU CYREG_PRT3_PC6
P3_11__0__PORT EQU 3
P3_11__0__SHIFT EQU 6
P3_11__AG EQU CYREG_PRT3_AG
P3_11__AMUX EQU CYREG_PRT3_AMUX
P3_11__BIE EQU CYREG_PRT3_BIE
P3_11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_11__BYP EQU CYREG_PRT3_BYP
P3_11__CTL EQU CYREG_PRT3_CTL
P3_11__DM0 EQU CYREG_PRT3_DM0
P3_11__DM1 EQU CYREG_PRT3_DM1
P3_11__DM2 EQU CYREG_PRT3_DM2
P3_11__DR EQU CYREG_PRT3_DR
P3_11__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_11__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_11__MASK EQU 0x40
P3_11__PORT EQU 3
P3_11__PRT EQU CYREG_PRT3_PRT
P3_11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_11__PS EQU CYREG_PRT3_PS
P3_11__SHIFT EQU 6
P3_11__SLW EQU CYREG_PRT3_SLW

/* P3_13 */
P3_13__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P3_13__0__MASK EQU 0x01
P3_13__0__PC EQU CYREG_PRT12_PC0
P3_13__0__PORT EQU 12
P3_13__0__SHIFT EQU 0
P3_13__AG EQU CYREG_PRT12_AG
P3_13__BIE EQU CYREG_PRT12_BIE
P3_13__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P3_13__BYP EQU CYREG_PRT12_BYP
P3_13__DM0 EQU CYREG_PRT12_DM0
P3_13__DM1 EQU CYREG_PRT12_DM1
P3_13__DM2 EQU CYREG_PRT12_DM2
P3_13__DR EQU CYREG_PRT12_DR
P3_13__INP_DIS EQU CYREG_PRT12_INP_DIS
P3_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P3_13__MASK EQU 0x01
P3_13__PORT EQU 12
P3_13__PRT EQU CYREG_PRT12_PRT
P3_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P3_13__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P3_13__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P3_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P3_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P3_13__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P3_13__PS EQU CYREG_PRT12_PS
P3_13__SHIFT EQU 0
P3_13__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P3_13__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P3_13__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P3_13__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P3_13__SLW EQU CYREG_PRT12_SLW

/* P3_14 */
P3_14__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
P3_14__0__MASK EQU 0x02
P3_14__0__PC EQU CYREG_PRT12_PC1
P3_14__0__PORT EQU 12
P3_14__0__SHIFT EQU 1
P3_14__AG EQU CYREG_PRT12_AG
P3_14__BIE EQU CYREG_PRT12_BIE
P3_14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P3_14__BYP EQU CYREG_PRT12_BYP
P3_14__DM0 EQU CYREG_PRT12_DM0
P3_14__DM1 EQU CYREG_PRT12_DM1
P3_14__DM2 EQU CYREG_PRT12_DM2
P3_14__DR EQU CYREG_PRT12_DR
P3_14__INP_DIS EQU CYREG_PRT12_INP_DIS
P3_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P3_14__MASK EQU 0x02
P3_14__PORT EQU 12
P3_14__PRT EQU CYREG_PRT12_PRT
P3_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P3_14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P3_14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P3_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P3_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P3_14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P3_14__PS EQU CYREG_PRT12_PS
P3_14__SHIFT EQU 1
P3_14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P3_14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P3_14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P3_14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P3_14__SLW EQU CYREG_PRT12_SLW

/* P3_15 */
P3_15__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
P3_15__0__MASK EQU 0x04
P3_15__0__PC EQU CYREG_IO_PC_PRT15_PC2
P3_15__0__PORT EQU 15
P3_15__0__SHIFT EQU 2
P3_15__AG EQU CYREG_PRT15_AG
P3_15__AMUX EQU CYREG_PRT15_AMUX
P3_15__BIE EQU CYREG_PRT15_BIE
P3_15__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P3_15__BYP EQU CYREG_PRT15_BYP
P3_15__CTL EQU CYREG_PRT15_CTL
P3_15__DM0 EQU CYREG_PRT15_DM0
P3_15__DM1 EQU CYREG_PRT15_DM1
P3_15__DM2 EQU CYREG_PRT15_DM2
P3_15__DR EQU CYREG_PRT15_DR
P3_15__INP_DIS EQU CYREG_PRT15_INP_DIS
P3_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P3_15__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P3_15__LCD_EN EQU CYREG_PRT15_LCD_EN
P3_15__MASK EQU 0x04
P3_15__PORT EQU 15
P3_15__PRT EQU CYREG_PRT15_PRT
P3_15__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P3_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P3_15__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P3_15__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P3_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P3_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P3_15__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P3_15__PS EQU CYREG_PRT15_PS
P3_15__SHIFT EQU 2
P3_15__SLW EQU CYREG_PRT15_SLW

/* P3_16 */
P3_16__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
P3_16__0__MASK EQU 0x08
P3_16__0__PC EQU CYREG_IO_PC_PRT15_PC3
P3_16__0__PORT EQU 15
P3_16__0__SHIFT EQU 3
P3_16__AG EQU CYREG_PRT15_AG
P3_16__AMUX EQU CYREG_PRT15_AMUX
P3_16__BIE EQU CYREG_PRT15_BIE
P3_16__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P3_16__BYP EQU CYREG_PRT15_BYP
P3_16__CTL EQU CYREG_PRT15_CTL
P3_16__DM0 EQU CYREG_PRT15_DM0
P3_16__DM1 EQU CYREG_PRT15_DM1
P3_16__DM2 EQU CYREG_PRT15_DM2
P3_16__DR EQU CYREG_PRT15_DR
P3_16__INP_DIS EQU CYREG_PRT15_INP_DIS
P3_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P3_16__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P3_16__LCD_EN EQU CYREG_PRT15_LCD_EN
P3_16__MASK EQU 0x08
P3_16__PORT EQU 15
P3_16__PRT EQU CYREG_PRT15_PRT
P3_16__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P3_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P3_16__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P3_16__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P3_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P3_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P3_16__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P3_16__PS EQU CYREG_PRT15_PS
P3_16__SHIFT EQU 3
P3_16__SLW EQU CYREG_PRT15_SLW

/* P4_10 */
P4_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P4_10__0__MASK EQU 0x08
P4_10__0__PC EQU CYREG_PRT0_PC3
P4_10__0__PORT EQU 0
P4_10__0__SHIFT EQU 3
P4_10__AG EQU CYREG_PRT0_AG
P4_10__AMUX EQU CYREG_PRT0_AMUX
P4_10__BIE EQU CYREG_PRT0_BIE
P4_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_10__BYP EQU CYREG_PRT0_BYP
P4_10__CTL EQU CYREG_PRT0_CTL
P4_10__DM0 EQU CYREG_PRT0_DM0
P4_10__DM1 EQU CYREG_PRT0_DM1
P4_10__DM2 EQU CYREG_PRT0_DM2
P4_10__DR EQU CYREG_PRT0_DR
P4_10__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_10__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_10__MASK EQU 0x08
P4_10__PORT EQU 0
P4_10__PRT EQU CYREG_PRT0_PRT
P4_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_10__PS EQU CYREG_PRT0_PS
P4_10__SHIFT EQU 3
P4_10__SLW EQU CYREG_PRT0_SLW

/* P4_11 */
P4_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P4_11__0__MASK EQU 0x10
P4_11__0__PC EQU CYREG_PRT0_PC4
P4_11__0__PORT EQU 0
P4_11__0__SHIFT EQU 4
P4_11__AG EQU CYREG_PRT0_AG
P4_11__AMUX EQU CYREG_PRT0_AMUX
P4_11__BIE EQU CYREG_PRT0_BIE
P4_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_11__BYP EQU CYREG_PRT0_BYP
P4_11__CTL EQU CYREG_PRT0_CTL
P4_11__DM0 EQU CYREG_PRT0_DM0
P4_11__DM1 EQU CYREG_PRT0_DM1
P4_11__DM2 EQU CYREG_PRT0_DM2
P4_11__DR EQU CYREG_PRT0_DR
P4_11__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_11__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_11__MASK EQU 0x10
P4_11__PORT EQU 0
P4_11__PRT EQU CYREG_PRT0_PRT
P4_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_11__PS EQU CYREG_PRT0_PS
P4_11__SHIFT EQU 4
P4_11__SLW EQU CYREG_PRT0_SLW

/* P4_12 */
P4_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P4_12__0__MASK EQU 0x20
P4_12__0__PC EQU CYREG_PRT0_PC5
P4_12__0__PORT EQU 0
P4_12__0__SHIFT EQU 5
P4_12__AG EQU CYREG_PRT0_AG
P4_12__AMUX EQU CYREG_PRT0_AMUX
P4_12__BIE EQU CYREG_PRT0_BIE
P4_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_12__BYP EQU CYREG_PRT0_BYP
P4_12__CTL EQU CYREG_PRT0_CTL
P4_12__DM0 EQU CYREG_PRT0_DM0
P4_12__DM1 EQU CYREG_PRT0_DM1
P4_12__DM2 EQU CYREG_PRT0_DM2
P4_12__DR EQU CYREG_PRT0_DR
P4_12__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_12__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_12__MASK EQU 0x20
P4_12__PORT EQU 0
P4_12__PRT EQU CYREG_PRT0_PRT
P4_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_12__PS EQU CYREG_PRT0_PS
P4_12__SHIFT EQU 5
P4_12__SLW EQU CYREG_PRT0_SLW

/* P4_13 */
P4_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
P4_13__0__MASK EQU 0x40
P4_13__0__PC EQU CYREG_PRT0_PC6
P4_13__0__PORT EQU 0
P4_13__0__SHIFT EQU 6
P4_13__AG EQU CYREG_PRT0_AG
P4_13__AMUX EQU CYREG_PRT0_AMUX
P4_13__BIE EQU CYREG_PRT0_BIE
P4_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_13__BYP EQU CYREG_PRT0_BYP
P4_13__CTL EQU CYREG_PRT0_CTL
P4_13__DM0 EQU CYREG_PRT0_DM0
P4_13__DM1 EQU CYREG_PRT0_DM1
P4_13__DM2 EQU CYREG_PRT0_DM2
P4_13__DR EQU CYREG_PRT0_DR
P4_13__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_13__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_13__MASK EQU 0x40
P4_13__PORT EQU 0
P4_13__PRT EQU CYREG_PRT0_PRT
P4_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_13__PS EQU CYREG_PRT0_PS
P4_13__SHIFT EQU 6
P4_13__SLW EQU CYREG_PRT0_SLW

/* P4_14 */
P4_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
P4_14__0__MASK EQU 0x80
P4_14__0__PC EQU CYREG_PRT0_PC7
P4_14__0__PORT EQU 0
P4_14__0__SHIFT EQU 7
P4_14__AG EQU CYREG_PRT0_AG
P4_14__AMUX EQU CYREG_PRT0_AMUX
P4_14__BIE EQU CYREG_PRT0_BIE
P4_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P4_14__BYP EQU CYREG_PRT0_BYP
P4_14__CTL EQU CYREG_PRT0_CTL
P4_14__DM0 EQU CYREG_PRT0_DM0
P4_14__DM1 EQU CYREG_PRT0_DM1
P4_14__DM2 EQU CYREG_PRT0_DM2
P4_14__DR EQU CYREG_PRT0_DR
P4_14__INP_DIS EQU CYREG_PRT0_INP_DIS
P4_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P4_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P4_14__LCD_EN EQU CYREG_PRT0_LCD_EN
P4_14__MASK EQU 0x80
P4_14__PORT EQU 0
P4_14__PRT EQU CYREG_PRT0_PRT
P4_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P4_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P4_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P4_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P4_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P4_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P4_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P4_14__PS EQU CYREG_PRT0_PS
P4_14__SHIFT EQU 7
P4_14__SLW EQU CYREG_PRT0_SLW

/* P4_15 */
P4_15__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
P4_15__0__MASK EQU 0x04
P4_15__0__PC EQU CYREG_PRT4_PC2
P4_15__0__PORT EQU 4
P4_15__0__SHIFT EQU 2
P4_15__AG EQU CYREG_PRT4_AG
P4_15__AMUX EQU CYREG_PRT4_AMUX
P4_15__BIE EQU CYREG_PRT4_BIE
P4_15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_15__BYP EQU CYREG_PRT4_BYP
P4_15__CTL EQU CYREG_PRT4_CTL
P4_15__DM0 EQU CYREG_PRT4_DM0
P4_15__DM1 EQU CYREG_PRT4_DM1
P4_15__DM2 EQU CYREG_PRT4_DM2
P4_15__DR EQU CYREG_PRT4_DR
P4_15__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_15__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_15__MASK EQU 0x04
P4_15__PORT EQU 4
P4_15__PRT EQU CYREG_PRT4_PRT
P4_15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_15__PS EQU CYREG_PRT4_PS
P4_15__SHIFT EQU 2
P4_15__SLW EQU CYREG_PRT4_SLW

/* P4_16 */
P4_16__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
P4_16__0__MASK EQU 0x08
P4_16__0__PC EQU CYREG_PRT4_PC3
P4_16__0__PORT EQU 4
P4_16__0__SHIFT EQU 3
P4_16__AG EQU CYREG_PRT4_AG
P4_16__AMUX EQU CYREG_PRT4_AMUX
P4_16__BIE EQU CYREG_PRT4_BIE
P4_16__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_16__BYP EQU CYREG_PRT4_BYP
P4_16__CTL EQU CYREG_PRT4_CTL
P4_16__DM0 EQU CYREG_PRT4_DM0
P4_16__DM1 EQU CYREG_PRT4_DM1
P4_16__DM2 EQU CYREG_PRT4_DM2
P4_16__DR EQU CYREG_PRT4_DR
P4_16__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_16__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_16__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_16__MASK EQU 0x08
P4_16__PORT EQU 4
P4_16__PRT EQU CYREG_PRT4_PRT
P4_16__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_16__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_16__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_16__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_16__PS EQU CYREG_PRT4_PS
P4_16__SHIFT EQU 3
P4_16__SLW EQU CYREG_PRT4_SLW

/* P4_17 */
P4_17__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
P4_17__0__MASK EQU 0x10
P4_17__0__PC EQU CYREG_PRT4_PC4
P4_17__0__PORT EQU 4
P4_17__0__SHIFT EQU 4
P4_17__AG EQU CYREG_PRT4_AG
P4_17__AMUX EQU CYREG_PRT4_AMUX
P4_17__BIE EQU CYREG_PRT4_BIE
P4_17__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_17__BYP EQU CYREG_PRT4_BYP
P4_17__CTL EQU CYREG_PRT4_CTL
P4_17__DM0 EQU CYREG_PRT4_DM0
P4_17__DM1 EQU CYREG_PRT4_DM1
P4_17__DM2 EQU CYREG_PRT4_DM2
P4_17__DR EQU CYREG_PRT4_DR
P4_17__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_17__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_17__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_17__MASK EQU 0x10
P4_17__PORT EQU 4
P4_17__PRT EQU CYREG_PRT4_PRT
P4_17__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_17__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_17__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_17__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_17__PS EQU CYREG_PRT4_PS
P4_17__SHIFT EQU 4
P4_17__SLW EQU CYREG_PRT4_SLW

/* P4_18 */
P4_18__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
P4_18__0__MASK EQU 0x20
P4_18__0__PC EQU CYREG_PRT4_PC5
P4_18__0__PORT EQU 4
P4_18__0__SHIFT EQU 5
P4_18__AG EQU CYREG_PRT4_AG
P4_18__AMUX EQU CYREG_PRT4_AMUX
P4_18__BIE EQU CYREG_PRT4_BIE
P4_18__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P4_18__BYP EQU CYREG_PRT4_BYP
P4_18__CTL EQU CYREG_PRT4_CTL
P4_18__DM0 EQU CYREG_PRT4_DM0
P4_18__DM1 EQU CYREG_PRT4_DM1
P4_18__DM2 EQU CYREG_PRT4_DM2
P4_18__DR EQU CYREG_PRT4_DR
P4_18__INP_DIS EQU CYREG_PRT4_INP_DIS
P4_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P4_18__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P4_18__LCD_EN EQU CYREG_PRT4_LCD_EN
P4_18__MASK EQU 0x20
P4_18__PORT EQU 4
P4_18__PRT EQU CYREG_PRT4_PRT
P4_18__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P4_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P4_18__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P4_18__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P4_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P4_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P4_18__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P4_18__PS EQU CYREG_PRT4_PS
P4_18__SHIFT EQU 5
P4_18__SLW EQU CYREG_PRT4_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
PWM_1_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
PWM_1_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1

/* LED5_4 */
LED5_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED5_4__0__MASK EQU 0x10
LED5_4__0__PC EQU CYREG_PRT5_PC4
LED5_4__0__PORT EQU 5
LED5_4__0__SHIFT EQU 4
LED5_4__AG EQU CYREG_PRT5_AG
LED5_4__AMUX EQU CYREG_PRT5_AMUX
LED5_4__BIE EQU CYREG_PRT5_BIE
LED5_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED5_4__BYP EQU CYREG_PRT5_BYP
LED5_4__CTL EQU CYREG_PRT5_CTL
LED5_4__DM0 EQU CYREG_PRT5_DM0
LED5_4__DM1 EQU CYREG_PRT5_DM1
LED5_4__DM2 EQU CYREG_PRT5_DM2
LED5_4__DR EQU CYREG_PRT5_DR
LED5_4__INP_DIS EQU CYREG_PRT5_INP_DIS
LED5_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED5_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED5_4__LCD_EN EQU CYREG_PRT5_LCD_EN
LED5_4__MASK EQU 0x10
LED5_4__PORT EQU 5
LED5_4__PRT EQU CYREG_PRT5_PRT
LED5_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED5_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED5_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED5_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED5_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED5_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED5_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED5_4__PS EQU CYREG_PRT5_PS
LED5_4__SHIFT EQU 4
LED5_4__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* RP_GPIO_5 */
RP_GPIO_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
RP_GPIO_5__0__MASK EQU 0x40
RP_GPIO_5__0__PC EQU CYREG_PRT5_PC6
RP_GPIO_5__0__PORT EQU 5
RP_GPIO_5__0__SHIFT EQU 6
RP_GPIO_5__AG EQU CYREG_PRT5_AG
RP_GPIO_5__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_5__BIE EQU CYREG_PRT5_BIE
RP_GPIO_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_5__BYP EQU CYREG_PRT5_BYP
RP_GPIO_5__CTL EQU CYREG_PRT5_CTL
RP_GPIO_5__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_5__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_5__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_5__DR EQU CYREG_PRT5_DR
RP_GPIO_5__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_5__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_5__MASK EQU 0x40
RP_GPIO_5__PORT EQU 5
RP_GPIO_5__PRT EQU CYREG_PRT5_PRT
RP_GPIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_5__PS EQU CYREG_PRT5_PS
RP_GPIO_5__SHIFT EQU 6
RP_GPIO_5__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_6 */
RP_GPIO_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RP_GPIO_6__0__MASK EQU 0x80
RP_GPIO_6__0__PC EQU CYREG_PRT2_PC7
RP_GPIO_6__0__PORT EQU 2
RP_GPIO_6__0__SHIFT EQU 7
RP_GPIO_6__AG EQU CYREG_PRT2_AG
RP_GPIO_6__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_6__BIE EQU CYREG_PRT2_BIE
RP_GPIO_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_6__BYP EQU CYREG_PRT2_BYP
RP_GPIO_6__CTL EQU CYREG_PRT2_CTL
RP_GPIO_6__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_6__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_6__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_6__DR EQU CYREG_PRT2_DR
RP_GPIO_6__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_6__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_6__MASK EQU 0x80
RP_GPIO_6__PORT EQU 2
RP_GPIO_6__PRT EQU CYREG_PRT2_PRT
RP_GPIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_6__PS EQU CYREG_PRT2_PS
RP_GPIO_6__SHIFT EQU 7
RP_GPIO_6__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_12 */
RP_GPIO_12__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RP_GPIO_12__0__MASK EQU 0x40
RP_GPIO_12__0__PC EQU CYREG_PRT2_PC6
RP_GPIO_12__0__PORT EQU 2
RP_GPIO_12__0__SHIFT EQU 6
RP_GPIO_12__AG EQU CYREG_PRT2_AG
RP_GPIO_12__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_12__BIE EQU CYREG_PRT2_BIE
RP_GPIO_12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_12__BYP EQU CYREG_PRT2_BYP
RP_GPIO_12__CTL EQU CYREG_PRT2_CTL
RP_GPIO_12__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_12__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_12__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_12__DR EQU CYREG_PRT2_DR
RP_GPIO_12__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_12__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_12__MASK EQU 0x40
RP_GPIO_12__PORT EQU 2
RP_GPIO_12__PRT EQU CYREG_PRT2_PRT
RP_GPIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_12__PS EQU CYREG_PRT2_PS
RP_GPIO_12__SHIFT EQU 6
RP_GPIO_12__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_13 */
RP_GPIO_13__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RP_GPIO_13__0__MASK EQU 0x20
RP_GPIO_13__0__PC EQU CYREG_PRT2_PC5
RP_GPIO_13__0__PORT EQU 2
RP_GPIO_13__0__SHIFT EQU 5
RP_GPIO_13__AG EQU CYREG_PRT2_AG
RP_GPIO_13__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_13__BIE EQU CYREG_PRT2_BIE
RP_GPIO_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_13__BYP EQU CYREG_PRT2_BYP
RP_GPIO_13__CTL EQU CYREG_PRT2_CTL
RP_GPIO_13__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_13__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_13__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_13__DR EQU CYREG_PRT2_DR
RP_GPIO_13__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_13__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_13__MASK EQU 0x20
RP_GPIO_13__PORT EQU 2
RP_GPIO_13__PRT EQU CYREG_PRT2_PRT
RP_GPIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_13__PS EQU CYREG_PRT2_PS
RP_GPIO_13__SHIFT EQU 5
RP_GPIO_13__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_16 */
RP_GPIO_16__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RP_GPIO_16__0__MASK EQU 0x10
RP_GPIO_16__0__PC EQU CYREG_PRT2_PC4
RP_GPIO_16__0__PORT EQU 2
RP_GPIO_16__0__SHIFT EQU 4
RP_GPIO_16__AG EQU CYREG_PRT2_AG
RP_GPIO_16__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_16__BIE EQU CYREG_PRT2_BIE
RP_GPIO_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_16__BYP EQU CYREG_PRT2_BYP
RP_GPIO_16__CTL EQU CYREG_PRT2_CTL
RP_GPIO_16__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_16__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_16__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_16__DR EQU CYREG_PRT2_DR
RP_GPIO_16__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_16__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_16__MASK EQU 0x10
RP_GPIO_16__PORT EQU 2
RP_GPIO_16__PRT EQU CYREG_PRT2_PRT
RP_GPIO_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_16__PS EQU CYREG_PRT2_PS
RP_GPIO_16__SHIFT EQU 4
RP_GPIO_16__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_17 */
RP_GPIO_17__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
RP_GPIO_17__0__MASK EQU 0x80
RP_GPIO_17__0__PC EQU CYREG_PRT1_PC7
RP_GPIO_17__0__PORT EQU 1
RP_GPIO_17__0__SHIFT EQU 7
RP_GPIO_17__AG EQU CYREG_PRT1_AG
RP_GPIO_17__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_17__BIE EQU CYREG_PRT1_BIE
RP_GPIO_17__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_17__BYP EQU CYREG_PRT1_BYP
RP_GPIO_17__CTL EQU CYREG_PRT1_CTL
RP_GPIO_17__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_17__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_17__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_17__DR EQU CYREG_PRT1_DR
RP_GPIO_17__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_17__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_17__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_17__MASK EQU 0x80
RP_GPIO_17__PORT EQU 1
RP_GPIO_17__PRT EQU CYREG_PRT1_PRT
RP_GPIO_17__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_17__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_17__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_17__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_17__PS EQU CYREG_PRT1_PS
RP_GPIO_17__SHIFT EQU 7
RP_GPIO_17__SLW EQU CYREG_PRT1_SLW

/* RP_GPIO_18 */
RP_GPIO_18__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RP_GPIO_18__0__MASK EQU 0x40
RP_GPIO_18__0__PC EQU CYREG_PRT1_PC6
RP_GPIO_18__0__PORT EQU 1
RP_GPIO_18__0__SHIFT EQU 6
RP_GPIO_18__AG EQU CYREG_PRT1_AG
RP_GPIO_18__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_18__BIE EQU CYREG_PRT1_BIE
RP_GPIO_18__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_18__BYP EQU CYREG_PRT1_BYP
RP_GPIO_18__CTL EQU CYREG_PRT1_CTL
RP_GPIO_18__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_18__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_18__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_18__DR EQU CYREG_PRT1_DR
RP_GPIO_18__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_18__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_18__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_18__MASK EQU 0x40
RP_GPIO_18__PORT EQU 1
RP_GPIO_18__PRT EQU CYREG_PRT1_PRT
RP_GPIO_18__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_18__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_18__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_18__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_18__PS EQU CYREG_PRT1_PS
RP_GPIO_18__SHIFT EQU 6
RP_GPIO_18__SLW EQU CYREG_PRT1_SLW

/* RP_GPIO_19 */
RP_GPIO_19__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RP_GPIO_19__0__MASK EQU 0x08
RP_GPIO_19__0__PC EQU CYREG_PRT2_PC3
RP_GPIO_19__0__PORT EQU 2
RP_GPIO_19__0__SHIFT EQU 3
RP_GPIO_19__AG EQU CYREG_PRT2_AG
RP_GPIO_19__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_19__BIE EQU CYREG_PRT2_BIE
RP_GPIO_19__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_19__BYP EQU CYREG_PRT2_BYP
RP_GPIO_19__CTL EQU CYREG_PRT2_CTL
RP_GPIO_19__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_19__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_19__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_19__DR EQU CYREG_PRT2_DR
RP_GPIO_19__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_19__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_19__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_19__MASK EQU 0x08
RP_GPIO_19__PORT EQU 2
RP_GPIO_19__PRT EQU CYREG_PRT2_PRT
RP_GPIO_19__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_19__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_19__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_19__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_19__PS EQU CYREG_PRT2_PS
RP_GPIO_19__SHIFT EQU 3
RP_GPIO_19__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_20 */
RP_GPIO_20__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RP_GPIO_20__0__MASK EQU 0x04
RP_GPIO_20__0__PC EQU CYREG_PRT2_PC2
RP_GPIO_20__0__PORT EQU 2
RP_GPIO_20__0__SHIFT EQU 2
RP_GPIO_20__AG EQU CYREG_PRT2_AG
RP_GPIO_20__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_20__BIE EQU CYREG_PRT2_BIE
RP_GPIO_20__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_20__BYP EQU CYREG_PRT2_BYP
RP_GPIO_20__CTL EQU CYREG_PRT2_CTL
RP_GPIO_20__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_20__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_20__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_20__DR EQU CYREG_PRT2_DR
RP_GPIO_20__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_20__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_20__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_20__MASK EQU 0x04
RP_GPIO_20__PORT EQU 2
RP_GPIO_20__PRT EQU CYREG_PRT2_PRT
RP_GPIO_20__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_20__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_20__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_20__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_20__PS EQU CYREG_PRT2_PS
RP_GPIO_20__SHIFT EQU 2
RP_GPIO_20__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_21 */
RP_GPIO_21__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RP_GPIO_21__0__MASK EQU 0x01
RP_GPIO_21__0__PC EQU CYREG_PRT2_PC0
RP_GPIO_21__0__PORT EQU 2
RP_GPIO_21__0__SHIFT EQU 0
RP_GPIO_21__AG EQU CYREG_PRT2_AG
RP_GPIO_21__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_21__BIE EQU CYREG_PRT2_BIE
RP_GPIO_21__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_21__BYP EQU CYREG_PRT2_BYP
RP_GPIO_21__CTL EQU CYREG_PRT2_CTL
RP_GPIO_21__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_21__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_21__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_21__DR EQU CYREG_PRT2_DR
RP_GPIO_21__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_21__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_21__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_21__MASK EQU 0x01
RP_GPIO_21__PORT EQU 2
RP_GPIO_21__PRT EQU CYREG_PRT2_PRT
RP_GPIO_21__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_21__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_21__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_21__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_21__PS EQU CYREG_PRT2_PS
RP_GPIO_21__SHIFT EQU 0
RP_GPIO_21__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_22 */
RP_GPIO_22__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
RP_GPIO_22__0__MASK EQU 0x08
RP_GPIO_22__0__PC EQU CYREG_PRT5_PC3
RP_GPIO_22__0__PORT EQU 5
RP_GPIO_22__0__SHIFT EQU 3
RP_GPIO_22__AG EQU CYREG_PRT5_AG
RP_GPIO_22__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_22__BIE EQU CYREG_PRT5_BIE
RP_GPIO_22__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_22__BYP EQU CYREG_PRT5_BYP
RP_GPIO_22__CTL EQU CYREG_PRT5_CTL
RP_GPIO_22__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_22__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_22__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_22__DR EQU CYREG_PRT5_DR
RP_GPIO_22__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_22__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_22__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_22__MASK EQU 0x08
RP_GPIO_22__PORT EQU 5
RP_GPIO_22__PRT EQU CYREG_PRT5_PRT
RP_GPIO_22__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_22__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_22__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_22__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_22__PS EQU CYREG_PRT5_PS
RP_GPIO_22__SHIFT EQU 3
RP_GPIO_22__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_23 */
RP_GPIO_23__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
RP_GPIO_23__0__MASK EQU 0x04
RP_GPIO_23__0__PC EQU CYREG_PRT5_PC2
RP_GPIO_23__0__PORT EQU 5
RP_GPIO_23__0__SHIFT EQU 2
RP_GPIO_23__AG EQU CYREG_PRT5_AG
RP_GPIO_23__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_23__BIE EQU CYREG_PRT5_BIE
RP_GPIO_23__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_23__BYP EQU CYREG_PRT5_BYP
RP_GPIO_23__CTL EQU CYREG_PRT5_CTL
RP_GPIO_23__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_23__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_23__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_23__DR EQU CYREG_PRT5_DR
RP_GPIO_23__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_23__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_23__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_23__MASK EQU 0x04
RP_GPIO_23__PORT EQU 5
RP_GPIO_23__PRT EQU CYREG_PRT5_PRT
RP_GPIO_23__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_23__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_23__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_23__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_23__PS EQU CYREG_PRT5_PS
RP_GPIO_23__SHIFT EQU 2
RP_GPIO_23__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_24 */
RP_GPIO_24__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
RP_GPIO_24__0__MASK EQU 0x02
RP_GPIO_24__0__PC EQU CYREG_PRT5_PC1
RP_GPIO_24__0__PORT EQU 5
RP_GPIO_24__0__SHIFT EQU 1
RP_GPIO_24__AG EQU CYREG_PRT5_AG
RP_GPIO_24__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_24__BIE EQU CYREG_PRT5_BIE
RP_GPIO_24__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_24__BYP EQU CYREG_PRT5_BYP
RP_GPIO_24__CTL EQU CYREG_PRT5_CTL
RP_GPIO_24__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_24__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_24__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_24__DR EQU CYREG_PRT5_DR
RP_GPIO_24__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_24__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_24__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_24__MASK EQU 0x02
RP_GPIO_24__PORT EQU 5
RP_GPIO_24__PRT EQU CYREG_PRT5_PRT
RP_GPIO_24__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_24__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_24__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_24__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_24__PS EQU CYREG_PRT5_PS
RP_GPIO_24__SHIFT EQU 1
RP_GPIO_24__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_25 */
RP_GPIO_25__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
RP_GPIO_25__0__MASK EQU 0x01
RP_GPIO_25__0__PC EQU CYREG_PRT5_PC0
RP_GPIO_25__0__PORT EQU 5
RP_GPIO_25__0__SHIFT EQU 0
RP_GPIO_25__AG EQU CYREG_PRT5_AG
RP_GPIO_25__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_25__BIE EQU CYREG_PRT5_BIE
RP_GPIO_25__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_25__BYP EQU CYREG_PRT5_BYP
RP_GPIO_25__CTL EQU CYREG_PRT5_CTL
RP_GPIO_25__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_25__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_25__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_25__DR EQU CYREG_PRT5_DR
RP_GPIO_25__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_25__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_25__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_25__MASK EQU 0x01
RP_GPIO_25__PORT EQU 5
RP_GPIO_25__PRT EQU CYREG_PRT5_PRT
RP_GPIO_25__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_25__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_25__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_25__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_25__PS EQU CYREG_PRT5_PS
RP_GPIO_25__SHIFT EQU 0
RP_GPIO_25__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_26 */
RP_GPIO_26__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
RP_GPIO_26__0__MASK EQU 0x02
RP_GPIO_26__0__PC EQU CYREG_PRT2_PC1
RP_GPIO_26__0__PORT EQU 2
RP_GPIO_26__0__SHIFT EQU 1
RP_GPIO_26__AG EQU CYREG_PRT2_AG
RP_GPIO_26__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_26__BIE EQU CYREG_PRT2_BIE
RP_GPIO_26__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_26__BYP EQU CYREG_PRT2_BYP
RP_GPIO_26__CTL EQU CYREG_PRT2_CTL
RP_GPIO_26__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_26__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_26__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_26__DR EQU CYREG_PRT2_DR
RP_GPIO_26__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_26__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_26__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_26__MASK EQU 0x02
RP_GPIO_26__PORT EQU 2
RP_GPIO_26__PRT EQU CYREG_PRT2_PRT
RP_GPIO_26__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_26__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_26__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_26__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_26__PS EQU CYREG_PRT2_PS
RP_GPIO_26__SHIFT EQU 1
RP_GPIO_26__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_27 */
RP_GPIO_27__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RP_GPIO_27__0__MASK EQU 0x20
RP_GPIO_27__0__PC EQU CYREG_PRT1_PC5
RP_GPIO_27__0__PORT EQU 1
RP_GPIO_27__0__SHIFT EQU 5
RP_GPIO_27__AG EQU CYREG_PRT1_AG
RP_GPIO_27__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_27__BIE EQU CYREG_PRT1_BIE
RP_GPIO_27__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_27__BYP EQU CYREG_PRT1_BYP
RP_GPIO_27__CTL EQU CYREG_PRT1_CTL
RP_GPIO_27__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_27__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_27__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_27__DR EQU CYREG_PRT1_DR
RP_GPIO_27__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_27__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_27__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_27__MASK EQU 0x20
RP_GPIO_27__PORT EQU 1
RP_GPIO_27__PRT EQU CYREG_PRT1_PRT
RP_GPIO_27__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_27__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_27__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_27__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_27__PS EQU CYREG_PRT1_PS
RP_GPIO_27__SHIFT EQU 5
RP_GPIO_27__SLW EQU CYREG_PRT1_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_2_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x80
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
