{
  "module_name": "fplustm.h",
  "hash_id": "6591d39d83a6d7f7f4507fb70dad4a041e1a38ceb03ff84022016f3e670af0db",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/fddi/skfp/h/fplustm.h",
  "human_readable_source": " \n \n\n \n\n#ifndef\t_FPLUS_\n#define _FPLUS_\n\n#ifndef\tHW_PTR\n#define\tHW_PTR\tvoid __iomem *\n#endif\n\n \nstruct err_st {\n\tu_long err_valid ;\t\t \n\tu_long err_abort ;\t\t \n\tu_long err_e_indicator ;\t \n\tu_long err_crc ;\t\t \n\tu_long err_llc_frame ;\t\t \n\tu_long err_mac_frame ;\t\t \n\tu_long err_smt_frame ;\t\t \n\tu_long err_imp_frame ;\t\t \n\tu_long err_no_buf ;\t\t \n\tu_long err_too_long ;\t\t \n\tu_long err_bec_stat ;\t\t \n\tu_long err_clm_stat ;\t\t \n\tu_long err_sifg_det ;\t\t \n\tu_long err_phinv ;\t\t \n\tu_long err_tkiss ;\t\t \n\tu_long err_tkerr ;\t\t \n} ;\n\n \nstruct s_smt_fp_txd {\n\t__le32 txd_tbctrl ;\t\t \n\t__le32 txd_txdscr ;\t\t \n\t__le32 txd_tbadr ;\t\t \n\t__le32 txd_ntdadr ;\t\t \n#ifdef\tENA_64BIT_SUP\n\t__le32 txd_tbadr_hi ;\t\t \n#endif\n\tchar far *txd_virt ;\t\t \n\t\t\t\t\t \n\tstruct s_smt_fp_txd volatile far *txd_next ;\n\tstruct s_txd_os txd_os ;\t \n} ;\n\n \nstruct s_smt_fp_rxd {\n\t__le32 rxd_rbctrl ;\t\t \n\t__le32 rxd_rfsw ;\t\t \n\t__le32 rxd_rbadr ;\t\t \n\t__le32 rxd_nrdadr ;\t\t \n#ifdef\tENA_64BIT_SUP\n\t__le32 rxd_rbadr_hi ;\t\t \n#endif\n\tchar far *rxd_virt ;\t\t \n\t\t\t\t\t \n\tstruct s_smt_fp_rxd volatile far *rxd_next ;\n\tstruct s_rxd_os rxd_os ;\t \n} ;\n\n \nunion s_fp_descr {\n\tstruct\ts_smt_fp_txd t ;\t\t \n\tstruct\ts_smt_fp_rxd r ;\t\t \n} ;\n\n \nstruct s_smt_tx_queue {\n\tstruct s_smt_fp_txd volatile *tx_curr_put ;  \n\tstruct s_smt_fp_txd volatile *tx_prev_put ;  \n\tstruct s_smt_fp_txd volatile *tx_curr_get ;  \n\tu_short tx_free ;\t\t\t \n\tu_short tx_used ;\t\t\t \n\tHW_PTR tx_bmu_ctl ;\t\t\t \n\tHW_PTR tx_bmu_dsc ;\t\t\t \n} ;\n\n \nstruct s_smt_rx_queue {\n\tstruct s_smt_fp_rxd volatile *rx_curr_put ;  \n\tstruct s_smt_fp_rxd volatile *rx_prev_put ;  \n\tstruct s_smt_fp_rxd volatile *rx_curr_get ;  \n\tu_short rx_free ;\t\t\t \n\tu_short rx_used ;\t\t\t \n\tHW_PTR rx_bmu_ctl ;\t\t\t \n\tHW_PTR rx_bmu_dsc ;\t\t\t \n} ;\n\n#define VOID_FRAME_OFF\t\t0x00\n#define CLAIM_FRAME_OFF\t\t0x08\n#define BEACON_FRAME_OFF\t0x10\n#define DBEACON_FRAME_OFF\t0x18\n#define RX_FIFO_OFF\t\t0x21\t\t \n\t\t\t\t\t\t \n\n#define RBC_MEM_SIZE\t\t0x8000\n#define SEND_ASYNC_AS_SYNC\t0x1\n#define\tSYNC_TRAFFIC_ON\t\t0x2\n\n \n#define\tRX_FIFO_SPACE\t\t0x4000 - RX_FIFO_OFF\n#define\tTX_FIFO_SPACE\t\t0x4000\n\n#define\tTX_SMALL_FIFO\t\t0x0900\n#define\tTX_MEDIUM_FIFO\t\tTX_FIFO_SPACE / 2\t\n#define\tTX_LARGE_FIFO\t\tTX_FIFO_SPACE - TX_SMALL_FIFO\t\n\n#define\tRX_SMALL_FIFO\t\t0x0900\n#define\tRX_LARGE_FIFO\t\tRX_FIFO_SPACE - RX_SMALL_FIFO\t\n\nstruct s_smt_fifo_conf {\n\tu_short\trbc_ram_start ;\t\t \n\tu_short\trbc_ram_end ;\t\t \n\tu_short\trx1_fifo_start ;\t \n\tu_short\trx1_fifo_size ;\t\t \n\tu_short\trx2_fifo_start ;\t \n\tu_short\trx2_fifo_size ;\t\t \n\tu_short\ttx_s_start ;\t\t \n\tu_short\ttx_s_size ;\t\t \n\tu_short\ttx_a0_start ;\t\t \n\tu_short\ttx_a0_size ;\t\t \n\tu_short\tfifo_config_mode ;\t \n} ;\n\n#define FM_ADDRX\t(FM_ADDET|FM_EXGPA0|FM_EXGPA1)\n\nstruct s_smt_fp {\n\tu_short\tmdr2init ;\t\t \n\tu_short\tmdr3init ;\t\t \n\tu_short frselreg_init ;\t\t \n\tu_short\trx_mode ;\t\t \n\tu_short\tnsa_mode ;\n\tu_short rx_prom ;\n\tu_short\texgpa ;\n\n\tstruct err_st err_stats ;\t \n\n\t \n\tstruct fddi_mac_sf {\t\t \n\t\tu_char\t\t\tmac_fc ;\n\t\tstruct fddi_addr\tmac_dest ;\n\t\tstruct fddi_addr\tmac_source ;\n\t\tu_char\t\t\tmac_info[0x20] ;\n\t} mac_sfb ;\n\n\n\t \n#define QUEUE_S\t\t\t0\n#define QUEUE_A0\t\t1\n#define QUEUE_R1\t\t0\n#define QUEUE_R2\t\t1\n#define USED_QUEUES\t\t2\n\n\t \n\tstruct s_smt_tx_queue *tx[USED_QUEUES] ;\n\tstruct s_smt_rx_queue *rx[USED_QUEUES] ;\n\n\t \n\tstruct s_smt_tx_queue tx_q[USED_QUEUES] ;\n\tstruct s_smt_rx_queue rx_q[USED_QUEUES] ;\n\n\t \n\tstruct\ts_smt_fifo_conf\tfifo ;\n\n\t \n\tu_short\t s2u ;\n\tu_short\t s2l ;\n\n\t \n\tHW_PTR\tfm_st1u ;\n\tHW_PTR\tfm_st1l ;\n\tHW_PTR\tfm_st2u ;\n\tHW_PTR\tfm_st2l ;\n\tHW_PTR\tfm_st3u ;\n\tHW_PTR\tfm_st3l ;\n\n\n\t \n#define FPMAX_MULTICAST 32 \n#define\tSMT_MAX_MULTI\t4\n\tstruct {\n\t\tstruct s_fpmc {\n\t\t\tstruct fddi_addr\ta ;\t \n\t\t\tu_char\t\t\tn ;\t \n\t\t\tu_char\t\t\tperm ;\t \n\t\t} table[FPMAX_MULTICAST] ;\n\t} mc ;\n\tstruct fddi_addr\tgroup_addr ;\n\tu_long\tfunc_addr ;\t\t \n\tint\tsmt_slots_used ;\t \n\tint\tos_slots_used ;\t\t  \n\t\t\t\t\t \n} ;\n\n \n#define RX_ENABLE_ALLMULTI\t1\t \n#define RX_DISABLE_ALLMULTI\t2\t \n#define RX_ENABLE_PROMISC\t3\t \n#define RX_DISABLE_PROMISC\t4\t \n#define RX_ENABLE_NSA\t\t5\t \n#define RX_DISABLE_NSA\t\t6\t \n\n\n \n#ifdef\tAIX\n#define MDR_REV\n#define\tAIX_REVERSE(x)\t\t((((x)<<24L)&0xff000000L)\t+\t\\\n\t\t\t\t (((x)<< 8L)&0x00ff0000L)\t+\t\\\n\t\t\t\t (((x)>> 8L)&0x0000ff00L)\t+\t\\\n\t\t\t\t (((x)>>24L)&0x000000ffL))\n#else\n#ifndef AIX_REVERSE\n#define\tAIX_REVERSE(x)\t(x)\n#endif\n#endif\n\n#ifdef\tMDR_REV\t\n#define\tMDR_REVERSE(x)\t\t((((x)<<24L)&0xff000000L)\t+\t\\\n\t\t\t\t (((x)<< 8L)&0x00ff0000L)\t+\t\\\n\t\t\t\t (((x)>> 8L)&0x0000ff00L)\t+\t\\\n\t\t\t\t (((x)>>24L)&0x000000ffL))\n#else\n#ifndef MDR_REVERSE\n#define\tMDR_REVERSE(x)\t(x)\n#endif\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}