

================================================================
== Vivado HLS Report for 'calc_0'
================================================================
* Date:           Tue Mar 31 18:33:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        calc_0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.22 ns | 1.622 ns |   0.60 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        ?| 4.444 ns |         ?|    2|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+-------+----------+
        |- Loop 1     |     4248|        ?| 4248 ~ 6378 |          -|          -| 1 ~ ? |    no    |
        | + Loop 1.1  |     2056|     2056|           10|          1|          1|   2048|    yes   |
        | + Loop 1.2  |     2059|     2059|           13|          1|          1|   2048|    yes   |
        | + Loop 1.3  |     2049|     2049|            3|          1|          1|   2048|    yes   |
        +-------------+---------+---------+-------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      447|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       30|     80|    10655|     6569|    -|
|Memory               |       57|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|     1122|    -|
|Register             |        0|      -|     4173|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       87|     80|    14828|     8266|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        6|      2|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        2|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |                  Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |calc_0_control_s_axi_U                      |calc_0_control_s_axi                    |        0|      0|   360|   616|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U1   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U2   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U3   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U4   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U5   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U6   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U7   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U8   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U9   |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U10  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U11  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U12  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U13  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U14  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U15  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fadd_32ns_32ns_32_10_full_dsp_1_U16  |calc_0_fadd_32ns_32ns_32_10_full_dsp_1  |        0|      2|   355|   189|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U17    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U18    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U19    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U20    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U21    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U22    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U23    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U24    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U25    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U26    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U27    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U28    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U29    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U30    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U31    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U32    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1    |        0|      3|   200|    84|    0|
    |calc_0_gmem_m_axi_U                         |calc_0_gmem_m_axi                       |       30|      0|  1415|  1585|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |Total                                       |                                        |       30|     80| 10655|  6569|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer1_U  |calc_0_buffer1  |       57|  0|   0|    0|  2048|  512|     1|      1048576|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |       57|  0|   0|    0|  2048|  512|     1|      1048576|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_1_fu_514_p2                |     +    |      0|  0|  18|          18|           1|
    |add_ln22_2_fu_525_p2                |     +    |      0|  0|  18|          18|           1|
    |add_ln22_fu_495_p2                  |     +    |      0|  0|  28|          28|           2|
    |add_ln28_1_fu_892_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln28_2_fu_578_p2                |     +    |      0|  0|  12|          12|           1|
    |add_ln28_3_fu_896_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln28_fu_547_p2                  |     +    |      0|  0|  64|          64|          64|
    |add_ln34_fu_926_p2                  |     +    |      0|  0|  12|          12|           1|
    |add_ln40_fu_1484_p2                 |     +    |      0|  0|  12|          12|           1|
    |operation_type_off_fu_474_p2        |     +    |      0|  0|  32|          32|           3|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state156_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state171_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_489_p2                      |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln22_1_fu_520_p2               |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln22_fu_469_p2                 |   icmp   |      0|  0|  20|          28|           1|
    |icmp_ln28_fu_572_p2                 |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln34_fu_920_p2                 |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln40_fu_1478_p2                |   icmp   |      0|  0|  13|          12|          13|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 447|         452|         276|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  933|        217|    1|        217|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter12    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2     |    9|          2|    1|          2|
    |ap_phi_mux_k_phi_fu_301_p4  |    9|          2|   12|         24|
    |buffer1_address0            |   15|          3|   11|         33|
    |buffer1_address1            |   15|          3|   11|         33|
    |gmem_ARADDR                 |   15|          3|   64|        192|
    |gmem_blk_n_AR               |    9|          2|    1|          2|
    |gmem_blk_n_AW               |    9|          2|    1|          2|
    |gmem_blk_n_B                |    9|          2|    1|          2|
    |gmem_blk_n_R                |    9|          2|    1|          2|
    |gmem_blk_n_W                |    9|          2|    1|          2|
    |indvar_reg_286              |    9|          2|   18|         36|
    |k_1_reg_309                 |    9|          2|   12|         24|
    |k_2_reg_320                 |    9|          2|   12|         24|
    |k_reg_297                   |    9|          2|   12|         24|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       | 1122|        258|  164|        629|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add13_i0_reg_2179                 |   32|   0|   32|          0|
    |add13_i10_reg_2234                |   32|   0|   32|          0|
    |add13_i11_reg_2239                |   32|   0|   32|          0|
    |add13_i12_reg_2244                |   32|   0|   32|          0|
    |add13_i13_reg_2249                |   32|   0|   32|          0|
    |add13_i14_reg_2254                |   32|   0|   32|          0|
    |add13_i1_reg_2184                 |   32|   0|   32|          0|
    |add13_i2_reg_2189                 |   32|   0|   32|          0|
    |add13_i3_reg_2194                 |   32|   0|   32|          0|
    |add13_i4_reg_2199                 |   32|   0|   32|          0|
    |add13_i5_reg_2204                 |   32|   0|   32|          0|
    |add13_i6_reg_2209                 |   32|   0|   32|          0|
    |add13_i7_reg_2214                 |   32|   0|   32|          0|
    |add13_i8_reg_2219                 |   32|   0|   32|          0|
    |add13_i9_reg_2224                 |   32|   0|   32|          0|
    |add13_i_reg_2229                  |   32|   0|   32|          0|
    |add_ln22_1_reg_1549               |   18|   0|   18|          0|
    |add_ln22_2_reg_1557               |   18|   0|   18|          0|
    |add_ln28_1_reg_1828               |   64|   0|   64|          0|
    |add_ln28_2_reg_1583               |   12|   0|   12|          0|
    |ap_CS_fsm                         |  216|   0|  216|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |    1|   0|    1|          0|
    |ap_rst_n_inv                      |    1|   0|    1|          0|
    |ap_rst_reg_1                      |    1|   0|    1|          0|
    |ap_rst_reg_2                      |    1|   0|    1|          0|
    |buffer1_addr_1_reg_1853           |   11|   0|   11|          0|
    |buffer1_load_1_reg_2279           |  512|   0|  512|          0|
    |icmp_ln22_reg_1541                |    1|   0|    1|          0|
    |icmp_ln28_reg_1579                |    1|   0|    1|          0|
    |icmp_ln34_reg_1844                |    1|   0|    1|          0|
    |icmp_ln40_reg_2265                |    1|   0|    1|          0|
    |icmp_ln40_reg_2265_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_reg_1545                     |    1|   0|    1|          0|
    |in1_read_reg_1530                 |   64|   0|   64|          0|
    |in2_read_reg_1525                 |   64|   0|   64|          0|
    |indvar_reg_286                    |   18|   0|   18|          0|
    |k_1_reg_309                       |   12|   0|   12|          0|
    |k_2_reg_320                       |   12|   0|   12|          0|
    |k_reg_297                         |   12|   0|   12|          0|
    |mul_i0_reg_1748                   |   32|   0|   32|          0|
    |mul_i10_reg_1803                  |   32|   0|   32|          0|
    |mul_i11_reg_1808                  |   32|   0|   32|          0|
    |mul_i12_reg_1813                  |   32|   0|   32|          0|
    |mul_i13_reg_1818                  |   32|   0|   32|          0|
    |mul_i14_reg_1823                  |   32|   0|   32|          0|
    |mul_i1_reg_1753                   |   32|   0|   32|          0|
    |mul_i2_reg_1758                   |   32|   0|   32|          0|
    |mul_i3_reg_1763                   |   32|   0|   32|          0|
    |mul_i4_reg_1768                   |   32|   0|   32|          0|
    |mul_i5_reg_1773                   |   32|   0|   32|          0|
    |mul_i6_reg_1778                   |   32|   0|   32|          0|
    |mul_i7_reg_1783                   |   32|   0|   32|          0|
    |mul_i8_reg_1788                   |   32|   0|   32|          0|
    |mul_i9_reg_1793                   |   32|   0|   32|          0|
    |mul_i_reg_1798                    |   32|   0|   32|          0|
    |operation_type_read_reg_1495      |   32|   0|   32|          0|
    |out_read_reg_1520                 |   64|   0|   64|          0|
    |scalar_read_reg_1500              |   32|   0|   32|          0|
    |trunc_ln1_reg_1568                |   58|   0|   58|          0|
    |trunc_ln29_10_reg_1643            |   32|   0|   32|          0|
    |trunc_ln29_11_reg_1648            |   32|   0|   32|          0|
    |trunc_ln29_12_reg_1653            |   32|   0|   32|          0|
    |trunc_ln29_13_reg_1658            |   32|   0|   32|          0|
    |trunc_ln29_14_reg_1663            |   32|   0|   32|          0|
    |trunc_ln29_1_reg_1593             |   32|   0|   32|          0|
    |trunc_ln29_2_reg_1598             |   32|   0|   32|          0|
    |trunc_ln29_3_reg_1603             |   32|   0|   32|          0|
    |trunc_ln29_4_reg_1608             |   32|   0|   32|          0|
    |trunc_ln29_5_reg_1613             |   32|   0|   32|          0|
    |trunc_ln29_6_reg_1618             |   32|   0|   32|          0|
    |trunc_ln29_7_reg_1623             |   32|   0|   32|          0|
    |trunc_ln29_8_reg_1628             |   32|   0|   32|          0|
    |trunc_ln29_9_reg_1633             |   32|   0|   32|          0|
    |trunc_ln29_reg_1588               |   32|   0|   32|          0|
    |trunc_ln29_s_reg_1638             |   32|   0|   32|          0|
    |trunc_ln35_10_reg_1914            |   32|   0|   32|          0|
    |trunc_ln35_11_reg_1919            |   32|   0|   32|          0|
    |trunc_ln35_12_reg_1924            |   32|   0|   32|          0|
    |trunc_ln35_13_reg_1929            |   32|   0|   32|          0|
    |trunc_ln35_14_reg_1934            |   32|   0|   32|          0|
    |trunc_ln35_15_reg_1939            |   32|   0|   32|          0|
    |trunc_ln35_16_reg_1944            |   32|   0|   32|          0|
    |trunc_ln35_17_reg_1949            |   32|   0|   32|          0|
    |trunc_ln35_18_reg_1954            |   32|   0|   32|          0|
    |trunc_ln35_19_reg_1959            |   32|   0|   32|          0|
    |trunc_ln35_1_reg_1864             |   32|   0|   32|          0|
    |trunc_ln35_20_reg_1964            |   32|   0|   32|          0|
    |trunc_ln35_21_reg_1969            |   32|   0|   32|          0|
    |trunc_ln35_22_reg_1974            |   32|   0|   32|          0|
    |trunc_ln35_23_reg_1979            |   32|   0|   32|          0|
    |trunc_ln35_24_reg_1984            |   32|   0|   32|          0|
    |trunc_ln35_25_reg_1989            |   32|   0|   32|          0|
    |trunc_ln35_26_reg_1994            |   32|   0|   32|          0|
    |trunc_ln35_27_reg_1999            |   32|   0|   32|          0|
    |trunc_ln35_28_reg_2004            |   32|   0|   32|          0|
    |trunc_ln35_29_reg_2009            |   32|   0|   32|          0|
    |trunc_ln35_2_reg_1869             |   32|   0|   32|          0|
    |trunc_ln35_30_reg_2014            |   32|   0|   32|          0|
    |trunc_ln35_3_reg_1874             |   32|   0|   32|          0|
    |trunc_ln35_4_reg_1879             |   32|   0|   32|          0|
    |trunc_ln35_5_reg_1884             |   32|   0|   32|          0|
    |trunc_ln35_6_reg_1889             |   32|   0|   32|          0|
    |trunc_ln35_7_reg_1894             |   32|   0|   32|          0|
    |trunc_ln35_8_reg_1899             |   32|   0|   32|          0|
    |trunc_ln35_9_reg_1904             |   32|   0|   32|          0|
    |trunc_ln35_reg_1859               |   32|   0|   32|          0|
    |trunc_ln35_s_reg_1909             |   32|   0|   32|          0|
    |trunc_ln3_reg_1833                |   58|   0|   58|          0|
    |trunc_ln_reg_1535                 |   28|   0|   28|          0|
    |zext_ln28_reg_1562                |   17|   0|   64|         47|
    |buffer1_addr_1_reg_1853           |   64|  32|   11|          0|
    |icmp_ln28_reg_1579                |   64|  32|    1|          0|
    |icmp_ln34_reg_1844                |   64|  32|    1|          0|
    |k_reg_297                         |   64|  32|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 4173| 128| 3989|         47|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    calc_0    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    calc_0    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    calc_0    | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

