-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity read_data is
port (
    ap_ready : OUT STD_LOGIC;
    input_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_4_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_5_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_6_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_7_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_8_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_9_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_10_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_11_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_12_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_13_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_14_read : IN STD_LOGIC_VECTOR (7 downto 0);
    input_15_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of read_data is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal buf_0_0_write_assi_fu_142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_1_write_assi_fu_146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_2_write_assi_fu_150_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_3_write_assi_fu_154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_0_write_assi_fu_158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_1_write_assi_fu_162_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_2_write_assi_fu_166_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_3_write_assi_fu_170_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_0_write_assi_fu_174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_1_write_assi_fu_178_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_2_write_assi_fu_182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_3_write_assi_fu_186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_0_write_assi_fu_190_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_1_write_assi_fu_194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_2_write_assi_fu_198_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_3_write_assi_fu_202_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= buf_0_0_write_assi_fu_142_p1;
    ap_return_1 <= buf_0_1_write_assi_fu_146_p1;
    ap_return_10 <= buf_2_2_write_assi_fu_182_p1;
    ap_return_11 <= buf_2_3_write_assi_fu_186_p1;
    ap_return_12 <= buf_3_0_write_assi_fu_190_p1;
    ap_return_13 <= buf_3_1_write_assi_fu_194_p1;
    ap_return_14 <= buf_3_2_write_assi_fu_198_p1;
    ap_return_15 <= buf_3_3_write_assi_fu_202_p1;
    ap_return_2 <= buf_0_2_write_assi_fu_150_p1;
    ap_return_3 <= buf_0_3_write_assi_fu_154_p1;
    ap_return_4 <= buf_1_0_write_assi_fu_158_p1;
    ap_return_5 <= buf_1_1_write_assi_fu_162_p1;
    ap_return_6 <= buf_1_2_write_assi_fu_166_p1;
    ap_return_7 <= buf_1_3_write_assi_fu_170_p1;
    ap_return_8 <= buf_2_0_write_assi_fu_174_p1;
    ap_return_9 <= buf_2_1_write_assi_fu_178_p1;
    buf_0_0_write_assi_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_0_read),16));
    buf_0_1_write_assi_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_1_read),16));
    buf_0_2_write_assi_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_2_read),16));
    buf_0_3_write_assi_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_3_read),16));
    buf_1_0_write_assi_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_4_read),16));
    buf_1_1_write_assi_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_5_read),16));
    buf_1_2_write_assi_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_6_read),16));
    buf_1_3_write_assi_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_7_read),16));
    buf_2_0_write_assi_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_8_read),16));
    buf_2_1_write_assi_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_9_read),16));
    buf_2_2_write_assi_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_10_read),16));
    buf_2_3_write_assi_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_11_read),16));
    buf_3_0_write_assi_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_12_read),16));
    buf_3_1_write_assi_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_13_read),16));
    buf_3_2_write_assi_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_14_read),16));
    buf_3_3_write_assi_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_15_read),16));
end behav;
