% SPDX-FileCopyrightText: 2025 IObundle
%
% SPDX-License-Identifier: MIT

%
% Main classes
%

The \href{https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/scripts/iob_wire.py}{iob\_wire} class is used to represent a wire for a hardware bus or port.
This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

% Show attributes of iob_wire
% py2_macro: class_attributes iob_wire from iob_wire.py

%
% Generator methods
%

The py2hwsw tool uses the `get\_verilog\_bus`/`get\_verilog\_port` methods from the `iob\_wire` class to generate the Verilog code for the hardware bus/port based on the attributes from the corresponding instance of the `iob\_wire` class.

% Show functions that generate verilog for bus and port
% py2_macro: listing get_verilog_bus from iob_wire.py
% py2_macro: listing get_verilog_port from iob_wire.py
