$date
	Mon Oct 30 23:16:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 4 ! s [3:0] $end
$var reg 8 " d [7:0] $end
$scope module highnum1 $end
$var wire 8 # d [7:0] $end
$var wire 4 $ s [3:0] $end
$var reg 4 % mid [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b10 !
b10 $
b10 %
b100100 "
b100100 #
#20000
b10 !
b10 $
b10 %
b10000001 "
b10000001 #
#30000
b10 !
b10 $
b10 %
b1001 "
b1001 #
#40000
b100 !
b100 $
b100 %
b1100011 "
b1100011 #
#50000
b11 !
b11 $
b11 %
b1101 "
b1101 #
#60000
b100 !
b100 $
b100 %
b10001101 "
b10001101 #
#70000
b100 !
b100 $
b100 %
b1100101 "
b1100101 #
#80000
b10 !
b10 $
b10 %
b10010 "
b10010 #
#90000
b1 !
b1 $
b1 %
b1 "
b1 #
#100000
b11 !
b11 $
b11 %
b1101 "
b1101 #
#110000
b101 !
b101 $
b101 %
b1110110 "
b1110110 #
#120000
b101 !
b101 $
b101 %
b111101 "
b111101 #
#130000
b110 !
b110 $
b110 %
b11101101 "
b11101101 #
#140000
b11 !
b11 $
b11 %
b10001100 "
b10001100 #
#150000
b110 !
b110 $
b110 %
b11111001 "
b11111001 #
#160000
b100 !
b100 $
b100 %
b11000110 "
b11000110 #
