<def f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6112' ll='6123' macro='1' type='unsigned int encodeBitmaskPerm(const unsigned int AndMask, const unsigned int OrMask, const unsigned int XorMask)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6198' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser21parseSwizzleBroadcastERl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6222' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser19parseSwizzleReverseERl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6244' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser16parseSwizzleSwapERl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6291' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23parseSwizzleBitmaskPermERl'/>
