library ieee;
use ieee.std_logic_1164.all;
entity dff_1 is
port(
clk: in std_logic;
d: in std_logic;
q: out std_logic
);
end dff_1;
architecture arch of dff_1 is
begin
process(clk)
begin
if (clk'event and clk='1') then
-- if rising_edge(clk) then
q <= d;
end if;
end process;
end arch;