{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:52:03 2015 " "Info: Processing started: Sun Apr 12 14:52:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comparator:u2\|pwm3 " "Warning: Node \"comparator:u2\|pwm3\" is a latch" {  } { { "comparator.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/comparator.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "test_clk_div " "Info: Detected ripple clock \"test_clk_div\" as buffer" {  } { { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'pll:u0\|altpll:altpll_component\|_clk0' 199 " "Warning: Can't achieve timing requirement Clock Setup: 'pll:u0\|altpll:altpll_component\|_clk0' along 199 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk memory dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\] -3.305 ns " "Info: Slack time is -3.305 ns for clock \"clk\" between source memory \"dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.499 ns + Largest memory register " "Info: + Largest memory to register requirement is 4.499 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.243 ns + " "Info: + Setup relationship between source and destination is 2.243 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.757 ns " "Info: - Launch edge is 1.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:u0\|altpll:altpll_component\|_clk0 4.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pll:u0\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.476 ns + Largest " "Info: + Largest clock skew is 2.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.906 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns test_clk_div 2 REG LCFF_X1_Y6_N29 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'test_clk_div'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk test_clk_div } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns test_clk_div~clkctrl 3 COMB CLKCTRL_G1 408 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G1; Fanout = 408; COMB Node = 'test_clk_div~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { test_clk_div test_clk_div~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 4.906 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\] 4 REG LCFF_X12_Y9_N5 3 " "Info: 4: + IC(0.834 ns) + CELL(0.666 ns) = 4.906 ns; Loc. = LCFF_X12_Y9_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.77 % ) " "Info: Total cell delay = 2.736 ns ( 55.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 44.23 % ) " "Info: Total interconnect delay = 2.170 ns ( 44.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 source 2.430 ns - Longest memory " "Info: - Longest clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to source memory is 2.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:u0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:u0\|altpll:altpll_component\|_clk0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll:u0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 164 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 164; COMB Node = 'pll:u0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.835 ns) 2.430 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9 3 MEM M4K_X11_Y8 2 " "Info: 3: + IC(0.758 ns) + CELL(0.835 ns) = 2.430 ns; Loc. = M4K_X11_Y8; Fanout = 2; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 34.36 % ) " "Info: Total cell delay = 0.835 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.595 ns ( 65.64 % ) " "Info: Total interconnect delay = 1.595 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.804 ns - Longest memory register " "Info: - Longest memory to register delay is 7.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9 1 MEM M4K_X11_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 2; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y8 4 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y8; Fanout = 4; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.596 ns) 5.819 ns comparator:u2\|LessThan0~1 3 COMB LCCOMB_X12_Y9_N12 1 " "Info: 3: + IC(1.462 ns) + CELL(0.596 ns) = 5.819 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.009 ns comparator:u2\|LessThan0~3 4 COMB LCCOMB_X12_Y9_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 6.009 ns; Loc. = LCCOMB_X12_Y9_N14; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.095 ns comparator:u2\|LessThan0~5 5 COMB LCCOMB_X12_Y9_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 6.095 ns; Loc. = LCCOMB_X12_Y9_N16; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.181 ns comparator:u2\|LessThan0~7 6 COMB LCCOMB_X12_Y9_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 6.181 ns; Loc. = LCCOMB_X12_Y9_N18; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.267 ns comparator:u2\|LessThan0~9 7 COMB LCCOMB_X12_Y9_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.267 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.353 ns comparator:u2\|LessThan0~11 8 COMB LCCOMB_X12_Y9_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.353 ns; Loc. = LCCOMB_X12_Y9_N22; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.439 ns comparator:u2\|LessThan0~13 9 COMB LCCOMB_X12_Y9_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.439 ns; Loc. = LCCOMB_X12_Y9_N24; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.525 ns comparator:u2\|LessThan0~15 10 COMB LCCOMB_X12_Y9_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.525 ns; Loc. = LCCOMB_X12_Y9_N26; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.611 ns comparator:u2\|LessThan0~17 11 COMB LCCOMB_X12_Y9_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.611 ns; Loc. = LCCOMB_X12_Y9_N28; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~17'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.117 ns comparator:u2\|LessThan0~18 12 COMB LCCOMB_X12_Y9_N30 4 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 7.117 ns; Loc. = LCCOMB_X12_Y9_N30; Fanout = 4; COMB Node = 'comparator:u2\|LessThan0~18'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 7.696 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]~feeder 13 COMB LCCOMB_X12_Y9_N4 1 " "Info: 13: + IC(0.373 ns) + CELL(0.206 ns) = 7.696 ns; Loc. = LCCOMB_X12_Y9_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]~feeder'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { comparator:u2|LessThan0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.804 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\] 14 REG LCFF_X12_Y9_N5 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 7.804 ns; Loc. = LCFF_X12_Y9_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.969 ns ( 76.49 % ) " "Info: Total cell delay = 5.969 ns ( 76.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 23.51 % ) " "Info: Total interconnect delay = 1.835 ns ( 23.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.804 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.804 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] {} comparator:u2|LessThan0~1 {} comparator:u2|LessThan0~3 {} comparator:u2|LessThan0~5 {} comparator:u2|LessThan0~7 {} comparator:u2|LessThan0~9 {} comparator:u2|LessThan0~11 {} comparator:u2|LessThan0~13 {} comparator:u2|LessThan0~15 {} comparator:u2|LessThan0~17 {} comparator:u2|LessThan0~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 1.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.373ns 0.000ns } { 0.000ns 3.761ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.804 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.804 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9 {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] {} comparator:u2|LessThan0~1 {} comparator:u2|LessThan0~3 {} comparator:u2|LessThan0~5 {} comparator:u2|LessThan0~7 {} comparator:u2|LessThan0~9 {} comparator:u2|LessThan0~11 {} comparator:u2|LessThan0~13 {} comparator:u2|LessThan0~15 {} comparator:u2|LessThan0~17 {} comparator:u2|LessThan0~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] {} } { 0.000ns 0.000ns 1.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.373ns 0.000ns } { 0.000ns 3.761ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk' 468 " "Warning: Can't achieve timing requirement Clock Setup: 'clk' along 468 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|virtual_ir_scan_reg register sld_hub:sld_hub_inst\|tdo 53.82 MHz 18.58 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 53.82 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 18.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.029 ns + Longest register register " "Info: + Longest register to register delay is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LCFF_X10_Y7_N17 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.537 ns) 2.184 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2 2 COMB LCCOMB_X14_Y6_N0 5 " "Info: 2: + IC(1.647 ns) + CELL(0.537 ns) = 2.184 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 901 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 3.447 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1 3 COMB LCCOMB_X17_Y6_N14 18 " "Info: 3: + IC(1.057 ns) + CELL(0.206 ns) = 3.447 ns; Loc. = LCCOMB_X17_Y6_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.615 ns) 5.192 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 4 COMB LCCOMB_X17_Y7_N12 1 " "Info: 4: + IC(1.130 ns) + CELL(0.615 ns) = 5.192 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.651 ns) 6.226 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 5 COMB LCCOMB_X17_Y7_N10 1 " "Info: 5: + IC(0.383 ns) + CELL(0.651 ns) = 6.226 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.650 ns) 7.930 ns sld_hub:sld_hub_inst\|tdo~9 6 COMB LCCOMB_X15_Y7_N14 1 " "Info: 6: + IC(1.054 ns) + CELL(0.650 ns) = 7.930 ns; Loc. = LCCOMB_X15_Y7_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.615 ns) 8.921 ns sld_hub:sld_hub_inst\|tdo~10 7 COMB LCCOMB_X15_Y7_N28 1 " "Info: 7: + IC(0.376 ns) + CELL(0.615 ns) = 8.921 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.029 ns sld_hub:sld_hub_inst\|tdo 8 REG LCFF_X15_Y7_N29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 9.029 ns; Loc. = LCFF_X15_Y7_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 37.46 % ) " "Info: Total cell delay = 3.382 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 62.54 % ) " "Info: Total interconnect delay = 5.647 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.647ns 1.057ns 1.130ns 0.383ns 1.054ns 0.376ns 0.000ns } { 0.000ns 0.537ns 0.206ns 0.615ns 0.651ns 0.650ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.292 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 463 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.666 ns) 5.292 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X15_Y7_N29 2 " "Info: 3: + IC(0.814 ns) + CELL(0.666 ns) = 5.292 ns; Loc. = LCFF_X15_Y7_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.59 % ) " "Info: Total cell delay = 0.666 ns ( 12.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 87.41 % ) " "Info: Total interconnect delay = 4.626 ns ( 87.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.814ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.289 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 463 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 5.289 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 3 REG LCFF_X10_Y7_N17 27 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 5.289 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.59 % ) " "Info: Total cell delay = 0.666 ns ( 12.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.623 ns ( 87.41 % ) " "Info: Total interconnect delay = 4.623 ns ( 87.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.811ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.814ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.811ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.647ns 1.057ns 1.130ns 0.383ns 1.054ns 0.376ns 0.000ns } { 0.000ns 0.537ns 0.206ns 0.615ns 0.651ns 0.650ns 0.615ns 0.108ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.814ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.811ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTDB_CLOCK_REQ_RESTRICTED" "pll:u0\|altpll:altpll_component\|_clk0 6.134 ns " "Warning: Clock period specified in clock requirement for clock \"pll:u0\|altpll:altpll_component\|_clk0\" must be greater than or equal to the I/O edge rate limit of 6.134 ns in the currently selected device" {  } { { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Clock period specified in clock requirement for clock \"%1!s!\" must be greater than or equal to the I/O edge rate limit of %2!s! in the currently selected device" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 register dds:u1\|register_32bus:u10\|data_32out\[1\] register dds:u1\|register_32bus:u10\|data_32out\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll:u0\|altpll:altpll_component\|_clk0\" between source register \"dds:u1\|register_32bus:u10\|data_32out\[1\]\" and destination register \"dds:u1\|register_32bus:u10\|data_32out\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds:u1\|register_32bus:u10\|data_32out\[1\] 1 REG LCFF_X12_Y12_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 4; REG Node = 'dds:u1\|register_32bus:u10\|data_32out\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns dds:u1\|register_32bus:u10\|data_32out\[1\]~90 2 COMB LCCOMB_X12_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y12_N0; Fanout = 1; COMB Node = 'dds:u1\|register_32bus:u10\|data_32out\[1\]~90'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { dds:u1|register_32bus:u10|data_32out[1] dds:u1|register_32bus:u10|data_32out[1]~90 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns dds:u1\|register_32bus:u10\|data_32out\[1\] 3 REG LCFF_X12_Y12_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 4; REG Node = 'dds:u1\|register_32bus:u10\|data_32out\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dds:u1|register_32bus:u10|data_32out[1]~90 dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { dds:u1|register_32bus:u10|data_32out[1] dds:u1|register_32bus:u10|data_32out[1]~90 dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { dds:u1|register_32bus:u10|data_32out[1] {} dds:u1|register_32bus:u10|data_32out[1]~90 {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:u0\|altpll:altpll_component\|_clk0 4.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pll:u0\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:u0\|altpll:altpll_component\|_clk0 4.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pll:u0\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 destination 2.359 ns + Longest register " "Info: + Longest clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to destination register is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:u0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:u0\|altpll:altpll_component\|_clk0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll:u0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 164 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 164; COMB Node = 'pll:u0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 2.359 ns dds:u1\|register_32bus:u10\|data_32out\[1\] 3 REG LCFF_X12_Y12_N1 4 " "Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 4; REG Node = 'dds:u1\|register_32bus:u10\|data_32out\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.23 % ) " "Info: Total cell delay = 0.666 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.693 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.693 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.837ns 0.856ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 source 2.359 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to source register is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:u0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:u0\|altpll:altpll_component\|_clk0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll:u0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 164 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 164; COMB Node = 'pll:u0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 2.359 ns dds:u1\|register_32bus:u10\|data_32out\[1\] 3 REG LCFF_X12_Y12_N1 4 " "Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 4; REG Node = 'dds:u1\|register_32bus:u10\|data_32out\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.23 % ) " "Info: Total cell delay = 0.666 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.693 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.693 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.837ns 0.856ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.837ns 0.856ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register_32bus.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.837ns 0.856ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { dds:u1|register_32bus:u10|data_32out[1] dds:u1|register_32bus:u10|data_32out[1]~90 dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { dds:u1|register_32bus:u10|data_32out[1] {} dds:u1|register_32bus:u10|data_32out[1]~90 {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|register_32bus:u10|data_32out[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|register_32bus:u10|data_32out[1] {} } { 0.000ns 0.837ns 0.856ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X13_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X13_Y8_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y8_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X13_Y8_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.901 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns test_clk_div 2 REG LCFF_X1_Y6_N29 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'test_clk_div'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk test_clk_div } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns test_clk_div~clkctrl 3 COMB CLKCTRL_G1 408 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G1; Fanout = 408; COMB Node = 'test_clk_div~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { test_clk_div test_clk_div~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 4.901 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 4 REG LCFF_X13_Y8_N5 2 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 4.901 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.83 % ) " "Info: Total cell delay = 2.736 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 44.17 % ) " "Info: Total interconnect delay = 2.165 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.901 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.901 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns test_clk_div 2 REG LCFF_X1_Y6_N29 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'test_clk_div'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk test_clk_div } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns test_clk_div~clkctrl 3 COMB CLKCTRL_G1 408 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G1; Fanout = 408; COMB Node = 'test_clk_div~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { test_clk_div test_clk_div~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 4.901 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 4 REG LCFF_X13_Y8_N5 2 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 4.901 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.83 % ) " "Info: Total cell delay = 2.736 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 44.17 % ) " "Info: Total interconnect delay = 2.165 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.901 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.901 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.901 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { clk test_clk_div test_clk_div~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.901 ns" { clk {} clk~combout {} test_clk_div {} test_clk_div~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.923 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.923 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.263 ns + Longest pin register " "Info: + Longest pin to register delay is 8.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(0.366 ns) 3.305 ns sld_hub:sld_hub_inst\|irf_proc~2 2 COMB LCCOMB_X18_Y7_N28 4 " "Info: 2: + IC(2.939 ns) + CELL(0.366 ns) = 3.305 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.624 ns) 5.409 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[6\]~107 3 COMB LCCOMB_X14_Y6_N22 1 " "Info: 3: + IC(1.480 ns) + CELL(0.624 ns) = 5.409 ns; Loc. = LCCOMB_X14_Y6_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[6\]~107'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.580 ns) 6.354 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\]~108 4 COMB LCCOMB_X14_Y6_N24 8 " "Info: 4: + IC(0.365 ns) + CELL(0.580 ns) = 6.354 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 8; COMB Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\]~108'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.855 ns) 8.263 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\] 5 REG LCFF_X12_Y6_N29 1 " "Info: 5: + IC(1.054 ns) + CELL(0.855 ns) = 8.263 ns; Loc. = LCFF_X12_Y6_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.425 ns ( 29.35 % ) " "Info: Total cell delay = 2.425 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.838 ns ( 70.65 % ) " "Info: Total interconnect delay = 5.838 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.263 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.263 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][2] {} } { 0.000ns 2.939ns 1.480ns 0.365ns 1.054ns } { 0.000ns 0.366ns 0.624ns 0.580ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 463 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 5.300 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\] 3 REG LCFF_X12_Y6_N29 1 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 5.300 ns; Loc. = LCFF_X12_Y6_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.57 % ) " "Info: Total cell delay = 0.666 ns ( 12.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.634 ns ( 87.43 % ) " "Info: Total interconnect delay = 4.634 ns ( 87.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[2][2] {} } { 0.000ns 3.812ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.263 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.263 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][6]~107 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~108 {} sld_hub:sld_hub_inst|shadow_irf_reg[2][2] {} } { 0.000ns 2.939ns 1.480ns 0.365ns 1.054ns } { 0.000ns 0.366ns 0.624ns 0.580ns 0.855ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[2][2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[2][2] {} } { 0.000ns 3.812ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out2 dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 13.194 ns memory " "Info: tco from clock \"clk\" to destination pin \"pwm_out2\" through memory \"dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.194 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:u0\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:u0\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 7 -1 0 } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 source 2.430 ns + Longest memory " "Info: + Longest clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to source memory is 2.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:u0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:u0\|altpll:altpll_component\|_clk0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll:u0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 164 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 164; COMB Node = 'pll:u0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.835 ns) 2.430 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y8 2 " "Info: 3: + IC(0.758 ns) + CELL(0.835 ns) = 2.430 ns; Loc. = M4K_X11_Y8; Fanout = 2; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 34.36 % ) " "Info: Total cell delay = 0.835 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.595 ns ( 65.64 % ) " "Info: Total interconnect delay = 1.595 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.747 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 2; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y8 4 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y8; Fanout = 4; MEM Node = 'dds:u1\|tri_rom:u11\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.596 ns) 5.819 ns comparator:u2\|LessThan0~1 3 COMB LCCOMB_X12_Y9_N12 1 " "Info: 3: + IC(1.462 ns) + CELL(0.596 ns) = 5.819 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.009 ns comparator:u2\|LessThan0~3 4 COMB LCCOMB_X12_Y9_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 6.009 ns; Loc. = LCCOMB_X12_Y9_N14; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.095 ns comparator:u2\|LessThan0~5 5 COMB LCCOMB_X12_Y9_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 6.095 ns; Loc. = LCCOMB_X12_Y9_N16; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.181 ns comparator:u2\|LessThan0~7 6 COMB LCCOMB_X12_Y9_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 6.181 ns; Loc. = LCCOMB_X12_Y9_N18; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.267 ns comparator:u2\|LessThan0~9 7 COMB LCCOMB_X12_Y9_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.267 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.353 ns comparator:u2\|LessThan0~11 8 COMB LCCOMB_X12_Y9_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.353 ns; Loc. = LCCOMB_X12_Y9_N22; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.439 ns comparator:u2\|LessThan0~13 9 COMB LCCOMB_X12_Y9_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.439 ns; Loc. = LCCOMB_X12_Y9_N24; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.525 ns comparator:u2\|LessThan0~15 10 COMB LCCOMB_X12_Y9_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.525 ns; Loc. = LCCOMB_X12_Y9_N26; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.611 ns comparator:u2\|LessThan0~17 11 COMB LCCOMB_X12_Y9_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.611 ns; Loc. = LCCOMB_X12_Y9_N28; Fanout = 1; COMB Node = 'comparator:u2\|LessThan0~17'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.117 ns comparator:u2\|LessThan0~18 12 COMB LCCOMB_X12_Y9_N30 4 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 7.117 ns; Loc. = LCCOMB_X12_Y9_N30; Fanout = 4; COMB Node = 'comparator:u2\|LessThan0~18'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1630 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(3.246 ns) 12.747 ns pwm_out2 13 PIN PIN_142 0 " "Info: 13: + IC(2.384 ns) + CELL(3.246 ns) = 12.747 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'pwm_out2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { comparator:u2|LessThan0~18 pwm_out2 } "NODE_NAME" } } { "PWM.vhd" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.901 ns ( 69.83 % ) " "Info: Total cell delay = 8.901 ns ( 69.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns ( 30.17 % ) " "Info: Total interconnect delay = 3.846 ns ( 30.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.747 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 pwm_out2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.747 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] {} comparator:u2|LessThan0~1 {} comparator:u2|LessThan0~3 {} comparator:u2|LessThan0~5 {} comparator:u2|LessThan0~7 {} comparator:u2|LessThan0~9 {} comparator:u2|LessThan0~11 {} comparator:u2|LessThan0~13 {} comparator:u2|LessThan0~15 {} comparator:u2|LessThan0~17 {} comparator:u2|LessThan0~18 {} pwm_out2 {} } { 0.000ns 0.000ns 1.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.384ns } { 0.000ns 3.761ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 pll:u0|altpll:altpll_component|_clk0~clkctrl dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { pll:u0|altpll:altpll_component|_clk0 {} pll:u0|altpll:altpll_component|_clk0~clkctrl {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.837ns 0.758ns } { 0.000ns 0.000ns 0.835ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.747 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] comparator:u2|LessThan0~1 comparator:u2|LessThan0~3 comparator:u2|LessThan0~5 comparator:u2|LessThan0~7 comparator:u2|LessThan0~9 comparator:u2|LessThan0~11 comparator:u2|LessThan0~13 comparator:u2|LessThan0~15 comparator:u2|LessThan0~17 comparator:u2|LessThan0~18 pwm_out2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.747 ns" { dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[0] {} comparator:u2|LessThan0~1 {} comparator:u2|LessThan0~3 {} comparator:u2|LessThan0~5 {} comparator:u2|LessThan0~7 {} comparator:u2|LessThan0~9 {} comparator:u2|LessThan0~11 {} comparator:u2|LessThan0~13 {} comparator:u2|LessThan0~15 {} comparator:u2|LessThan0~17 {} comparator:u2|LessThan0~18 {} pwm_out2 {} } { 0.000ns 0.000ns 1.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.384ns } { 0.000ns 3.761ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.124 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.289 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 463 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 5.289 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X10_Y7_N3 2 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 5.289 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.59 % ) " "Info: Total cell delay = 0.666 ns ( 12.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.623 ns ( 87.41 % ) " "Info: Total interconnect delay = 4.623 ns ( 87.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.812ns 0.811ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.471 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 14; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.206 ns) 2.363 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X10_Y7_N2 1 " "Info: 2: + IC(2.157 ns) + CELL(0.206 ns) = 2.363 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.471 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X10_Y7_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.471 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 12.71 % ) " "Info: Total cell delay = 0.314 ns ( 12.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.157 ns ( 87.29 % ) " "Info: Total interconnect delay = 2.157 ns ( 87.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.157ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.812ns 0.811ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.157ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (High) 92 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 92 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (Low) 92 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 92 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0 -1.067 ns " "Info: Minimum pulse width minimum slack time is -1.067 ns between clock \"pll:u0\|altpll:altpll_component\|_clk0\" and destination register \"comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted pll:u0\|altpll:altpll_component\|_clk0 high 2.000 ns + " "Info: + non-inverted clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to destination has high pulse width of 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:u0\|altpll:altpll_component\|_clk0 4.000 ns -2.243 ns non-inverted 50 " "Info: Clock period of Source clock \"pll:u0\|altpll:altpll_component\|_clk0\" is 4.000 ns with non-inverted offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pll:u0|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0 high 3.067 ns - " "Info: - Register \"comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0\" has a high minimum pulse width requirement of 3.067 ns" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_0981.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_0981.tdf" 38 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pll:u0|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 {} } { 0.000ns } { 0.109ns } "" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_0981.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_0981.tdf" 38 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "pll:u0\|altpll:altpll_component\|_clk0 comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0 -1.067 ns " "Info: Minimum pulse width minimum slack time is -1.067 ns between clock \"pll:u0\|altpll:altpll_component\|_clk0\" and destination register \"comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted pll:u0\|altpll:altpll_component\|_clk0 low 2.000 ns + " "Info: + non-inverted clock path from clock \"pll:u0\|altpll:altpll_component\|_clk0\" to destination has low pulse width of 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:u0\|altpll:altpll_component\|_clk0 4.000 ns -2.243 ns non-inverted 50 " "Info: Clock period of Source clock \"pll:u0\|altpll:altpll_component\|_clk0\" is 4.000 ns with non-inverted offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pll:u0|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0 low 3.067 ns - " "Info: - Register \"comparator:u2\|altshift_taps:sin_data_temp_rtl_0\|shift_taps_l1m:auto_generated\|altsyncram_0981:altsyncram2\|ram_block3a0\" has a low minimum pulse width requirement of 3.067 ns" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_0981.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_0981.tdf" 38 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:u0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pll:u0|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0 {} } { 0.000ns } { 0.109ns } "" } } { "altpll.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_0981.tdf" "" { Text "G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_0981.tdf" 38 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:52:06 2015 " "Info: Processing ended: Sun Apr 12 14:52:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
