{"vcs1":{"timestamp_begin":1682282454.228614552, "rt":0.88, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682282455.172583888, "rt":1.19, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682282456.418588704, "rt":1.87, "ut":0.07, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682282453.941922876}
{"VCS_COMP_START_TIME": 1682282453.941922876}
{"VCS_COMP_END_TIME": 1682282459.047875535}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340792}}
{"stitch_vcselab": {"peak_mem": 238988}}
