$date
	Mon May 17 21:58:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Control_add_test $end
$var wire 1 ! ldp $end
$var wire 1 " ldb $end
$var wire 1 # lda $end
$var wire 1 $ eqz $end
$var wire 1 % done $end
$var wire 1 & decb $end
$var wire 1 ' clrp $end
$var reg 1 ( clk $end
$var reg 16 ) data_in [15:0] $end
$var reg 1 * start $end
$scope module C $end
$var wire 1 ( clk $end
$var wire 1 * start $end
$var wire 1 $ eqz $end
$var reg 1 ' clrp $end
$var reg 1 & decb $end
$var reg 1 % done $end
$var reg 1 # lda $end
$var reg 1 " ldb $end
$var reg 1 ! ldp $end
$var reg 3 + state [2:0] $end
$upscope $end
$scope module DP $end
$var wire 16 , Bus [15:0] $end
$var wire 1 ( clk $end
$var wire 1 ' clrp $end
$var wire 16 - data_in [15:0] $end
$var wire 1 & decb $end
$var wire 1 # lda $end
$var wire 1 " ldb $end
$var wire 1 ! ldp $end
$var wire 1 $ eqz $end
$var wire 16 . Z [15:0] $end
$var wire 16 / Y [15:0] $end
$var wire 16 0 X [15:0] $end
$var wire 16 1 Bout [15:0] $end
$scope module A $end
$var wire 1 ( clk $end
$var wire 16 2 din [15:0] $end
$var wire 1 # ld $end
$var reg 16 3 dout [15:0] $end
$upscope $end
$scope module B $end
$var wire 1 ( clk $end
$var wire 1 ' clr $end
$var wire 1 ! ld $end
$var wire 16 4 din [15:0] $end
$var reg 16 5 dout [15:0] $end
$upscope $end
$scope module C $end
$var wire 16 6 in1 [15:0] $end
$var wire 16 7 in2 [15:0] $end
$var reg 16 8 out [15:0] $end
$upscope $end
$scope module D $end
$var wire 1 ( clk $end
$var wire 1 & dec $end
$var wire 16 9 din [15:0] $end
$var wire 1 " ld $end
$var reg 16 : dout [15:0] $end
$upscope $end
$scope module E $end
$var wire 16 ; din [15:0] $end
$var wire 1 $ e $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
bx )
0(
x'
x&
x%
x$
x#
x"
x!
$end
#3
1*
#5
b0 +
1(
#6
0%
0&
0'
0!
0"
0#
#10
0(
#15
b1 +
1(
#16
1#
#17
b10001 ,
b10001 2
b10001 9
b10001 )
b10001 -
#20
0(
#25
b10001 0
b10001 3
b10001 6
b10 +
1(
#26
1'
1"
0#
#27
b101 ,
b101 2
b101 9
b101 )
b101 -
#30
0(
#35
b10001 .
b10001 4
b10001 8
b11 +
0$
b101 1
b101 :
b101 ;
b0 /
b0 5
b0 7
1(
#36
1&
0'
1!
0"
#40
0(
#45
b100010 .
b100010 4
b100010 8
b10001 /
b10001 5
b10001 7
b100 1
b100 :
b100 ;
1(
#50
0(
#55
b110011 .
b110011 4
b110011 8
b11 1
b11 :
b11 ;
b100010 /
b100010 5
b100010 7
1(
#60
0(
#65
b1000100 .
b1000100 4
b1000100 8
b110011 /
b110011 5
b110011 7
b10 1
b10 :
b10 ;
1(
#70
0(
#75
b1010101 .
b1010101 4
b1010101 8
b1 1
b1 :
b1 ;
b1000100 /
b1000100 5
b1000100 7
1(
#80
0(
#85
b1100110 .
b1100110 4
b1100110 8
b1010101 /
b1010101 5
b1010101 7
1$
b0 1
b0 :
b0 ;
1(
#87
b100 +
#88
0&
0!
1%
#90
0(
#95
1(
#100
0(
#105
1(
#110
0(
#115
1(
#120
0(
#125
1(
#130
0(
#135
1(
#140
0(
#145
1(
#150
0(
#155
1(
#160
0(
#165
1(
#170
0(
#175
1(
#180
0(
#185
1(
#190
0(
#195
1(
#200
0(
#205
1(
#210
0(
#215
1(
#220
0(
#225
1(
#230
0(
#235
1(
#240
0(
#245
1(
#250
0(
#255
1(
#260
0(
#265
1(
#270
0(
#275
1(
#280
0(
#285
1(
#290
0(
#295
1(
#300
0(
#305
1(
#310
0(
#315
1(
#320
0(
#325
1(
#330
0(
#335
1(
#340
0(
#345
1(
#350
0(
#355
1(
#360
0(
#365
1(
#370
0(
#375
1(
#380
0(
#385
1(
#390
0(
#395
1(
#400
0(
#405
1(
#410
0(
#415
1(
#420
0(
#425
1(
#430
0(
#435
1(
#440
0(
#445
1(
#450
0(
#455
1(
#460
0(
#465
1(
#470
0(
#475
1(
#480
0(
#485
1(
#490
0(
#495
1(
#500
0(
#503
