// Seed: 716209553
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2
);
  assign id_0 = -1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    output tri id_13,
    output uwire id_14,
    input tri0 id_15,
    output tri0 id_16,
    input wor id_17,
    output tri0 id_18,
    output tri1 id_19,
    output wor id_20,
    input tri0 id_21,
    input wire id_22
);
  logic id_24;
  parameter integer id_25 = -1'b0 * -1'b0 + (-1);
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
