{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424738667899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424738667899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 21:44:27 2015 " "Processing started: Mon Feb 23 21:44:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424738667899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424738667899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste_ts232 -c teste_ts232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste_ts232 -c teste_ts232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424738667900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424738668732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transceiver " "Found entity 1: uart_transceiver" {  } { { "uart_transceiver.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/uart_transceiver.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424738668894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424738668898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 5 5 " "Found 5 design units, including 5 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialGPIO " "Found entity 1: serialGPIO" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_transmitter " "Found entity 2: async_transmitter" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""} { "Info" "ISGN_ENTITY_NAME" "3 async_receiver " "Found entity 3: async_receiver" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""} { "Info" "ISGN_ENTITY_NAME" "4 ASSERTION_ERROR " "Found entity 4: ASSERTION_ERROR" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""} { "Info" "ISGN_ENTITY_NAME" "5 BaudTickGen " "Found entity 5: BaudTickGen" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424738668903 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "teste_ts232.v(39) " "Verilog HDL Module Instantiation warning at teste_ts232.v(39): ignored dangling comma in List of Port Connections" {  } { { "teste_ts232.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/teste_ts232.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1424738668907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_ts232.v 1 1 " "Found 1 design units, including 1 entities, in source file teste_ts232.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_ts232 " "Found entity 1: teste_ts232" {  } { { "teste_ts232.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/teste_ts232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424738668908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424738668908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RxD_data_ready async.v(24) " "Verilog HDL Implicit Net warning at async.v(24): created implicit net for \"RxD_data_ready\"" {  } { { "async.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/async.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424738668908 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart uart.v(71) " "Verilog HDL Parameter Declaration warning at uart.v(71): Parameter Declaration in module \"uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/uart.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1424738668910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste_ts232 " "Elaborating entity \"teste_ts232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424738669001 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] teste_ts232.v(5) " "Output port \"LEDR\[17..8\]\" at teste_ts232.v(5) has no driver" {  } { { "teste_ts232.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/teste_ts232.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424738669004 "|teste_ts232"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rx_data_is_ready teste_ts232.v(39) " "Can't resolve multiple constant drivers for net \"rx_data_is_ready\" at teste_ts232.v(39)" {  } { { "teste_ts232.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/teste_ts232.v" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424738669004 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "teste_ts232.v(12) " "Constant driver at teste_ts232.v(12)" {  } { { "teste_ts232.v" "" { Text "C:/altera/14.0/quartus/bin64/teste_rs232/teste_ts232.v" 12 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1424738669004 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1424738669005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424738669155 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 23 21:44:29 2015 " "Processing ended: Mon Feb 23 21:44:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424738669155 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424738669155 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424738669155 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424738669155 ""}
