0x00000000 "PMU200: /\/ Exporting 2D eyes\n"
0x00010000 "PMU200: /\/ Exporting Channel A\n"
0x00020000 "PMU200: /\/ Exporting Channel B\n"
0x00030000 "PMU200: /\/ Exporting RX eyes\n"
0x00040000 "DfeMode = RxDfe0Static; b000\n"
0x00050000 "DfeMode = RxDfe1Static; b001\n"
0x00060000 "DfeMode = RxDfePerRankStatic; b01x\n"
0x00070000 "DfeMode = RxDfeHistoryOn; b10x\n"
0x00080001 "PMU: ERROR: Bad dfeMode: 0x%2x\n"
0x00090000 "PMU200: /\/ Exporting TX eyes\n"
0x000a0005 "num_of_ranks = %d,\nDfeMode = %d,\ndbyte_start = %d,\ndbyte_end = %d,\nlaneMask = 0x%03x,\n"
0x000b0008 "messgBlock->RX2D_Delay_Weight = %d,\nmessgBlock->RX2D_Voltage_Weight = %d,\nmessgBlock->TX2D_Delay_Weight = %d,\n""messgBlock->TX2D_Voltage_Weight = %d,\nmessgBlock->CsPresentChA = %d,\nmessgBlock->CsPresentChB = %d,\n""#define MAX_DBYTES %d\n#define MAX_DBYTES %d\ntwoD_Eye_t_lp54 eye[2][2][MAX_DBYTES][MAX_LANES] = {\n"
0x000c0004 "[%d][%d][%d][%d] = {\n\t\t{ /\/ data:\n"
0x000d0003 "\t\t\t{%4d,%4d}, /\/ %d\n"
0x000e0003 "\t\t}, /\/ end data\n/\/ center\n\t\t{\n\t\t.anchorDelay = %d,\n\t\t.optimalDelayOffset = %d,\n\t\t.voltage = %d\n\t\t}\n\t}, /\/ end eye\n"
0x000f0000 "};/\/ end eye array\n"
0x00100040 "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x00110000 "PMU4: "
0x00120001 "%3d "
0x00130000 "\n"
0x0014001f "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x00150000 "PMU4: "
0x00160001 "%3d "
0x00170000 "\n"
0x00180005 "PMU4: -- DB%d L%d -- centers: anchor delay = %d, optimal delay offset = %d voltage = %d\n"
0x00190003 "PMU4: -------- 2D Read Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x001a0003 "PMU4: -------- 2D Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x001b0000 "PMU: ***** Assertion Error - terminating *****\n"
0x001c0001 "PMU1: enabled dbytes mask 0x%x \n"
0x001d0004 "PMU1: lp4SetPhyConf: lptr.chADbStart %u, lptr.chADbEnd %u, lptr.chBDbStart %u, lptr.chBDbEnd %u\n"
0x001e0003 "PMU1: lp4SetPhyConf: lptr.CaNDevs[%u][%u] = %u\n"
0x001f0004 "PMU1: lp4X8ModeRank returns %u for chan=%u, csn=%u, messgBlock->X8Mode=0x%x\n"
0x00200005 "PMU1 setDbi Reads Static delay 0x%x, Toggle delay 0x%x, Fast Toggle Delay 0x%x, Delta %d, rxDBI %d \n"
0x00210002 "PMU1: acsm_init: acsm_mode %04x mxrdlat %04x\n"
0x00220000 "PMU1: acsm RUN\n"
0x00230000 "PMU1: acsm RUN RESIDENT SEQUENCE\n"
0x00240000 "PMU: Error: Polling on ACSM done failed to complete in acsm_poll_done()...\n"
0x00250001 "PMU1: AcPipeEn set to %d .\n"
0x00260000 "PMU1: Beginning assert_CKE() \n"
0x00270000 "PMU1: deassert_CKE() \n"
0x00280003 "PMU3: get_cmd_dly max(%d ps, %d memclk) = %d\n"
0x00290004 "PMU3: %u psdly = %u DfiClks, %u memClks = %u DfiClks\n"
0x002a0002 "PMU0: Write CSR 0x%06x 0x%04x\n"
0x002b0002 "PMU0: hwt_init_ppgc_prbs(): Polynomial: %x, Deg: %d\n"
0x002c0003 "PMU1: switch_ck_mode SE_CK %d SE_WDQS %d SE_WCK  %d\n"
0x002d0002 "PMU1: write mr %d with 0x%x \n"
0x002e0000 "PMU1: Programming MR12 for upper mode x8 device\n"
0x002f0001 "PMU3: Written MRS to CS=0x%02x\n"
0x00300000 "PMU3: Entering Boot Freq Mode.\n"
0x00310007 "PMU5: Writing new TxImpedances and Slew rates:\nPMU5: TxImpedanceDIFF0T = 0x%x\nPMU5: TxImpedanceDIFF0C = 0x%x\nPMU5: TxImpedanceSE0 = 0x%x\nPMU5: TxImpedanceSE1 = 0x%x\nPMU5: TxSlewDIFF0C = 0x%x\nPMU5: TxSlewSE0 = 0x%x\nPMU5: TxSlewSE1 = 0x%x\n"
0x00320000 "PMU3: Exiting Boot Freq Mode.\n"
0x00330000 "PMU5: Restoring original TxImpedances and Slew rates:\n"
0x00340003 "PMU1: MR slowmo debug Mo:%d mrVal:0x%x m:%d \n"
0x00350002 "PMU3: Writing MR%d OP=%x\n"
0x00360000 "PMU1: Programming MR12 for upper mode x8 device\n"
0x00370000 "PMU1: dozq in slowmo/n"
0x00380001 "PMU3: Written MRS to CS=0x%02x\n"
0x00390000 "PMU3: Enable Channel A\n"
0x003a0000 "PMU3: Enable Channel B\n"
0x003b0000 "PMU3: Enable All Channels\n"
0x003c0002 "PMU1:save_mr MR: %d val: 0x%x\n"
0x003d0002 "PMU1:restore_mr MR: %d val: 0x%x\n"
0x003e0002 "PMU1:or_mr MR: %d val: 0x%x\n"
0x003f0002 "PMU1:and_mr MR: %d val: 0x%x\n"
0x00400002 "PMU1:set_mr MR: %d val: 0x%x\n"
0x00410004 "PMU1: LP train Ch A Dbyte Start %d - End %d \n LP train Ch B Dbyte Start %d - End %d \n"
0x00420007 "PMU4: Dbyte%d: RxReplicaPathPhase 0: %d, 1: %d, 2: %d, 3: %d, 4: %d RxReplicaLcdlPh1UI %d  \n"
0x00430000 "PMU: Error: Path Phase not found.\n"
0x00440005 "PMU1: phase: %d, phase Difference: %d, phase1ui: %d, phase1ui %d%%: %d \n"
0x00450001 "PMU1: PathPhase*2: %d \n"
0x00460005 "PMU1: phase: %d, phase Difference: %d, phase1ui: %d, phase1ui %d%%: %d \n"
0x00470000 "PMU: Error: Path Phase not found.\n"
0x00480001 "PMU1: lock_rxReplica in Ch A db: %d \n"
0x00490001 "PMU1: lock_rxReplica end of Ch A db: %d \n"
0x004a0001 "PMU1: lock_rxReplica in of Ch b db: %d \n"
0x004b0001 "PMU1: lock_rxReplica All bytes done db: %d \n"
0x004c0001 "PMU1: lock_pll_dll: DEBUG: pllbypass = %d\n"
0x004d0002 "PMU4: SaveLcdlSeed: Saving seed of dx = %x, seed of ac = %x\n"
0x004e0000 "PMU1: in phy_defaults()\n"
0x004f0003 "PMU2: getRankMaxRxen(): channel:%d maxDly 0x%x Tg %d\n"
0x00500003 "DEBUG: trained DFIMRL Rank %x Channel %d MRL %d\n"
0x00510000 "PMU4: Storing frequency change results to ACSM for 2 Pstate case\n"
0x00520002 "PMU4: Storing MR%d mrVal:0x%x\n"
0x00530005 "PMU4: Writing Pstate %d Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00540000 "PMU4: Reading Trained MRS from first pstate\n"
0x00550004 "PMU4: Reading first Pstate Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00560003 "PMU1: populates_acsm_mrw cs%d mrNum%d mrVal 0x%x \n"
0x00570000 "PMU1: populates_acsm_delay\n"
0x00580000 "PMU1: populates_acsm_nop\n"
0x00590002 "PMU1: p commit_acsm_psRam psRamAddr%d, startPtr%d\n"
0x005a0001 "PMU4: Writing current pstate results to PsRam, dccm startAddr 0x%x\n"
0x005b0003 "PMU1: Type %d subtype %d csr 0x%x\n"
0x005c0002 "PMU1: dma_readwrite16(%d,0x%x)\n"
0x005d0006 "PMU4: Storing MR%d mrVal:0x%x for cs %d and Channel %d psRamAddr 0x%x acsmAddr 0x%x\n"
0x005e0004 "PMU4:check mb CSR start 0x%x length %d. MR start 0x%x len %d\n"
0x005f0000 "PMU4: All trained results written to PS SRAM\n"
0x00600002 "PMU1: MR slowmo debug MR%d mrVal:0x%x\n"
0x00610002 "PMU3: Writing MR%d OP=%x\n"
0x00620000 "PMU3: LP5 MR16 is being written\n"
0x00630000 "PMU3: Entering CBT-M2, so insert NOPs\n"
0x00640000 "PMU3: LP4 MR13 is being written\n"
0x00650000 "PMU3: Keeping CKE high\n"
0x00660002 "PMU3: Written MR%u to CS=0x%02x\n"
0x00670003 "PMU1: DVFSC %d WECC %d x8 %d"
0x00680004 "PMU1: WTRCommandSpacing %d total Write Latency %d BLN %d TWTR %d\n"
0x00690004 "PMU1: WTRCommandSpacing %d total Write Latency %d BLN %d TWTR %d\n"
0x006a0000 "PMU200: /\/ Exporting 2D eyes\n"
0x006b0000 "PMU200: /\/ Exporting Channel A\n"
0x006c0000 "PMU200: /\/ Exporting Channel B\n"
0x006d0000 "PMU200: /\/ Exporting RX eyes\n"
0x006e0000 "DfeMode = RxDfe0Static; b000\n"
0x006f0000 "DfeMode = RxDfe1Static; b001\n"
0x00700000 "DfeMode = RxDfePerRankStatic; b01x\n"
0x00710000 "DfeMode = RxDfeHistoryOn; b10x\n"
0x00720001 "PMU: ERROR: Bad dfeMode: 0x%2x\n"
0x00730000 "PMU200: /\/ Exporting TX eyes\n"
0x00740005 "num_of_ranks = %d,\nDfeMode = %d,\ndbyte_start = %d,\ndbyte_end = %d,\nlaneMask = 0x%03x,\n"
0x00750008 "messgBlock->RX2D_Delay_Weight = %d,\nmessgBlock->RX2D_Voltage_Weight = %d,\nmessgBlock->TX2D_Delay_Weight = %d,\n""messgBlock->TX2D_Voltage_Weight = %d,\nmessgBlock->CsPresentChA = %d,\nmessgBlock->CsPresentChB = %d,\n""#define MAX_DBYTES %d\n#define MAX_DBYTES %d\ntwoD_Eye_t_lp54 eye[2][2][MAX_DBYTES][MAX_LANES] = {\n"
0x00760004 "[%d][%d][%d][%d] = {\n\t\t{ /\/ data:\n"
0x00770003 "\t\t\t{%4d,%4d}, /\/ %d\n"
0x00780003 "\t\t}, /\/ end data\n/\/ center\n\t\t{\n\t\t.anchorDelay = %d,\n\t\t.optimalDelayOffset = %d,\n\t\t.voltage = %d\n\t\t}\n\t}, /\/ end eye\n"
0x00790000 "};/\/ end eye array\n"
0x007a0040 "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x007b0000 "PMU4: "
0x007c0001 "%3d "
0x007d0000 "\n"
0x007e001f "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x007f0000 "PMU4: "
0x00800001 "%3d "
0x00810000 "\n"
0x00820005 "PMU4: -- DB%d L%d -- centers: anchor delay = %d, optimal delay offset = %d voltage = %d\n"
0x00830003 "PMU4: -------- 2D Read Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00840003 "PMU4: -------- 2D Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00850000 "PMU3: pmu_2Dtrain()\n"
0x00860000 "PMU4: pmu_2Dtrain() - RX-C EYES\n"
0x00870000 "PMU4: pmu_2Dtrain() -RX-T EYES\n"
0x00880000 "PMU4: pmu_2Dtrain() -TX EYES\n"
0x00890001 "PMU4: pmu_2Dtrain() - COLLECTEYES%d\n"
0x008a0000 "PMU4: pmu_2Dtrain() - EXPORT COLLECTED EYES\n"
0x008b0000 "PMU4: pmu_2Dtrain() - PROCESS EYES\n"
0x008c0000 "PMU4: pmu_2Dtrain() - EXPORT PROCESSED EYES\n"
0x008d0000 "PMU4: pmu_2Dtrain() - WRITING TX TRAINED VALUES\n"
0x008e0000 "PMU4: pmu_2Dtrain() - WRITING RX TRAINED VALUES\n"
0x008f0000 "PMU4: pmu_2Dtrain() - ADJUSTING RX TRAINED VALUES\n"
0x00900002 "PMU4: EYE OPTIMIZATION rx/tx = %d ranks = %d\n"
0x00910004 "PMU6: RX Eye 2D Training [][][%d][%d] ranks = %d, dfeMode = 0x%2x\n"
0x00920001 "PMU: ERROR: Bad dfeMode: 0x%2x\n"
0x00930001 "PMU: ERROR: Bad dfeMode: 0x%2x\n"
0x00940000 "PMU4: (lpddr4) FIND SOME SORT OF OPTIMAL DELAY FOR ALL AND ATTACH TO EACH EYE\n"
0x00950000 "PMU4: (lpddr4) FIND INTERSECTION OF ALL INVOLVED EYES WITH DELAY ALIGNMENT\n"
0x00960000 "PMU4: (lpddr4) FIND BEST VREF FOR SINGLE INTERSECTED EYE\n"
0x00970002 "PMU4: compounded eye center: (%d,%d)\n"
0x00980002 "PMU4: Compounded eye solution: (%d,%d)\n"
0x00990000 "PMU4: (lpddr4) FIND OPTIMAL DELAY FOR EACH EYE GIVEN THE OPTIMAL COMMON VREF\n"
0x009a0005 "PMU4: [%d][%d][%d][%d] optimal delay = %d\n"
0x009b0002 "PMU4: (lpddr5 x16) compound all lanes and high/low dbytes; dbytes:%d lane:%d\n"
0x009c0002 "PMU4: (lpddr5 x16) Find optimal delays given common Vref odd/even dbytes; dbytes:%d lane:%d\n"
0x009d0003 "PMU: Error: Margins are zero. 2D Training Failed cs = %d, dbyte = %d, lane = %d\n"
0x009e0003 "PMU: Four Eye Optimization 2D Training Failed cs = %d, dbyte = %d, lane = %d\n"
0x009f0003 "PMU: 2D Training Failed for Weighted Mean cs = %d, dbyte = %d, lane = %d\n"
0x00a00003 "PMU: Error: 2D Training Failed. eye_optimal_delay_for_vref - cs = %d, dbyte = %d, lane = %d\n"
0x00a10003 "PMU: 2D Training Failed - largest_empty_circle - cs = %d, dbyte = %d, lane = %d\n"
0x00a20003 "PMU: Error: Training Failure: Eye width less than 12/64 - create_search_seeds - cs = %d, dbyte = %d, lane = %d\n"
0x00a30003 "PMU: Error: Training Failure: Eye failure at new offset - adjust_delay_for_eye_collapse - cs = %d, dbyte = %d, lane = %d\n"
0x00a40003 "C->coarse (%d) != T->coarse (%d) numUIs=%d\n"
0x00a50004 "oddCScore=%d, oddTScore=%d, evenCScore=%d, evenTScore=%d\n"
0x00a60005 "PMU3: DEBUG lp4SetCatrVref 1: cs=%d chan=%d mr12=%x vref=%d.%d%%\n"
0x00a70000 "PMU3: Set CA Vref for x8 LP4 device\n"
0x00a80000 "PMU3: Set CA Vref for x16 LP4 device\n"
0x00a90003 "PMU3: DEBUG lp4SetCatrVref 3: mr12 = %x send vref= %x to db=%d\n"
0x00aa0000 "PMU3: Start WCK toggling \n"
0x00ab0000 "PMU3: Stop WCK toggling \n"
0x00ac0000 "PMU3: Pulling down DMI\n"
0x00ad0001 "PMU3: Enable Async mode on DQ[6:0] and write %u on DQ[6:0]\n"
0x00ae0000 "PMU3: Pulling up DMI\n"
0x00af0000 "PMU3: Restore Async modes on DQ[6:0] to get readback data\n"
0x00b00001 "PMU4: CAA%d "
0x00b10001 "%02x"
0x00b20000 "\n"
0x00b30001 "PMU4: CAB%d "
0x00b40001 "%02x"
0x00b50000 "\n"
0x00b60000 "PMU3: CA bitmap in binary format is\n"
0x00b70001 "PMU3: CAA%d "
0x00b80001 "PMU3: CAB%d "
0x00b90001 "%x"
0x00ba0001 "%x"
0x00bb0001 "%x"
0x00bc0001 "%x"
0x00bd0000 " "
0x00be0000 "\n"
0x00bf0000 "In phase : "
0x00c00001 "%x"
0x00c10001 "%x"
0x00c20001 "%x"
0x00c30001 "%x"
0x00c40000 " "
0x00c50000 "\n"
0x00c60000 "PMU3: Loading LP4 CA training pattern sending ACSM sequence\n"
0x00c70001 "PMU3: Writing ACSM sequence @ address %d\n"
0x00c80005 "PMU3: Loading LEFT_EYE_PAT %d, %d, %d, %d @ %d\n"
0x00c90004 "PMU3: Loading IN_PHASE_PAT%d, %d, %d, %d\n"
0x00ca0004 "PMU3: Loading LEFT_EYE_ANTI %d, %d, %d, %d\n"
0x00cb0004 "PMU3: Loading IN_PHASE_ANTI%d, %d, %d, %d\n"
0x00cc0000 "PMU: Unexplained error during loading CA rising edge resident sequence\n"
0x00cd0000 "PMU3: Written all LP4 CA training ACSM sequences, printing addresses\n"
0x00ce0004 "PMU3: ca_acsm_seq_start_addr[%d] = %d      ca_acsm_seq_end_addr[%d] = %d\n"
0x00cf0000 "PMU3: Loading LP5 CA training pattern sending ACSM sequence for "
0x00d00000 "rising edge \n"
0x00d10001 "PMU3: Writing ACSM sequence @ address %d\n"
0x00d20005 "PMU3: Loading LEFT_EYE_PAT %d, %d, %d, %d @ %d\n"
0x00d30004 "PMU3: Loading IN_PHASE_PAT%d, %d, %d, %d\n"
0x00d40004 "PMU3: Loading LEFT_EYE_ANTI %d, %d, %d, %d\n"
0x00d50004 "PMU3: Loading IN_PHASE_ANTI%d, %d, %d, %d\n"
0x00d60000 "PMU: Unexplained error during loading CA rising edge resident sequence\n"
0x00d70000 "falling edge \n"
0x00d80001 "PMU3: Writing ACSM sequence @ address %d\n"
0x00d90004 "PMU3: Loading LEFT_EYE_PAT %d, %d, %d, %d\n"
0x00da0004 "PMU3: Loading IN_PHASE_PAT%d, %d, %d, %d\n"
0x00db0004 "PMU3: Loading LEFT_EYE_ANTI %d, %d, %d, %d\n"
0x00dc0004 "PMU3: Loading IN_PHASE_ANTI%d, %d, %d, %d\n"
0x00dd0000 "PMU: Unexplained error during loading CA falling edge resident sequence\n"
0x00de0000 "PMU3: Written all LP5 CA training ACSM sequences, printing addresses\n"
0x00df0004 "PMU3: ca_acsm_seq_start_addr[%d] = %d      ca_acsm_seq_end_addr[%d] = %d\n"
0x00e00001 "PMU3: Load resident ACSM seq to start WCK toggling at %u\n"
0x00e10001 "PMU3: ACSM seq to start WCK toggles end at %u\n"
0x00e20002 "PMU3: Exit CA training for channel = %u, cs = %u\n"
0x00e30000 "PMU3: LP5 CBT exit: Driving DQ[7] low\n"
0x00e40000 "PMU3: LP5 CBT exit: Pull down dmi[0]\n"
0x00e50000 "PMU3: LP5 CBT exit: Reset WCKEXTENSION\n"
0x00e60000 "PMU3: exitCAtrain_lp5\n"
0x00e70001 "PMU3: Non terminating rank 0x%x CBT entry\n"
0x00e80002 "PMU3: Writing MR%u OP=0x%x\n"
0x00e90002 "PMU3: Configure CS termination for NT rank %u in chan %u\n"
0x00ea0002 "PMU3: Enter LP5 CBT for: channel %u, rank %u\n"
0x00eb0003 "PMU3: csn = %u, t_csn=%u, nt_csn=%u\n"
0x00ec0003 "PMU3: csn = %u, t_csn=%u, nt_csn=%u\n"
0x00ed0000 "PMU3: LP5 CBT enter: Set WCKEXTENSION\n"
0x00ee0003 "PMU3: chan = %d, csn = %d, lptr.CaNDevs[chan][csn] = %d\n"
0x00ef0000 "PMU3: Send MR16 to turn on CA training\n"
0x00f00003 "PMU3: chan = %d, csn = %d, lptr.CaNDevs[chan][csn] = %d\n"
0x00f10001 "PMU3: Writing %u on dq[6:0]\n"
0x00f20002 "PMU3: Exit CA training for channel = %u, cs = %u\n"
0x00f30000 "PMU3: exitCAtrain_lp4\n"
0x00f40002 "PMU3: Disable termination for chan %u, rank %u\n"
0x00f50002 "PMU3: Enter CA train, chan = %u: cs 0x%x\n"
0x00f60003 "PMU3: csn = %u, t_csn=%u, nt_csn=%u\n"
0x00f70002 "Disabling termination for chan %u, rank %u\n"
0x00f80003 "PMU3: csn=%u, t_csn=%u, nt_csn=%u\n"
0x00f90002 "Disabling termination for chan %u, rank %u\n"
0x00fa0001 "PMU3: DEBUG LP4 CBT entry 3: Put dbyte %d in async mode\n"
0x00fb0000 "PMU3: DEBUG LP4 CBT entry: Send MR13 to turn on CA training\n"
0x00fc0003 "PMU3: DEBUG LP4 CBT entry 7: idx = %d vref = %x mr12 = %x \n"
0x00fd0002 "PMU3: CA training phase %d looking for pattern %x\n"
0x00fe0004 "PMU3: loading ca_acsm_seq_start_addr[%d] = %d      ca_acsm_seq_end_addr[%d] = %d\n"
0x00ff0003 "PMU3: db: %u, Swizzled data = 0x%x, deswizzled data = 0x%x\n"
0x01000006 "PMU3: Phase %d patter sent = 0x%x, db:%d CAreadbackA:0x%x Xo:%x result=0x%x\n"
0x01010000 "PMU10:Optimizing vref\n"
0x01020004 "PMU3:mr12:%2x cs:%d chan %d r:%4x\n"
0x01030002 "PMU4: CA Vref bitmap for rank%d chan%d : "
0x01040001 "%d"
0x01050000 "\n"
0x01060005 "PMU3: i:%2d bstr:%2d bsto:%2d st:%d r:%d\n"
0x01070002 "Failed to find sufficient CA Vref Passing Region for CS %d channel %d\n"
0x01080003 "PMU4: StartIdx:%2d EndIdx:%2d Result:%2d\n"
0x01090005 "PMU5: Found %d.%d%% MR12:%x for cs:%d chan %d\n"
0x010a0002 "PMU3: camap[0][%d] = %d   "
0x010b0002 "camap[1][%d] = %d\n"
0x010c0000 "PMU3: Writing LP5 cs_training_seq\n"
0x010d0001 "PMU3: Sending %u to DRAM\n"
0x010e0000 "PMU3: CSTrain_rdwr_lp5, Writing 0 with long CS\n"
0x010f0003 "PMU3: db:%d CSreadback:%x result=0x%x\n"
0x01100000 "PMU3: CSTrain_rdwr_lp5 Writing 1 with short CS\n"
0x01110003 "PMU3: db:%d CSreadback:%x result=0x%x\n"
0x01120003 "PMU5: Begin CS training for channel %u, rank %u, lane %u\n"
0x01130002 "PMU3: ACSM ptr for acsm_send_direct_cmd is 0x%x, TAS_FLG is 0x%x\n"
0x01140000 "PMU3: Align CA nominally with falling clock edge\n"
0x01150000 "PMU3: Checking CS Early or Late wrt CA\n"
0x01160000 "PMU: LP5 CS Training Error! CS is Late wrt CA! Unable to proceed further\n"
0x01170001 "PMU3: LP5 CS Training testing dly %d\n"
0x01180000 "PMU3: Reverting all delays back to reset value\n"
0x01190002 "PMU4: CS bitmap is\nPMU4: CS%d (CA[%u]) "
0x011a0001 "%02x"
0x011b0000 "\n"
0x011c0000 "PMU: CS Training Error: No 0->1 transition as bitmap is all 0s\n"
0x011d0001 "PMU4: At delay:%u, 0->1 transition occurred\n"
0x011e0002 "PMU4: CSBACKOFF = %u\nPMU4: Subtracting %u from the delay\n"
0x011f0000 "PMU3: Disable WCK ODT and NT DQ ODT for all channels\n"
0x01200001 "PMU3: In lp5_dram_cbt_cfg, skip_mrw = 0x%lx\n"
0x01210002 "PMU3: Start rising edge CA training for Channel %u, CS %u\n"
0x01220002 "PMU3: Start falling edge CA training for Channel %u, CS %u\n"
0x01230003 "PMU5: csdly determined from CS training of channel %u, CS %u is: %i\n"
0x01240000 "PMU3: Using normal clock without CS training\n"
0x01250000 "PMU3:Using delayed clock without CS training\n"
0x01260001 "PMU3: Training CA delays, testing dly %d\n"
0x01270003 "PMU3: Reset CA/CS/CK delays for cs = %u, chan %u, pstate 0x%x\n"
0x01280000 "CA TRAINING ERROR: MsgMisc[3] is 1 => Boot frequency clock is disabled. Reset to execute CA training "
0x01290000 "PMU3: CAtrain_lp\n"
0x012a0001 "PMU3: CAtrain Begins. CS = %u\n"
0x012b0002 "PMU4: Channel %u CA bitmap after rising edge CA training of rank %u is\n"
0x012c0002 "PMU4: Channel %u CA bitmap after falling edge CA training of rank %u is\n"
0x012d0002 "PMU5: Channel %u uses normal clock (offset = %u)\n"
0x012e0001 "PMU5: Channel %u uses delayed clock (offset = 1 MEMCLK), all CS/CA delay will add this offset\n"
0x012f0001 "PMU5: Channel %u uses delayed clock (offset = 1/4 MEMCLK), all CS/CA delay will add this offset\n"
0x01300002 "PMU3:chan = %d, num_of_channels = %d\n"
0x01310004 "PMU4: lane %u, valid range from min_dly:%d to max_dly:%d span:%d\n"
0x01320004 "PMU3: min_dly:%u, maxspan:%u, span:%u, last_min_dly:%u\n"
0x01330002 "PMU3: lane %u, before adjustment, delay calculated:%i\n"
0x01340002 "PMU3: Final delay calculated for lane %u is %i\n"
0x01350000 "\nPMU10: CA training - No Range found!\n"
0x01360003 "PMU5: Setting ACTxDly for channel %u, lane %u to %u\n"
0x01370002 "PMU5: Setting ACTxDly for CS1 of channel %u to %i\n"
0x01380004 "PMU5: Setting ACTxDly for CS2 of channel %u to %i\nPMU5: Setting CKTxDly for channel %u to %i\n"
0x01390000 "PMU: Error: CA Training Failed.\n"
0x013a0001 "PMU3: Inserting dcmm wait, memclks = %u \n"
0x013b0000 "PMU3: Set WCKEXTENSION\n"
0x013c0002 "PMU5: VID read as 0x%x from db %d\n"
0x013d0002 "PMU3: Chan %u, Rank %u is X16 device\n"
0x013e0002 "PMU3: acsm_load_dcm_measure_seq= %d      dcm_acsm_seq_end_addr= %d\n"
0x013f0004 "PMU3: DRAM DCA Training: Channel %u, rank %u, iteration %u, dca_val = %i\n"
0x01400002 "PMU3:MR26 read 0x%x from dbyte %d\n"
0x01410002 "PMU3:MR26 read 0x%x from dbyte %d\n"
0x01420004 "PMU3:DCMU1 = %u, DCMU0 = %u, DCML1 = %u, DCML0 = %u\n"
0x01430003 "PMU3: DB%u, flip0 = %u, flip1 = %u\n"
0x01440002 "PMU3: DB%u Flip0 transition observed @ dca = %i\n"
0x01450005 "PMU3: DCATransFlip0[%u][%u] %i, New nDCATransFlip0[%u] = %i\n"
0x01460002 "PMU3: DB%u Flip1 transition observed @ dca = %i\n"
0x01470005 "PMU3: DCATransFlip1[%u][%u] %i, New nDCATransFlip1[%u] = %i\n"
0x01480002 "PMU5: DCA result of channel %u, rank %u as read by sweeping MR30 is\n"
0x01490000 "PMU4: DCA val   -7 -6 -5 -4 -3 -2 -1  0  1  2  3  4  5  6  7\n"
0x014a0001 "PMU4: DB%u flip0"
0x014b000f "%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u\n"
0x014c0001 "PMU4: DB%u flip1"
0x014d000f "%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u%3u\n"
0x014e0000 "PMU4: DCA val     "
0x014f0001 "%3i"
0x01500000 "\n"
0x01510001 "PMU5: DB%u flip0   "
0x01520001 "%3u"
0x01530000 "\n"
0x01540001 "PMU5: DB%u flip1   "
0x01550001 "%3u"
0x01560000 "\n"
0x01570007 "PMU3: %u Flip 0 transitions for DB%u, averaging DCATransFlip0[%u][0] = %i and DCATransFlip0[%u][%u] = %i\n"
0x01580007 "PMU3: %u Flip1 transitions for DB%u, averaging DCATransFlip1[%u][0] = %i and DCATransFlip1[%u][%u] = %i\n"
0x01590005 "PMU3: DB%u Compounded DCATransFlip0[%u] = %i, DCATransFlip1[%u] = %i\n"
0x015a0002 "PMU4: Rank %u, DCAUpper calculated as = %i\n"
0x015b0002 "PMU4: Rank %u, DCALower calculated as = %i\n"
0x015c0003 "PMU5: Setting MR30 for cs %d chan %d to 0x%x\n"
0x015d0000 "PMU3: Reset WCKEXTENSION\n"
0x015e0004 "PMU4: DB%u lane %u, Saving RxClkT = 0x%x, RxClkC = 0x%x\n"
0x015f0003 "PMU4: DB%u lane %u, Saving TxDqDly = 0x%x\n"
0x01600002 "PMU4: Restoring trained values of RxClkT, RxClkC, dfe %d, isTrainingLoopDisabled %d\n"
0x01610004 "PMU4: DB%u lane %u, restoring RxClkT = 0x%x, RxClkC = 0x%x\n"
0x01620000 "PMU4: Restoring trained values of TxDqDly and TxDqsDly\n"
0x01630003 "PMU4: DB%u lane %u, restoring TxDqDly = 0x%x\n"
0x01640000 "PMU4: average_out_phy_dca_delays function called\n"
0x01650003 "PMU4: rdwr_dca_dly [%d][%d]=%d\n"
0x01660002 "PMU4: PHY DCA delays min=%d max=%d \n"
0x01670002 "PMU4: PHY DCA VALUES avg pd = %d avg pu = %d \n"
0x01680004 "PMU4: In train_phy_dca, csn = %u, iterations = %u, doDBI = 0x%x, stage = %u\n"
0x01690002 "PMU4: CSR addresses, csr_t = 0x%x, csr_c = 0x%x\n"
0x016a0002 "PMU4: coarse_t = 0x%x, coarse_c = 0x%x\n"
0x016b0004 "PMU1: Iteration %u, pd = %u, pu = %u, coarse = %u\n"
0x016c0003 "PMU1: Starting data scan for %u, pd = %u, pu = %u\n"
0x016d0003 "PMU1: DB:%u, lane:%u, cur delay = %i\n"
0x016e0003 "PMU1: DB:%u, CSR2 lane:%u, cur delay = %i\n"
0x016f0004 "PMU1: DB:%u, iteration = %i, cumulative_dly = %u, cumulative_dly2 = %u\n"
0x01700006 "PMU1: DB:%u, iteration = %i, pd = %i, pu = %i, selecting min = %i with cumulative_dly = %u\n"
0x01710003 "PMU4: DB:%u, delay for DCA %u = %i\n"
0x01720003 "PMU4: DB:%u, programming pd DCA %u gives the max eye width in all lanes as %u\n"
0x01730003 "PMU4: DB:%u, read_write_dly %u rdwr_dca_dly_count = %u \n"
0x01740000 "\nPMU200: Running compound_and_optimize_4_eyes_hill_climb()\n"
0x01750001 "PMU200: seeds set %d\n"
0x01760001 "PMU200: delay_tg0 = %d\n"
0x01770001 "PMU200: delay_tg1 = %d\n"
0x01780001 "PMU200: vref0 = %d\n"
0x01790001 "PMU200: vref2 = %d\n"
0x017a0000 "\nPMU200: Create Edge Lists\n"
0x017b0001 "PMU200: (*e00).center.anchorDelay = %d\n"
0x017c0001 "PMU200: (*e20).center.anchorDelay = %d\n"
0x017d0001 "PMU200: (*e01).center.anchorDelay = %d\n"
0x017e0001 "PMU200: (*e21).center.anchorDelay = %d\n"
0x017f0000 "PMU200: New anchorDelays:\n"
0x01800001 "PMU200: (*e00).center.anchorDelay = %d\n"
0x01810001 "PMU200: (*e20).center.anchorDelay = %d\n"
0x01820001 "PMU200: (*e01).center.anchorDelay = %d\n"
0x01830001 "PMU200: (*e21).center.anchorDelay = %d\n"
0x01840001 "PMU200: anchorDelay_offset_00 = %d\n"
0x01850001 "PMU200: anchorDelay_offset_20 = %d\n"
0x01860001 "PMU200: anchorDelay_offset_01 = %d\n"
0x01870001 "PMU200: anchorDelay_offset_21 = %d\n"
0x01880000 "\nPMU200: Iterate Over Seeds\n"
0x01890001 "\nPMU200: Explore Seed Set: %d\n"
0x018a0004 "PMU200: (margin_eye00,margin_eye01,margin_eye20,margin_eye21) = (%d,%d,%d,%d)\n"
0x018b0000 "PMU200: Terminating exploration of seed set due to one margin being zero.\n"
0x018c0003 "PMU200: initial t=%d delay0 = %d delay1 = %d\n"
0x018d0001 "PMU200: vref0 = %d\n"
0x018e0001 "PMU200: vref2 = %d\n"
0x018f0004 "PMU200: margin = 0x%08x %08x %08x %08x\n"
0x01900004 "PMU200: %d t=%d delay0 = %d delay1 = %d\n"
0x01910001 "PMU200: vref0 = %d\n"
0x01920001 "PMU200: vref2 = %d\n"
0x01930004 "PMU200: last_margin = 0x%08x %08x %08x %08x\n"
0x01940004 "PMU200: current_margin = 0x%08x %08x %08x %08x\n"
0x01950000 "PMU4: compound_and_optimize_four_eyes() STEP 1\n"
0x01960000 "PMU4: compound_and_optimize_four_eyes() STEP 2\n"
0x01970000 "PMU4: compound_and_optimize_four_eyes() STEP 3\n"
0x01980002 "PMU200: compound_2_eyes() x_offset=%d, y_offset=%d\n"
0x01990002 "PMU4: mass_sum = 0 momentx_sum = %d, momenty_sum = %d\n"
0x019a0000 "PMU4: no eye opening\n"
0x019b0004 "\nPMU200: Running hill_climb_2d() with seed (%d,%d) weights: voltage^2=%d delay^2=%d\n"
0x019c0003 "PMU200: Initial point: (%d,%d) cost: %d\n"
0x019d0006 "PMU200: %d point: (%d,%d) cost: %d, temp:%d, count_down = %d\n"
0x019e0003 "PMU201 Left Edge of Eye at delay: %d, Right Edge: %d, Width: %d\n"
0x019f0003 "Error:Failed to find Si Friendly Offset offset for cs %d dbyte %d lane %d\n"
0x01a00003 "PMU200: adjust_delay_for_eye_collapse() new point is outside eye: Vdef = %d, delay = %d, offset = %d\n"
0x01a10001 "PMU4: msgblock margin A: %d\n"
0x01a20001 "PMU4: msgblock margin B: %d\n"
0x01a30003 "PMU3: data_scan_acsm_seq pattern = %d, start addr = %d, stop_addr = %d\n"
0x01a40001 "PMU Error: Invalid Training Pattern Enum Selected %d.\n"
0x01a50000 "Swizzle not enabled when trying to enable dbi inverts.\n"
0x01a60001 "PMU1: RdWrInvert 0x%x"
0x01a70003 "PMU1: **** data_scan_init trainingCsr(read type) %d pattern %d, cs %d\n"
0x01a80001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x01a90005 "pmu1: InternalStatus 0x%x, pattern enum 0x%x, delay step size %d, use trained data %d, use4uiscan %d\n"
0x01aa0005 "PMU4: Data Collection iterations 0x%x trainingCsr %d traininPatternEnum %d doDBI %d vrefStepSize %d\n"
0x01ab0000 "PMU: Error: Invalid VREF CSR \n"
0x01ac0002 "PMU2: DB:%i, lane:%i: "
0x01ad0005 "PMU2: left = %i, right = %i, lastLeft = %i, lastRight = %i, delayStepSize = %i\n"
0x01ae0005 "PMU2: left = %i, right = %i, lastLeft = %i, lastRight = %i, delayStepSize = %i\n"
0x01af0001 "PMU2:anchorDelay = %i\n"
0x01b00001 "pmu1: internalTrainingStage 0x%x \n"
0x01b10006 "PMU: Error: Invalid eye width in 1D scan eye is less than 6 delay steps wide, actual width is %d for Dbyte:%d, Lane: %d, Rank: %d,DFE: %d specified in read or write training stage %d.\n"
0x01b20006 "PMU1: 2D eye DFE %d, cs %d, db %d, Lane %d, center %d, left edge %d \n"
0x01b30000 "PMU1: read scanning Top of eye "
0x01b40001 " %3d"
0x01b50000 "\nPMU1: read scanning Bot of eye "
0x01b60001 " %3d"
0x01b70000 "\n"
0x01b80005 "PMU3: ****read Scanning passing region Left %d/64 Right %d/64, eyeCenter %d/64 , startDelay %d Fine, anchor delay %d \n"
0x01b90007 "PMU1: start %d stop %d  step %d ad %d fixed %d rptr%d to %d \n"
0x01ba0004 "PMU4: Vref start %d stop %d step %d dac %d\n"
0x01bb0006 "PMU1: **** read Scanning pattern enum %d read type %d numTransactions %d scan64 %d startDly 0x%x doDBI %d****\n"
0x01bc0003 "PMU1: doDBI=%x mxRdLat training pstate %d, do DBI Pattern %d\n"
0x01bd0001 "PMU1: mxRdLat search for cs %d\n"
0x01be0003 "PMU4: CS %d Dbyte %d worked with DFIMRL = %d DFICLKs \n"
0x01bf0003 "PMU3: MaxRdLat Read Lane err mask for csn %d DFIMRL %2d, All dbytes = 0x%03x\n"
0x01c00002 "PMU3: Found DFIMRL for channel a of cs %d, DFIMRL=%d\n"
0x01c10002 "PMU3: Found DFIMRL for channel b of cs %d, DFIMRL=%d\n"
0x01c20002 "PMU3: Found DFIMRL for all channel of cs %d, DFIMRL=%d\n"
0x01c30001 "PMU: Error: CS%d failed to find a DFIMRL setting that worked for all bytes during MaxRdLat training\n"
0x01c40002 "PMU3: Smallest passing DFIMRL for all dbytes in CS%d = %d DFIClks\n"
0x01c50000 "PMU: Error: No passing DFIMRL value found for any chip select during MaxRdLat training\n"
0x01c60001 "PMU1 eye before shift <TOP  Bottom>  shift %d \n"
0x01c70001 " %3d"
0x01c80000 "\n"
0x01c90001 " %3d"
0x01ca0000 "\n"
0x01cb0000 "PMU1 eye after shift <TOP  Bottom> \n"
0x01cc0001 " %3d"
0x01cd0000 "\n"
0x01ce0001 " %3d"
0x01cf0000 "\n"
0x01d00006 "PMU1: eye cs %d db %d lane %d raw delay %d raw vref0 %d vref1 %d \n"
0x01d10004 "PMU1: eye cs %d db %d lane %d raw delay %d\n"
0x01d20003 "\n cs %d, db %d, lane %d: "
0x01d30008 "PMU1: DB%dL%d; PPT2 debug savedResult %d, startDelayFine %d, leftEdge %d, rightEdge %d, left %d, right %d \n"
0x01d40004 "PMU1: PPT2 csrLeft %d, left %d, csrRight %d, right %d\n"
0x01d50004 "PMU1: PPT2 Results csrIndex %d, value %d, left %d, right %d\n"
0x01d6001d "PMU10: MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR10_A0=0x%02X\nPMU10: MRS MR11_A0=0x%02X MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X\nPMU10: MRS MR15_A0=0x%02X MR16_A0=0x%02X MR17_A0=0x%02X MR18_A0=0x%02X\nPMU10: MRS MR19_A0=0x%02X MR20_A0=0x%02X MR21_A0=0x%02X MR22_A0=0x%02X\nPMU10: MRS MR24_A0=0x%02X MR25_A0=0x%02X MR26_A0=0x%02X MR27_A0=0x%02X\nPMU10: MRS MR28_A0=0x%02X MR30_A0=0x%02X MR31_A0=0x%02X MR32_A0=0x%02X\nPMU10: MRS MR33_A0=0x%02X MR34_A0=0x%02X MR37_A0=0x%02X MR40_A0=0x%02X\nPMU10: MRS MR41_A0=0x%02X\n"
0x01d7001d "PMU10: MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR10_A0=0x%02X\nPMU10: MRS MR11_A0=0x%02X MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X\nPMU10: MRS MR15_A0=0x%02X MR16_A0=0x%02X MR17_A0=0x%02X MR18_A0=0x%02X\nPMU10: MRS MR19_A0=0x%02X MR20_A0=0x%02X MR21_A0=0x%02X MR22_A0=0x%02X\nPMU10: MRS MR24_A0=0x%02X MR25_A0=0x%02X MR26_A0=0x%02X MR27_A0=0x%02X\nPMU10: MRS MR28_A0=0x%02X MR30_A0=0x%02X MR31_A0=0x%02X MR32_A0=0x%02X\nPMU10: MRS MR33_A0=0x%02X MR34_A0=0x%02X MR37_A0=0x%02X MR40_A0=0x%02X\nPMU10: MRS MR41_A0=0x%02X\n"
0x01d8001d "PMU10: MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR10_A1=0x%02X\nPMU10: MRS MR11_A1=0x%02X MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X\nPMU10: MRS MR15_A1=0x%02X MR16_A1=0x%02X MR17_A1=0x%02X MR18_A1=0x%02X\nPMU10: MRS MR19_A1=0x%02X MR20_A1=0x%02X MR21_A1=0x%02X MR22_A1=0x%02X\nPMU10: MRS MR24_A1=0x%02X MR25_A1=0x%02X MR26_A1=0x%02X MR27_A1=0x%02X\nPMU10: MRS MR28_A1=0x%02X MR30_A1=0x%02X MR31_A1=0x%02X MR32_A1=0x%02X\nPMU10: MRS MR33_A1=0x%02X MR34_A1=0x%02X MR37_A1=0x%02X MR40_A1=0x%02X\nPMU10: MRS MR41_A1=0x%02X\n"
0x01d9001d "PMU10: MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR10_A1=0x%02X\nPMU10: MRS MR11_A1=0x%02X MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X\nPMU10: MRS MR15_A1=0x%02X MR16_A1=0x%02X MR17_A1=0x%02X MR18_A1=0x%02X\nPMU10: MRS MR19_A1=0x%02X MR20_A1=0x%02X MR21_A1=0x%02X MR22_A1=0x%02X\nPMU10: MRS MR24_A1=0x%02X MR25_A1=0x%02X MR26_A1=0x%02X MR27_A1=0x%02X\nPMU10: MRS MR28_A1=0x%02X MR30_A1=0x%02X MR31_A1=0x%02X MR32_A1=0x%02X\nPMU10: MRS MR33_A1=0x%02X MR34_A1=0x%02X MR37_A1=0x%02X MR40_A1=0x%02X\nPMU10: MRS MR41_A1=0x%02X\n"
0x01da001d "PMU10: MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR10_B0=0x%02X\nPMU10: MRS MR11_B0=0x%02X MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X\nPMU10: MRS MR15_B0=0x%02X MR16_B0=0x%02X MR17_B0=0x%02X MR18_B0=0x%02X\nPMU10: MRS MR19_B0=0x%02X MR20_B0=0x%02X MR21_B0=0x%02X MR22_B0=0x%02X\nPMU10: MRS MR24_B0=0x%02X MR25_B0=0x%02X MR26_B0=0x%02X MR27_B0=0x%02X\nPMU10: MRS MR28_B0=0x%02X MR30_B0=0x%02X MR31_B0=0x%02X MR32_B0=0x%02X\nPMU10: MRS MR33_B0=0x%02X MR34_B0=0x%02X MR37_B0=0x%02X MR40_B0=0x%02X\nPMU10: MRS MR41_B1=0x%02X\n"
0x01db001d "PMU10: MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR10_B0=0x%02X\nPMU10: MRS MR11_B0=0x%02X MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X\nPMU10: MRS MR15_B0=0x%02X MR16_B0=0x%02X MR17_B0=0x%02X MR18_B0=0x%02X\nPMU10: MRS MR19_B0=0x%02X MR20_B0=0x%02X MR21_B0=0x%02X MR22_B0=0x%02X\nPMU10: MRS MR24_B0=0x%02X MR25_B0=0x%02X MR26_B0=0x%02X MR27_B0=0x%02X\nPMU10: MRS MR28_B0=0x%02X MR30_B0=0x%02X MR31_B0=0x%02X MR32_B0=0x%02X\nPMU10: MRS MR33_B0=0x%02X MR34_B0=0x%02X MR37_B0=0x%02X MR40_B0=0x%02X\nPMU10: MRS MR41_B1=0x%02X\n"
0x01dc001d "PMU10: MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR10_B1=0x%02X\nPMU10: MRS MR11_B1=0x%02X MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X\nPMU10: MRS MR15_B1=0x%02X MR16_B1=0x%02X MR17_B1=0x%02X MR18_B1=0x%02X\nPMU10: MRS MR19_B1=0x%02X MR20_B1=0x%02X MR21_B1=0x%02X MR22_B1=0x%02X\nPMU10: MRS MR24_B1=0x%02X MR25_B1=0x%02X MR26_B1=0x%02X MR27_B1=0x%02X\nPMU10: MRS MR28_B1=0x%02X MR30_B1=0x%02X MR31_B1=0x%02X MR32_B1=0x%02X\nPMU10: MRS MR33_B1=0x%02X MR34_B1=0x%02X MR37_B1=0x%02X MR40_B1=0x%02X\nPMU10: MRS MR41_B1=0x%02X\n"
0x01dd001d "PMU10: MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR10_B1=0x%02X\nPMU10: MRS MR11_B1=0x%02X MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X\nPMU10: MRS MR15_B1=0x%02X MR16_B1=0x%02X MR17_B1=0x%02X MR18_B1=0x%02X\nPMU10: MRS MR19_B1=0x%02X MR20_B1=0x%02X MR21_B1=0x%02X MR22_B1=0x%02X\nPMU10: MRS MR24_B1=0x%02X MR25_B1=0x%02X MR26_B1=0x%02X MR27_B1=0x%02X\nPMU10: MRS MR28_B1=0x%02X MR30_B1=0x%02X MR31_B1=0x%02X MR32_B1=0x%02X\nPMU10: MRS MR33_B1=0x%02X MR34_B1=0x%02X MR37_B1=0x%02X MR40_B1=0x%02X\nPMU10: MRS MR41_B1=0x%02X\n"
0x01de0002 "PMU10: PHY TOTALS - NUM_DBYTES %d NUM_NIBBLES %d \n"
0x01df0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR4\n"
0x01e00006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR5\n"
0x01e10005 "PMU10: Pstate%d MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR11_A0=0x%02X\n"
0x01e20005 "PMU10: Pstate%d MRS MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X MR22_A0=0x%02X\n"
0x01e30005 "PMU10: Pstate%d MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR11_A1=0x%02X\n"
0x01e40005 "PMU10: Pstate%d MRS MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X MR22_A1=0x%02X\n"
0x01e50005 "PMU10: Pstate%d MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR11_B0=0x%02X\n"
0x01e60005 "PMU10: Pstate%d MRS MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X MR22_B0=0x%02X\n"
0x01e70005 "PMU10: Pstate%d MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR11_B1=0x%02X\n"
0x01e80005 "PMU10: Pstate%d MRS MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X MR22_B1=0x%02X\n"
0x01e90001 "PMU10: Pstate%d \n"
0x01ea000b "PMU4: PllCtrl1=0x%04x PllCpIntCtrl=0x%02x PllCpPropCtrl=0x%02x\nPMU4: PllCtrl4=0x%04x PllCpIntGsCtrl=0x%02x PllCpPropGsCtrl=0x%02x\nPMU4: PllCtrl5=0x%04x\nPMU4: PllUPllProg0=0x%04x PllUPllProg1=0x%04x PllUPllProg2=0x%04x PllUPllProg3=0x%04x\n"
0x01eb0001 "PMU4: DfiFreqRatio is %d\n"
0x01ec0000 "PMU5: LP5Mode CSR Programmed to LP4\n"
0x01ed0001 "PMU4: DfiFreqRatio is %d\n"
0x01ee0000 "PMU5: LP5Mode CSR Programmed to LP5\n"
0x01ef0000 "PMU3: writeRxenAcsm()\n"
0x01f00000 "PMU3: writeRxenAcsm()\n"
0x01f10002 "PMU1: In rxenb_train() csn=%d pstate=%d\n"
0x01f20000 "PMU4: Finding DQS falling edge\n"
0x01f30000 "PMU4: Searching for  read preamble\n"
0x01f40004 "PMU4: dtsm failed Bytes : %2x %2x %2x %2x \n"
0x01f50002 "PMU3: Preamble search pass=%d anyfail=%d\n"
0x01f60000 "PMU: Error: RxEn training preamble not found\n"
0x01f70000 "PMU4: Found DQS pre-amble\n"
0x01f80000 "PMU4: RxEn aligning to first rising edge of burst\n"
0x01f90001 "PMU3: Decreasing RxEn delay by %d fine step to allow full capture of reads\n"
0x01fa0002 "PMU1: In rxStrobless_train() csn=%d pstate=%d\n"
0x01fb0000 "PMU3: Searching for coarse strobless setting\n"
0x01fc0002 "PMU3: present CS %d CS %d\n"
0x01fd0003 "PMU1: DoDbi %d doRdDbi %d doWrDBI %d \n"
0x01fe0004 "PMU3: Training DIMM %d CSn %d doDBI %d stage %d \n"
0x01ff0000 "PMU3:Writing all MRs to fsp 1\n"
0x02000000 "PMU4: starting devinit\n"
0x02010000 "PMU10:Quickboot mode.\n"
0x02020000 "PMU1: Power Down Exit\n"
0x02030000 "PMU3: devinit - entered slowmo\n"
0x02040000 "PMU1: devinit - !bootfreq_enabled - assert_cke\n"
0x02050000 "PMU3: Writing MRs\n"
0x02060003 "PMU3: slowmo boot clock divider %d; index = %u, AC Bump Clock Factor = %u\n"
0x02070000 "PMU10: Starting RXEN training for all ranks\n"
0x02080000 "PMU10: Starting Rx Dig Strobe training for all ranks\n"
0x02090000 "PMU10: Starting RXEN training for all ranks\n"
0x020a0000 "PMU10: Starting write leveling fine delay training for all ranks\n"
0x020b0000 "PMU10: Starting write leveling coarse delay training for all ranks\n"
0x020c0000 "PMU10: Starting SI friendly RdDqs training for all ranks\n"
0x020d0000 "PMU10: Starting RdDqs training for all ranks\n"
0x020e0000 "PMU10: SKipping SI friendly RdDqs training in Strobeless mode\n"
0x020f0000 "PMU10: Starting DRAM DCA training for all ranks\n"
0x02100000 "PMU10: Starting Rx DCA training for all ranks\n"
0x02110000 "PMU10: Skipping Rx DCA training in Strobeless mode\n"
0x02120000 "PMU10: Starting DRAM TxDFE training for all ranks\n"
0x02130000 "PMU10: Starting WrDq training for all ranks\n"
0x02140000 "PMU10: Starting Tx DCA training for all ranks\n"
0x02150000 "PMU10: Starting PPT2 Tx training for all ranks\n"
0x02160000 "PMU4: pmu_2Dtrain() - PPT2 WECC Training\n"
0x02170000 "PMU10: Starting PPT2 Rx training for all ranks\n"
0x02180001 "PMU10: Starting MaxRdLat training\nPMU10: TEST trainlane8=%x \n"
0x02190001 "PMU Error: Invalid Reserved13 Selected:  0x%x \n"
0x021a0003 "PMU10: global_PUBREV:0x%x  csr_PUBREV:0x%x  msgReserved13:0x%x  \n"
0x021b0000 "PMU1: Message block contents\n"
0x021c0000 "PMU200: ABOUT TO RUN FLAG INSTRUCTION\n"
0x021d0000 "PMU200: ABOUT TO TRIGGER DIVIDE BY ZERO TRAP\n"
0x021e0001 "PMU200: TRIGGERED DIVIDE BY ZERO TRAP temp2 = %d\n"
0x021f0000 "PMU Error: Failed to take halt handler on divide by zero\n"
0x02200000 "PMU10: Starting Device init\n"
0x02210001 "PMU10: **** Start LPDDR4 Training. PMU Firmware Revision 0x%04x ****\n"
0x02220001 "PMU10: **** Start LPDDR5 Training. PMU Firmware Revision 0x%04x ****\n"
0x02230005 "PMU10: PUBVAR=%x  PUBREV=%x CUSTPUBREV=%x PHYREV=%x CUSTPHYREV=%x \n"
0x02240000 "PMU: Error: Mismatched internal revision between DCCM and ICCM images\n"
0x02250001 "PMU10: **** Testchip %d Specific Firmware ****\n"
0x02260000 "PMU4: pmu_init() complete\n"
0x02270000 "PMU10: Starting CA training for all ranks\n"
0x02280000 "PMU10: Running DQS2DQ Oscillator for all ranks\n"
0x02290000 "PMU10: Starting LP3\n"
0x022a0001 "PMU3: setting dfe to %x \n"
0x022b0000 "PMU3: TxDFE training starts\n"
0x022c0002 "PMU3: TxDFE eye process for dfe=%x csn=%x\n"
0x022d0004 "PMU3: for csn%d ch%d upper(1)/lower(0):%d, best dfe is %x \n"
0x022e0003 "PMU: Training failed for cs = %d, ch = %d, upper(1)/lower(0) = %d\n"
0x022f0000 "PMU3: TxDFE training ends\n"
0x02300005 "PMU3: TXDFE compounded eye: csn%d delay=%d eye_top=%d eye_bot=%d anchor=%d \n"
0x02310001 "PMU3: TXDFE returned total_area=%d \n"
0x02320002 "PMU1: 1st RxDfe0FifoInfo[%d]= %x \n"
0x02330002 "PMU1: 2nd rdLoc[%d]= %x \n"
0x02340002 "PMU1: 3rd rdloc+ui[%d]= %x \n"
0x02350000 "PMU: ERROR: Wrong strobe mode chosen for lpEnterExitAsyncMode\n"
0x02360005 "PMU3: fixRxEnBackOff csn:%d db:%d dn:%d bo:%d dly:%x\n"
0x02370001 "PMU3: fixRxEnBackOff dly:%x\n"
0x02380000 "PMU3: Entering setupPpt\n"
0x02390000 "PMU3: Start lpPopulateHighLowBytes\n"
0x023a0004 "PMU3: chan = %u, csn = %u, x8: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x023b0004 "PMU3: chan = %u, csn = %u, x8: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x023c0004 "PMU3: chan = %u, csn = %u, x16: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x023d0004 "PMU3: chan = %u, csn = %u, x16: dev_id = %u, lptr.CaHighByte[chan][csn][dev_id] = %u\n"
0x023e0001 "PMU3: Reading MR%u\n"
0x023f0003 "PMU3:getDqs2Dq read %x from dbyte %d csn %d\n"
0x02400003 "PMU3:getDqs2Dq(2) read %x from dbyte %d csn %d\n"
0x02410002 "PMU3: Dbyte %d dqs2dq = %d osc count\n"
0x02420002 "PMU4: Dbyte %d dqs2dq = %d/64\n"
0x02430003 "PMU3:getDqs2Dq read %x from dbyte %d csn %d\n"
0x02440003 "PMU3:getDqs2Dq(2) read %x from dbyte %d csn %d\n"
0x02450002 "PMU3: Dbyte %d wck2dqo = %d osc count\n"
0x02460003 "PMU4: Dbyte %d wck2dqi = %d/64 wck2dqo = %d/64\n"
0x02470003 "PMU3:getDqs2Dq set dqs2dq:%d/64 ui (%d ps) from dbyte %d\n"
0x02480000 "PMU4: Enter self refresh\n"
0x02490000 "PMU1: Exit self refresh\n"
0x024a0005 "PMU1: read_delay: db%d lane%d delays[%2d] = 0x%02x (max 0x%02x)\n"
0x024b0001 "PMU5: ID=%d -- db0  db1  db2  db3 --\n"
0x024c0005 "PMU5: [%d]:0x %4x %4x %4x %4x \n"
0x024d0003 "PMU2: dump delays - pstate=%d dimm=%d csn=%d\n"
0x024e0000 "PMU3: Printing Mid-Training Delay Information\n"
0x024f0001 "PMU5: CS%d <<KEY>> 0 TrainingCntr <<KEY>> coarse(15:10) fine(9:0)\n"
0x02500001 "PMU5: CS%d <<KEY>> 0 RxEnDly, 1 RxClkTDly, 2 RxClkCDly, 3 VrefDAC0, 4 VrefDAC1, 5 VrefDAC2, 6 VrefDAC3 <<KEY>> coarse(10:6) fine(5:0)\n"
0x02510001 "PMU5: CS%d <<KEY>> 0 TxDqsDly, 1 TxDqDly, 2 MR14 <<KEY>> coarse(9:6) fine(5:0)\n"
0x02520001 "PMU5: CS%d <<KEY>> 0 WckDly, 1 TxDqDly, 2 MR14/MR15, 3 TxDqsDly  <<KEY>> coarse(9:6) fine(5:0)\n"
0x02530002 "PMU2: dump MR24 - dimm=%d csn=%d\n"
0x02540000 "PMU5: all CS <<KEY>> 0 MR24 <<KEY>>\n"
0x02550000 "PMU5: all CS <<KEY>> 0 DFIMRL <<KEY>> Units = DFI clocks\n"
0x02560000 "PMU5: all CS <<KEY>> VrefDACs <<KEY>> DAC(6:0)\n"
0x02570000 "PMU1: Set DMD in MR13 and wrDBI in MR3 for training\n"
0x02580009 "PMU1: sanitize MR 1: 0x%x  2: 0x%x 11: 0x%x, 13: 0x%x 3: 0x%x 16: 0x%x 17: 0x%x 22: 0x%x 24: 0x%x \n"
0x02590000 "PMU1: Set DMD in MR13 and wrDBI in MR3 for training\n"
0x025a000c "PMU1: sanitize MR 1: 0x%x MR 2: 0x%x MR11:0x%x MR13: 0x%x MR3: 0x%x MR16: 0x%x MR17: 0x%x MR20: 0x%x MR24: 0x%x MR41:0x%x MR19: 0x%x MR28: 0x%x\n"
0x025b0000 "PMU: Error: getMaxRxen() failed to find largest rxen nibble delay\n"
0x025c0003 "PMU2: getMaxRxen(): maxDly %d maxTg %d maxNib %d\n"
0x025d0001 "PMU4: Calculating CDDs for pstate %d\n"
0x025e0004 "PMU3: rxDly[tg%d][db%d] coarse = %d fine = %d\n"
0x025f0004 "PMU3: txDly[tg%d][db%d] coarse = %d fine = %d\n"
0x02600003 "PMU3: CDD_RR_%d_%d = %d UI\n"
0x02610003 "PMU3: CDD_WW_%d_%d = %d fine\n"
0x02620006 "PMU4: CDD_RR_%d_%d = %d MEMCLK\nPMU4: CDD_WW_%d_%d = %d MEMCLK\n"
0x02630003 "PMU3: CDD_RW_%d_%d = %d fine\n"
0x02640003 "PMU3: CDD_WR_%d_%d = %d fine\n"
0x02650006 "PMU4: CDD_RW_%d_%d = %d MEMCLK\nPMU4: CDD_WR_%d_%d = %d MEMCLK\n"
0x02660001 "PMU3: Strobeless = %d\n"
0x02670001 "PMU3: Wecc = %d\n"
0x02680001 "PMU3: WckAlwaysOn = %d\n"
0x02690004 "PMU3: rxenDly[tg%d][db%d] = %d coarse %d fine\n"
0x026a0005 "PMU3: rxdigDly[tg%d][db%d][lane%d] = %d coarse %d fine\n"
0x026b0005 "PMU3: txdqDly[tg%d][db%d][lane%d] = %d coarse %d fine\n"
0x026c0004 "PMU3: txdqsDly[tg%d][db%d] = %d coarse %d fine\n"
0x026d0003 "PMU3: CDD_RR_%d_%d = %d UI\n"
0x026e0003 "PMU3: CDD_WW_%d_%d = %d fine\n"
0x026f0006 "PMU4: CDD_RR_%d_%d = %d MEMCLK\nPMU4: CDD_WW_%d_%d = %d MEMCLK\n"
0x02700003 "PMU3: CDD_RW_%d_%d = %d fine\n"
0x02710003 "PMU3: CDD_WR_%d_%d = %d fine\n"
0x02720006 "PMU4: CDD_RW_%d_%d = %d MEMCLK\nPMU4: CDD_WR_%d_%d = %d MEMCLK\n"
0x02730001 "PMU1: enter_lp3: DEBUG: pllbypass = %d\n"
0x02740001 "PMU1: enter_lp3: DEBUG: pllmaxrange = 0x%x\n"
0x02750001 "PMU1: enter_lp3: DEBUG: dacval_out = 0x%x\n"
0x02760001 "PMU1: enter_lp3: DEBUG: pllctrl3 = 0x%x\n"
0x02770000 "PMU3: Loading DRAM with BIOS supplied MR values and entering self refresh prior to exiting PMU code.\n"
0x02780002 "PMU1: do background %d mr28 val 0x%x \n"
0x02790006 "PMU4: calculated RxClkT2uiDly for dbyte %d coarse  %d fine %d tPhyDQS2DQ: %d select phase %d raw path phase %d\n"
0x027a0004 "PMU1: switch_FSP0 MR1 0x%x MR20 0x%x chan %d csn%d\n"
0x027b0002 "PMU3: In function save_restore_phy_csrs, num_csrs = %u, save = %u\n"
0x027c0004 "PMU1: raw rxClkEstimate for DBYTE%d: 0x%x, 2UIdly: 0x%x, isSecondRun %d\n"
0x027d0004 "PMU1: dbyte%d raw txWck Estimate %d ui, txWckDlyFine %d ui, estimate tDqs2dq %d ui \n"
0x027e0001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x027f0005 "PMU1: Results of scan: DB:%u lane %d state:%u, left:%u, right%u\n"
0x02800005 "PMU1: delay output Lane %d delay %u delayLeft %u delayRight %u startDelayFine %u\n"
0x02810001 "PMU201:t_meas %d\n"
0x02820001 "PMU10: vrefTraining  csn%d\n"
0x02830004 "PMU4: db%dln%ddfe%d vref offset %3d\n"
0x02840007 "PMU4: db%dln%ddfe%d vref offset %3d, cmp %d, err %d, good %d \n"
0x02850001 "PMU5: DFE%d DB0 DB1 DB2 DB3 \n"
0x02860005 "L%d    %3d %3d %3d %3d \n"
0x02870001 "PMU3: got %d for cl in load_wrlvl_acsm\n"
0x02880001 "PMU4: fine_wrlvl_iterations = %u\n"
0x02890000 "PMU1: Star/Stop Wck toggles \n"
0x028a0002 "PMU3: Configure CKR for channel %u, rank %u\n"
0x028b0001 "PMU4: fine_wrlvl_iterations = %u\n"
0x028c0001 "PMU1: Writing %u to csr_ACSMWckFreqSwTogglePulseDelay register\n"
0x028d0000 "PMU3: Power Down DQS receiver\n"
0x028e0000 "PMU4: LP5 WrLvl Coarse:  ACSMLowSpeedClock divider was 0, setting it to 1\n"
0x028f0001 "PMU4: Programming LP5 coarse write leveling sequence, rcnt = %u\n"
0x02900003 "PMU4: now slow nop cntr=%d, fast_tck_cntr=%d, now the fast_tck_offset=%d\n"
0x02910002 "PMU4: min Nop is %d, total %d Nop to full the slow ck\n"
0x02920001 "PMU4: strb2dq64ths = %u\n"
0x02930004 "PMU4: lane = %u, strbFine = %u, txdq_delays[%u] = %u\n"
0x02940003 "PMU4: db = %u:: initial coarse = %u, fine = %u \n"
0x02950000 "PMU4: Changing coarse to minimum value\n"
0x02960002 "PMU4: New: coarse = %u, fine = %u \n"
0x02970003 "PMU4: After increase by %u :: coarse = %u, fine = %u \n"
0x02980003 "PMU4: After decrease by %u :: coarse = %u, fine = %u \n"
0x02990004 "PMU5: Dbyte%2d, csr 0x%x (coarse: %u, fine: %u)\n"
0x029a0002 "PMU5: CSR values of channel %d, rank %d after fine write leveling phase are:\n"
0x029b0001 "PMU4: WrLvlTrainOpt is 0x%x\n"
0x029c0000 "PMU10: Skipping LP5 WrLvl coarse training\n"
0x029d0002 "PMU4: Starting WrLvl Coarse training for channel %u rank %u\n"
0x029e0001 "PMU3: ACSMLowSpeedClockDelay = 0x%x\n"
0x029f0001 "PMU3: ACSMLowSpeedClockEnable = 0x%x\n"
0x02a00000 "PMU4: Coarse write leveling hardware search starts\n"
0x02a10002 "PMU4: Coarse write leveling value for DBYTE %u found, TxWckDly=0x%04x\n"
0x02a20000 "PMU4: Setting first_iteration_sampled_ck_high\n"
0x02a30003 "PMU4: Coarse write leveling dbyte%2d fails for coarse: %u, fine =%u\n"
0x02a40000 "PMU4: Coarse write leveling special case\n"
0x02a50003 "PMU4: Coarse write leveling special case, dbyte%2d: coarse: %u, fine =%u\n"
0x02a60003 "PMU4: Coarse write leveling corner case: DBYTE %u, coarse = %d, TxWckDly=0x%04x\n"
0x02a70003 "PMU4: Coarse write leveling dbyte%2d failed even for coarse: %u, fine =%u\n"
0x02a80000 "PMU: Error: Failed write leveling coarse\n"
0x02a90000 "PMU5: CSR values after coarse write leveling phase are:\n"
0x02aa0003 "PMU4: Generating WrLvl fine shmoo with step_size = %u, for channel %u rank %d\n"
0x02ab0001 "PMU4: Wck[%d]  "
0x02ac0002 "\nUI%02u - UI%02u "
0x02ad0008 "%x%x%x%x%x%x%x%x"
0x02ae0000 "\n"
0x02af0003 "PMU5: Starting WrLvl fine for channel %u rank %d, pstate %d\n"
0x02b00000 "PMU4: Doing fine write leveling with large step\n"
0x02b10000 "PMU4: Doing fine write leveling with small steps\n"
0x02b20000 "PMU4: Exiting write leveling mode\n"
0x02b30003 "PMU1: In write_level_coarse() csn=%d dimm=%d pstate %d\n"
0x02b40003 "PMU3: left eye edge search db:%d ln:%d dly:0x%x\n"
0x02b50003 "PMU3: right eye edge search db:%d ln:%d dly:0x%x\n"
0x02b60005 "PMU3: db:%d ln:%d, odly=%u dly=%u, maxdq=%u\n"
0x02b70004 "PMU3: eye center db:%d ln:%d dly:0x%x (maxdq:%x)\n"
0x02b80003 "PMU3: Wrote to TxDqDly db:%d ln:%d dly:0x%x\n"
0x02b90002 "PMU3: Coarse write leveling dbyte%2d is still failing for TxDqsDly=0x%04x\n"
0x02ba0002 "PMU4: Coarse write leveling iteration %d saw %d data miscompares across the entire phy\n"
0x02bb0000 "PMU: Error: Failed write leveling coarse\n"
0x02bc0001 "PMU0: chan: %0d\n"
0x02bd0004 "PMU0: CHAN %0x delays_tg[%x][%x]: %0x\n"
0x02be0005 "PMU0: MAX_CHAN %x MAX_RANKS %x MAX_DBYTES %x avg %x rank_i: %x \n"
0x02bf0006 "PMU4: (Chan %x Rank %x db %x ) : Average = %x Average Coarse = %x, Average Fine = %x\n"
0x02c00007 "PMU0: (chan %x rank %x db %x ) : avg= %0x delay_csr_addr= %0x delay_csr_addr+destTg= %0x delay= %0x\n"
