Files taken from another project, generated for 100MHz clock.

At the end of top.v there is instance of mypll generating 100MHz clock from 12Mhz on board clock.