PIPELINING

	- Memory Reference Instruction
		- LDUR, STUR
	- Arithmetic/Logical Instruction
		- ADD, SUB, AND, OR
	- Control Transfer Instruction
		- CBZ, B

	Pipeline: Overlapping execution
		- Parallelism improves preformance

	LEGv8 PIPELINE
	- Five Stages, one step per stage
		- 1. IF: Instruction fetch from memory
		- 2. ID: Instruction decode and register read
		- 3. EX: Execute operation or calculate address
		- 4. MEM: Access memory operand
		- 5. WB: Write result back to register