Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Oct 13 14:29:01 2024
| Host         : george-MacBookPro running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1147 |
|    Minimum number of control sets                        |  1147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3574 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1147 |
| >= 0 to < 4        |    62 |
| >= 4 to < 6        |   225 |
| >= 6 to < 8        |    67 |
| >= 8 to < 10       |   130 |
| >= 10 to < 12      |   102 |
| >= 12 to < 14      |    73 |
| >= 14 to < 16      |    20 |
| >= 16              |   468 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6862 |         1762 |
| No           | No                    | Yes                    |            1527 |          315 |
| No           | Yes                   | No                     |            2672 |          980 |
| Yes          | No                    | No                     |            6995 |         1831 |
| Yes          | No                    | Yes                    |            1011 |          266 |
| Yes          | Yes                   | No                     |            8335 |         2532 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                    Clock Signal                                                                                                   |                                                                                                                                                        Enable Signal                                                                                                                                                        |                                                                                                                                                               Set/Reset Signal                                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                       | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/__21/i__n_0                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              1 |         1.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/__21/i___0_n_0                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              1 |         1.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/__21/i___1_n_0                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              1 |         1.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/__21/i___2_n_0                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              1 |         1.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                           |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                       | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                        | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                 | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                         |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/xpm_arst_01/reset_pol                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/HIGHER_LR.xpm_arst_mast/reset_pol                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/cl_txrequesths_coreclk_sync_i/tx_cl_lp_cp_r                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/u_tx_support_rst_logic/stg3_reg                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1_n_0                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              3 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__0_n_0                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              3 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__1_n_0                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              3 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__2_n_0                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                  |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                     | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                      | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                          | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                              | top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                  | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                    | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_0[0]                                                                                                                              | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                           | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/blk_active                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[34][0]                                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[42][0]                                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_1[0]                                                                                                                              | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                    | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                               | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                                                                 | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                                                                         | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0                                                                                                |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                                                     | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/crc_blk_sel[3]_i_1__0_n_0                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                                                                          | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/byt_last146_out                                                                                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/DT_RGB888_666_2_4.indx_cntr[3]_i_1_n_0                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[42]_i_1_n_0                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                  | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/sbpkt_dt[5]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                    | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                      | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[3]_i_1_n_0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/DT_RGB888_666_2_4.resi_wdth[7]_i_2_n_0                                                                                                                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/DT_RGB888_666_2_4.resi_wdth[7]_i_1_n_0                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[42]_i_1_n_0                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[8]_i_1__1_n_0                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/cnt[4]_i_1_n_0                                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                          |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_register_slice_0/inst/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_register_slice_0/inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                   |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              5 |         2.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3                                                                                                                                                                |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                              | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/prot_config[13]                                                                                                                                                                                                                                          | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                            | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/rd_req019_out                                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/SR[0]                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                          | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                               | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                  | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                                                                      |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                           | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[36]_i_1_n_0                                                                                                                                           |                1 |              5 |         5.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                      |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                                         |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_full_reg                                                                                                                                                   |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_18[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_20[0]                                                                                     |                5 |              6 |         1.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_22[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_14[0]                                                                                     |                4 |              6 |         1.50 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_21[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_16[0]                                                                                     |                4 |              6 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_19[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_18[0]                                                                                     |                4 |              6 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_23[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_12[0]                                                                                     |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/wr_addr[6]_i_1_n_0                                                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/SR[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_16[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_24[0]                                                                                     |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_15[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_26[0]                                                                                     |                4 |              6 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_13[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_29[0]                                                                                     |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_11[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_28[0]                                                                                     |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_8[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_22[0]                                                                                     |                2 |              6 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                       | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_25[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_8[0]                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                          | top_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                          | top_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_26[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_6[0]                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_28[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_4[0]                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_29[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_2[0]                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                     |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_3[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_10[0]                                                                                     |                3 |              6 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/buf_cnt                                                                                                                                                                                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[42]_i_1__1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_31[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_0[0]                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[42]_i_1_n_0                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[26]_i_1__2_n_0                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                           | top_i/sensor_0/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                                         |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                       | top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                            | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1[0]                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/u_tx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                                                  |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                  | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                              | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                   | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                               | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                          |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                   | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                         |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                     | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/timing5                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/pending_long_cmnd0                                                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/COMMAND_MODE_REG_WRITE.pending_wc[7]_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                            | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                               | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_2_n_0                                                                                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                               | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                          | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                           | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                          | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/region_cnt[15]_i_2_n_0                                                                                                                                                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/region_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/region_cnt[15]_i_2_n_0                                                                                                                                                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                         |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                    | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                          |                1 |              8 |         8.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/remaining_wc_q[7]_i_2_n_0                                                                                                                                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/remaining_wc_q[7]_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/data_mode1_out                                                                                                                                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/remaining_wc[7]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                       | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                   |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                       | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[42]_i_1__1_n_0                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[30]_i_1__3_n_0                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                             |                3 |              8 |         2.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                                                      | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.dl0_txdatahs[7]_i_3_n_0                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                                                      | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[16].sig_output_data_reg_reg[16]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[16].sig_output_data_reg[16][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0                                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0                                                                                                                                |                6 |              9 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0                                                                                                                                |                6 |              9 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[23].sig_output_data_reg_reg[23]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[23].sig_output_data_reg[23][8]_i_1_n_0                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[17].sig_output_data_reg_reg[17]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[17].sig_output_data_reg[17][8]_i_1_n_0                                                                                                                                |                8 |              9 |         1.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[18].sig_output_data_reg_reg[18]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[18].sig_output_data_reg[18][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[19].sig_output_data_reg_reg[19]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[19].sig_output_data_reg[19][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                  |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[20].sig_output_data_reg_reg[20]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[20].sig_output_data_reg[20][8]_i_1_n_0                                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[21].sig_output_data_reg_reg[21]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[21].sig_output_data_reg[21][8]_i_1_n_0                                                                                                                                |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[22].sig_output_data_reg_reg[22]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[22].sig_output_data_reg[22][8]_i_1_n_0                                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                         | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0                                                                                                                                |                7 |              9 |         1.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                  |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                             | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                                                                                                               |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_post_coreclk_sync_i/clear                                                                                                                                       |                2 |              9 |         4.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                   | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                          |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                          | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                3 |              9 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                                                                                                               |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                    | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                                                                                                               |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                    | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                                                                   | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                                                                                                               |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                          |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i                                                                                                                                                                                   | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__2_n_0                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__2_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__1_n_0                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__0_n_0                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__0_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2_n_0                                                                                                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1_n_0                                                                                                                                          |                3 |              9 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/final_data_value[9]_i_1_n_0                                                                                                                                                                                                                          | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                      | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                                  |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                                  |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[24].sig_output_data_reg_reg[24]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[24].sig_output_data_reg[24][8]_i_1_n_0                                                                                                                                |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[29].sig_output_data_reg_reg[29]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[29].sig_output_data_reg[29][8]_i_1_n_0                                                                                                                                |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[28].sig_output_data_reg_reg[28]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[28].sig_output_data_reg[28][8]_i_1_n_0                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[27].sig_output_data_reg_reg[27]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[27].sig_output_data_reg[27][8]_i_1_n_0                                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[26].sig_output_data_reg_reg[26]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[26].sig_output_data_reg[26][8]_i_1_n_0                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[25].sig_output_data_reg_reg[25]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[25].sig_output_data_reg[25][8]_i_1_n_0                                                                                                                                |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[30].sig_output_data_reg_reg[30]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[30].sig_output_data_reg[30][8]_i_1_n_0                                                                                                                                |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[31].sig_output_data_reg_reg[31]0                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[31].sig_output_data_reg[31][8]_i_1_n_0                                                                                                                                |                7 |              9 |         1.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                                  |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_17[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_21[0]                                                                                     |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_24[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_9[0]                                                                                      |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_20[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_17[0]                                                                                     |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_2[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_7[0]                                                                                      |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                    |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0                                                                                                                                  |                9 |             10 |         1.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_4[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_11[0]                                                                                     |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[19].sig_delay_data_reg_reg[19]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[19].sig_delay_data_reg[19][9]_i_1_n_0                                                                                                                                  |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[15].sig_delay_data_reg_reg[15]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[15].sig_delay_data_reg[15][9]_i_1_n_0                                                                                                                                  |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_27[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_5[0]                                                                                      |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_30[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_1[0]                                                                                      |                5 |             10 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_5[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_13[0]                                                                                     |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_6[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_15[0]                                                                                     |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_7[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_19[0]                                                                                     |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_9[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_23[0]                                                                                     |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_0[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg[0]                                                                                        |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0                                                                                                                                    |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0                                                                                                                                    |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0                                                                                                                                    |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                                    |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                                    |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                                    |               10 |             10 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                                    |                7 |             10 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                         |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[30].sig_delay_data_reg_reg[30]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[30].sig_delay_data_reg[30][9]_i_1_n_0                                                                                                                                  |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                    |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[29].sig_delay_data_reg_reg[29]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[29].sig_delay_data_reg[29][9]_i_1_n_0                                                                                                                                  |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_10[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_25[0]                                                                                     |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[28].sig_delay_data_reg_reg[28]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[28].sig_delay_data_reg[28][9]_i_1_n_0                                                                                                                                  |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[16].sig_delay_data_reg_reg[16]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[16].sig_delay_data_reg[16][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_1[0]                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_3[0]                                                                                      |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[27].sig_delay_data_reg_reg[27]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[27].sig_delay_data_reg[27][9]_i_1_n_0                                                                                                                                  |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_12[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_30[0]                                                                                     |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[26].sig_delay_data_reg_reg[26]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[26].sig_delay_data_reg[26][9]_i_1_n_0                                                                                                                                  |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[25].sig_delay_data_reg_reg[25]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[25].sig_delay_data_reg[25][9]_i_1_n_0                                                                                                                                  |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[30]_14[0]                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_27[0]                                                                                     |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[24].sig_delay_data_reg_reg[24]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[24].sig_delay_data_reg[24][9]_i_1_n_0                                                                                                                                  |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[23].sig_delay_data_reg_reg[23]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[23].sig_delay_data_reg[23][9]_i_1_n_0                                                                                                                                  |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[22].sig_delay_data_reg_reg[22]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[22].sig_delay_data_reg[22][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[21].sig_delay_data_reg_reg[21]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[21].sig_delay_data_reg[21][9]_i_1_n_0                                                                                                                                  |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[20].sig_delay_data_reg_reg[20]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[20].sig_delay_data_reg[20][9]_i_1_n_0                                                                                                                                  |                8 |             10 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                    |               10 |             10 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[18].sig_delay_data_reg_reg[18]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[18].sig_delay_data_reg[18][9]_i_1_n_0                                                                                                                                  |                9 |             10 |         1.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[17].sig_delay_data_reg_reg[17]0                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[17].sig_delay_data_reg[17][9]_i_1_n_0                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/E[0]                                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/waiting                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[2][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[1][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__1_n_0                                                                                                       |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[10][9]_i_1_n_0                                                                                                                                                                                                                           | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[8][9]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__2_n_0                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[3][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                7 |             10 |         1.43 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[6][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[7][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[9][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[8][9]_i_1_n_0                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/tmp_array                                                                                                                                                                                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[8][9]_i_1_n_0                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/u_tx_support_rst_logic/stg3_reg                                                                                                                                                                                        |                9 |             10 |         1.11 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__0_n_0                                                                                                       |                2 |             10 |         5.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__3_n_0                                                                                                       |                3 |             10 |         3.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array_reg[0]0                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[5][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[4][9]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[8][9]_i_2_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/DSI_L4.tmp_array[8][9]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[42]_i_1__1_n_0                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[40]_i_1__0_n_0                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[42]_i_1__1_n_0                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/byt_array[16]_i_1__3_n_0                                                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/PS7_i[0]                                                                                                                            | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                         |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                           | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                           | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/SR[0]                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                         |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                          |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                                                                           | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_2[0]                                                                                                                                                                                                             | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/zero_count[0]_i_2_n_0                                                                                          | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/time_out_zero0                                                                                                                  |                3 |             12 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                             |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__1_n_0                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__1_n_0                                                                                                                                        |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__2_n_0                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__2_n_0                                                                                                                                        |                4 |             13 |         3.25 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                                                                                                               |                7 |             13 |         1.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__0_n_0                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__0_n_0                                                                                                                                        |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                    | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2_n_0                                                                                                                          | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1_n_0                                                                                                                                           |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                               | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                            | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                   |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                  | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                   |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/xbar/inst/gen_master_slots[6].reg_slice_mi/p_0_in                                                                                                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/residue[29]_i_1_n_0                                                                                                                                                                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               10 |             14 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                    | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                                                                                          |                6 |             14 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                              | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_counter[0]_i_1_n_0                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                               | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                        |                2 |             15 |         7.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/vm0_stg1[16]_i_1_n_0                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[17][0]                                                                                                                                              | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             15 |         1.88 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                              | top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/pxlpkt_gen/p_0_in                                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/pxlpkt_gen/byt_array[35]_i_1__1_n_0                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/pxlpkt_gen/p_0_in                                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/pxlpkt_gen/byt_array[16]_i_1__2_n_0                                                                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__0_n_0                                                                                                                                                                                                                 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__2_n_0                                                                                                                                                                                                                 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__26_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__28_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/time_out_counter                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/reset_timer_r__0                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__18_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                            | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                             |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[47]_i_1_n_0                                                                                                                                      |                2 |             16 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/sel                                                                                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/hold_off_timer[0]_i_1__30_n_0                                                                                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                         | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__6_n_0                                                                                                                                                                                                                 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                   | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                7 |             16 |         2.29 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__24_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__8_n_0                                                                                                                                                                                                                 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__10_n_0                                                                                                                                                                                                                | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__12_n_0                                                                                                                                                                                                                | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__4_n_0                                                                                                                                                                                                                 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__22_n_0                                                                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__14_n_0                                                                                                                                                                                                                | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/sel                                                                                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__16_n_0                                                                                                                                                                                                                | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_pulse_sta/dest_pulse                                                                                                                                                                                                                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/trig_rgb                                                                                                                                                                                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                         |                3 |             16 |         5.33 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/p_37_in                                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/itr_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/crc_calc[15]_i_1_n_0                                                                                                                                                                                                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                         |                2 |             16 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/crc_calc_pxl/CRC_ON.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/crc_calc_pxl/CRC_ON.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/crc_calc/CRC_ON.crc_32b_i/prv_crc_cr0[15]_i_1__0_n_0                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/sbpkt_wc[15]_i_1_n_0                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
| ~top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/hslp_offset_v                                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/crc_calc/CRC_ON.crc_32b_i/crc_reg_out[15]_i_1__0_n_0                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/residue[29]_i_1_n_0                                                                                                                                                                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/residue[17]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                    | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                |                5 |             16 |         3.20 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                           |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                |                5 |             17 |         3.40 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/trig_bllp_reg_n_0                                                                                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                              | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                          |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/pxlpkt_gen_start_reg_20[0]                                                                                                                                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/pxlpkt_gen/wc_l[16]_i_1__1_n_0                                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/E[0]                                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/SR[0]                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                       |                7 |             17 |         2.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/wc_l[16]_i_1_n_0                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                      |                5 |             17 |         3.40 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                       | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                    | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                |                6 |             17 |         2.83 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/wc_cmdq[16]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/wc_l[16]_i_2__1_n_0                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/wc_l[16]_i_1__2_n_0                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                      | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                            | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                7 |             18 |         2.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                             | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                5 |             18 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_2_n_0                                                                                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/wc[17]_i_2_n_0                                                                                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/wc[17]_i_1_n_0                                                                                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                         |                3 |             18 |         6.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                         |                4 |             18 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                8 |             19 |         2.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                8 |             19 |         2.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                         |                4 |             19 |         4.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                   | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |                6 |             19 |         3.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |               10 |             19 |         1.90 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |             19 |         4.75 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/sbpkt_gen/byt_array[42]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                7 |             20 |         2.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                4 |             20 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                |                7 |             21 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                9 |             21 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                9 |             21 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                         |                7 |             21 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/init_count[0]_i_2_n_0                                                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/init_count[0]_i_1_n_0                                                                                                                                                    |                6 |             21 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |               10 |             22 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                5 |             23 |         4.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                      | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                            |                9 |             23 |         2.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                         | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_register_slice_0/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/E[0]                                                                                                                                                                                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                           | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                        |                6 |             24 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/timing4                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                              | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                          | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/ecc_start0                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/cmdq_wdata[31]                                                                                                                                                                                                                                           | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               11 |             26 |         2.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               12 |             26 |         2.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                4 |             27 |         6.75 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                4 |             28 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                |               10 |             28 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |                4 |             28 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                4 |             29 |         7.25 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/wc_l1                                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/num_bytes[1]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/buf_wr                                                                                                                                                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                6 |             30 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |               10 |             30 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/ecc_calc/ecc_start_d1                                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/cd_byt_array[35]_i_2_n_0                                                                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/cd_byt_array[35]_i_1__0_n_0                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/fifo_rdvld                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.dl0_txdatahs[7]_i_3_n_0                                                                                                                                                                                                                                           |               13 |             30 |         2.31 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             30 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                               |               12 |             31 |         2.58 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |                5 |             31 |         6.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             31 |         5.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                                   |                7 |             31 |         4.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                              |                6 |             31 |         5.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                         | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.dl0_txdatahs[7]_i_1_n_0                                                                                                                                                                                                                          | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.dl0_txdatahs[7]_i_3_n_0                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                                                                                                      | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/gdvld.data_valid_std_reg[0]                                                                                                                                                                                                                              | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                           | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                           | top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                      |               32 |             32 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                                                              | top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/timing3                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                      | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/rising_o_reg_0                                                                                                                                                                                                                                                     | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/timing2                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/dataq_wdata                                                                                                                                                                                                                                              | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                                     | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                       |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                     | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[255]_i_1__1_n_0                                                                                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/zero_count[31]_i_1_n_0                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/post_count                                                                                                                                              | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3_reg_0                                                                                                                                                          |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                 | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/timing1                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt[0]_i_1_n_0                                                                                                                                                   |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/s_level_out_d3_reg_0                                                                                                       | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/xmit_clk_r0                                                                                                                                 |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                          | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                                                   |                5 |             33 |         6.60 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                      | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                9 |             33 |         3.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                      |               12 |             33 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             33 |         4.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                |               11 |             33 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                7 |             34 |         4.86 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |               15 |             34 |         2.27 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                7 |             35 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             35 |         2.92 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/byt_array[39]_i_1__3_n_0                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |               12 |             36 |         3.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                                             |                8 |             36 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                  | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |               12 |             36 |         3.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                  | top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/COMMAND_GEN.cmd_gen/cd_byt_array[42]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |               16 |             37 |         2.31 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                             | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                      |                6 |             38 |         6.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/bllp_gen/buf_data_reg_0_7_0_5_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                7 |             40 |         5.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                      |               14 |             41 |         2.93 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.pend_data[39]_i_1_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/hslp/GEN_LANES4.dl0_txdatahs[7]_i_3_n_0                                                                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/buf_data[0][41]_i_1_n_0                                                                                                                                                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               16 |             42 |         2.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                              |                6 |             42 |         7.00 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/processing_1/byt_array[39]_i_1__0_n_0                                                                                                                                                                                                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               28 |             42 |         1.50 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/fifowr/buf_data[1][41]_i_1_n_0                                                                                                                                                                                                                                   | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               11 |             42 |         3.82 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                7 |             42 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                6 |             43 |         7.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0                                                                                                                                                                     |                8 |             44 |         5.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                           | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                    |                9 |             44 |         4.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                6 |             44 |         7.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               11 |             45 |         4.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               16 |             45 |         2.81 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               12 |             45 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               12 |             45 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                 | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                            |                7 |             46 |         6.57 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |               18 |             46 |         2.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             47 |         5.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               12 |             48 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                                                             | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                9 |             48 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                               | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |                7 |             48 |         6.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                                                             | top_i/axi_interconnect_1/xbar/inst/reset                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |               11 |             48 |         4.36 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                7 |             49 |         7.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               12 |             49 |         4.08 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                      | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                           |               13 |             49 |         3.77 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tvalid_reg                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                7 |             50 |         7.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                              | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/frame_detector_0/inst/v_sync_o_i_2_n_0                                                                                                                                                                                                                                                                                        |               10 |             51 |         5.10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                              | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr0                                                                                               |               14 |             52 |         3.71 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               14 |             54 |         3.86 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                             |               16 |             54 |         3.38 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               14 |             54 |         3.86 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               12 |             55 |         4.58 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                       |               20 |             55 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             |                                                                                                                                                                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               17 |             59 |         3.47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                 | top_i/sensor_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |               10 |             59 |         5.90 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                          | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               11 |             60 |         5.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               23 |             63 |         2.74 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS7_i_0[0]                                                                                                                                                              | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                 |               20 |             64 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/byt_last146_out                                                                                                                                                                                                                                      | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |                9 |             64 |         7.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS7_i[0]                                                                                                                                                                | top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                 |               24 |             64 |         2.67 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |               14 |             66 |         4.71 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                |               33 |             66 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                   |               19 |             67 |         3.53 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               29 |             69 |         2.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                              |               20 |             72 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                              | top_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                                                                                       |               13 |             77 |         5.92 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                |               37 |             88 |         2.38 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/DT_RGB888_666_2_4.cur_data[95]_i_1_n_0                                                                                                                                                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |               27 |             96 |         3.56 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/resi_wdth142_out                                                                                                                                                                                                                                     | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/converter_1/p_0_in                                                                                                                                                                                                                                                                |               17 |             96 |         5.65 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               28 |            103 |         3.68 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               25 |            103 |         4.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               74 |            110 |         1.49 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |               31 |            128 |         4.13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               28 |            128 |         4.57 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               31 |            133 |         4.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/bllp_v                                                                                                                                                                                                                                                                    |               31 |            136 |         4.39 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |               33 |            145 |         4.39 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                       | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                         |               38 |            146 |         3.84 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               30 |            146 |         4.87 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                                                                        | top_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                         |               52 |            146 |         2.81 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/en_rise                                                                                                                                                                                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               26 |            160 |         6.15 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/control/p_0_in__0                                                                                                                                                                                                                                                                 |               58 |            178 |         3.07 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               64 |            192 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               51 |            192 |         3.76 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               52 |            194 |         3.73 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                             | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[255]_i_1__2_n_0                                                                                                                                                                                       |               66 |            194 |         2.94 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                                                                                                                      |               72 |            198 |         2.75 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               31 |            209 |         6.74 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            | top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               33 |            209 |         6.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[255]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |               85 |            256 |         3.01 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               51 |            256 |         5.02 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                   | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               65 |            296 |         4.55 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                         | top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                       |               94 |            296 |         3.15 |
|  top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               96 |            364 |         3.79 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |               62 |            432 |         6.97 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        | top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               90 |            434 |         4.82 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                       |              116 |            656 |         5.66 |
|  top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |              465 |           1614 |         3.47 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |             1099 |           4723 |         4.30 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


