Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 23 18:17:38 2025
| Host         : chonkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_timing_summary_routed.rpt -pb da_timing_summary_routed.pb -rpx da_timing_summary_routed.rpx -warn_on_violation
| Design       : da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.148        0.000                      0                   22        0.177        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           7.148        0.000                      0                   22        0.177        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin_p                   
(none)                      clk_pin_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.298ns (50.986%)  route 1.248ns (49.014%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          1.055     6.116    index_odd[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.299     6.415 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     6.415    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.995 r  acc_p2_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.193     7.188    acc_p2[7]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.245    14.336    acc_p2_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.220ns (50.416%)  route 1.200ns (49.584%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     4.643    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.099 r  data_0_p1_reg[3]/Q
                         net (fo=16, routed)          0.851     5.950    data_0_p1_reg_n_0_[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.074 r  acc_p2[4]_i_7/O
                         net (fo=1, routed)           0.000     6.074    acc_p2[4]_i_7_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.714 r  acc_p2_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.349     7.063    acc_p2[4]
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.240    14.342    acc_p2_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.491ns (58.566%)  route 1.055ns (41.434%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          1.055     6.116    index_odd[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.299     6.415 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     6.415    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.965 r  acc_p2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    acc_p2_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.188 r  acc_p2_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.188    acc_p2[9]
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.062    14.642    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 1.160ns (52.634%)  route 1.044ns (47.366%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     4.643    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.099 r  data_0_p1_reg[3]/Q
                         net (fo=16, routed)          0.851     5.950    data_0_p1_reg_n_0_[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.074 r  acc_p2[4]_i_7/O
                         net (fo=1, routed)           0.000     6.074    acc_p2[4]_i_7_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.654 r  acc_p2_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.193     6.847    acc_p2[3]
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.245    14.337    acc_p2_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.358ns (56.282%)  route 1.055ns (43.718%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          1.055     6.116    index_odd[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.299     6.415 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     6.415    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.055 r  acc_p2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.055    acc_p2[8]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.062    14.643    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.453ns (60.696%)  route 0.941ns (39.304%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          0.941     6.002    index_odd[1]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.299     6.301 r  acc_p2[4]_i_5/O
                         net (fo=1, routed)           0.000     6.301    acc_p2[4]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.702 r  acc_p2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    acc_p2_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.036 r  acc_p2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.036    acc_p2[6]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.062    14.643    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.298ns (55.167%)  route 1.055ns (44.833%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          1.055     6.116    index_odd[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.299     6.415 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     6.415    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.995 r  acc_p2_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.995    acc_p2[7]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.051    14.632    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.342ns (58.785%)  route 0.941ns (41.215%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          0.941     6.002    index_odd[1]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.299     6.301 r  acc_p2[4]_i_5/O
                         net (fo=1, routed)           0.000     6.301    acc_p2[4]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.702 r  acc_p2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    acc_p2_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.925 r  acc_p2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.925    acc_p2[5]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.062    14.643    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 index_even_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_p1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.608ns (36.162%)  route 1.073ns (63.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.456     5.098 f  index_even_reg[1]/Q
                         net (fo=4, routed)           0.525     5.623    index_even[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.775 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.548     6.323    NEXT_IN_OBUF
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/C
                         clock pessimism              0.339    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X1Y9           FDRE (Setup_fdre_C_CE)      -0.413    14.172    valid_p1_reg
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 1.149ns (55.013%)  route 0.940ns (44.987%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.419     5.061 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          0.940     6.001    index_odd[1]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.329     6.330 r  acc_p2[4]_i_3/O
                         net (fo=1, routed)           0.000     6.330    acc_p2[4]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     6.731 r  acc_p2_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000     6.731    acc_p2[4]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.051    14.633    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_odd_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.108     1.670    valid_p1
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.718 r  index_odd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.718    index_odd[1]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X0Y9           FDSE (Hold_fdse_C_D)         0.107     1.541    index_odd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_even_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.108     1.670    valid_p1
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.715 r  index_even[1]_i_1/O
                         net (fo=1, routed)           0.000     1.715    index_even[1]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X0Y9           FDSE (Hold_fdse_C_D)         0.091     1.525    index_even_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 data_0_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.888%)  route 0.202ns (52.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  data_0_p1_reg[2]/Q
                         net (fo=1, routed)           0.202     1.764    data_0_p1_reg_n_0_[2]
    SLICE_X0Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  acc_p2[0]_i_1/O
                         net (fo=2, routed)           0.000     1.809    lut_even
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]_lopt_replica/C
                         clock pessimism             -0.501     1.437    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.092     1.529    acc_p2_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.424%)  route 0.194ns (43.576%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[4]/Q
                         net (fo=1, routed)           0.194     1.755    DATA_OUT_OBUF[4]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     1.800    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.865 r  acc_p2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    acc_p2[6]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.105     1.541    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.249ns (54.083%)  route 0.211ns (45.917%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[2]/Q
                         net (fo=2, routed)           0.211     1.772    DATA_OUT_OBUF[2]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  acc_p2[4]_i_5/O
                         net (fo=1, routed)           0.000     1.817    acc_p2[4]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.880 r  acc_p2_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.880    acc_p2[4]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism             -0.517     1.420    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.102     1.522    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 acc_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.119%)  route 0.226ns (46.881%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[3]/Q
                         net (fo=1, routed)           0.226     1.787    DATA_OUT_OBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  acc_p2[8]_i_9/O
                         net (fo=1, routed)           0.000     1.832    acc_p2[8]_i_9_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  acc_p2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    acc_p2[5]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.105     1.541    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.252ns (49.046%)  route 0.262ns (50.954%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  data_0_p1_reg[3]/Q
                         net (fo=16, routed)          0.262     1.824    data_0_p1_reg_n_0_[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  acc_p2[4]_i_6/O
                         net (fo=1, routed)           0.000     1.869    acc_p2[4]_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.935 r  acc_p2_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.935    acc_p2[3]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.102     1.538    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.297ns (57.635%)  route 0.218ns (42.365%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.128     1.549 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          0.218     1.767    index_odd[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.099     1.866 r  acc_p2[9]_i_2/O
                         net (fo=1, routed)           0.000     1.866    acc_p2[9]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  acc_p2_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    acc_p2[9]
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.539    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.292ns (55.024%)  route 0.239ns (44.976%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.128     1.549 r  index_odd_reg[1]/Q
                         net (fo=18, routed)          0.239     1.788    index_odd[1]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.099     1.887 r  acc_p2[4]_i_7/O
                         net (fo=1, routed)           0.000     1.887    acc_p2[4]_i_7_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.952 r  acc_p2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    acc_p2[2]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.541    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.338ns (63.552%)  route 0.194ns (36.448%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[4]/Q
                         net (fo=1, routed)           0.194     1.755    DATA_OUT_OBUF[4]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  acc_p2[8]_i_8/O
                         net (fo=1, routed)           0.000     1.800    acc_p2[8]_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.952 r  acc_p2_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.952    acc_p2[7]
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.102     1.538    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     acc_p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     acc_p2_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    acc_p2_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     acc_p2_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    acc_p2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     acc_p2_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 index_even_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NEXT_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 3.415ns (58.594%)  route 2.413ns (41.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.456     5.098 f  index_even_reg[1]/Q
                         net (fo=4, routed)           0.525     5.623    index_even[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.775 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.888     7.663    NEXT_IN_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.807    10.470 r  NEXT_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.470    NEXT_IN
    T17                                                               r  NEXT_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.925ns  (logic 3.056ns (62.061%)  route 1.868ns (37.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[8]/Q
                         net (fo=1, routed)           1.868     6.965    DATA_OUT_OBUF[8]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.565 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.565    DATA_OUT[8]
    U17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.922ns  (logic 3.063ns (62.229%)  route 1.859ns (37.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.859     6.957    acc_p2_reg[0]_lopt_replica_1
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.564 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.564    DATA_OUT[0]
    W13                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 3.045ns (62.576%)  route 1.821ns (37.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.821     6.918    acc_p2_reg[7]_lopt_replica_1
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.507 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.507    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 3.055ns (63.692%)  route 1.741ns (36.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[1]/Q
                         net (fo=2, routed)           1.741     6.839    DATA_OUT_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.438 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.438    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 3.058ns (64.049%)  route 1.716ns (35.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           1.716     6.812    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.414 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.414    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.769ns  (logic 3.055ns (64.063%)  route 1.714ns (35.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  valid_p2_reg/Q
                         net (fo=1, routed)           1.714     6.809    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.408 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     9.408    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.754ns  (logic 3.070ns (64.571%)  route 1.684ns (35.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[2]/Q
                         net (fo=2, routed)           1.684     6.782    DATA_OUT_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.396 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.396    DATA_OUT[2]
    V15                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.752ns  (logic 3.065ns (64.504%)  route 1.687ns (35.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[6]/Q
                         net (fo=2, routed)           1.687     6.784    DATA_OUT_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.393 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.393    DATA_OUT[6]
    V16                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 3.068ns (64.811%)  route 1.666ns (35.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.666     6.763    acc_p2_reg[4]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.375 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.375    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.557ns  (logic 1.259ns (80.845%)  route 0.298ns (19.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[5]/Q
                         net (fo=2, routed)           0.298     1.859    DATA_OUT_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.977 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.977    DATA_OUT[5]
    V17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 1.254ns (78.854%)  route 0.336ns (21.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.336     1.897    acc_p2_reg[3]_lopt_replica_1
    W17                  OBUF (Prop_obuf_I_O)         1.113     3.011 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.011    DATA_OUT[3]
    W17                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.270ns (79.292%)  route 0.332ns (20.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  acc_p2_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.893    acc_p2_reg[4]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         1.129     3.022 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.022    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 1.272ns (79.381%)  route 0.330ns (20.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[2]/Q
                         net (fo=2, routed)           0.330     1.891    DATA_OUT_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.131     3.022 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.022    DATA_OUT[2]
    V15                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.267ns (78.957%)  route 0.338ns (21.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[6]/Q
                         net (fo=2, routed)           0.338     1.899    DATA_OUT_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         1.126     3.025 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.025    DATA_OUT[6]
    V16                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.613ns  (logic 1.257ns (77.944%)  route 0.356ns (22.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  valid_p2_reg/Q
                         net (fo=1, routed)           0.356     1.915    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.031 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.031    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.247ns (77.213%)  route 0.368ns (22.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.368     1.929    acc_p2_reg[7]_lopt_replica_1
    U18                  OBUF (Prop_obuf_I_O)         1.106     3.035 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.035    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 1.260ns (77.716%)  route 0.361ns (22.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           0.361     1.921    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         1.119     3.040 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.040    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.257ns (77.338%)  route 0.368ns (22.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[1]/Q
                         net (fo=2, routed)           0.368     1.929    DATA_OUT_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.116     3.045 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.045    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.258ns (75.006%)  route 0.419ns (24.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[8]/Q
                         net (fo=1, routed)           0.419     1.980    DATA_OUT_OBUF[8]
    U17                  OBUF (Prop_obuf_I_O)         1.117     3.098 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.098    DATA_OUT[8]
    U17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin_p

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.069ns (33.265%)  route 2.144ns (66.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.615     2.560    IN_VALID_IBUF
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     2.684 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.529     3.213    data_0_p1
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.282    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.069ns (33.265%)  route 2.144ns (66.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.615     2.560    IN_VALID_IBUF
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     2.684 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.529     3.213    data_0_p1
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.282    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.069ns (33.265%)  route 2.144ns (66.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.615     2.560    IN_VALID_IBUF
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     2.684 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.529     3.213    data_0_p1
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.282    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.069ns (33.265%)  route 2.144ns (66.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           1.615     2.560    IN_VALID_IBUF
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     2.684 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.529     3.213    data_0_p1
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.282    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.653ns  (logic 0.935ns (35.228%)  route 1.719ns (64.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.719     2.653    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  valid_p2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  valid_p2_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 0.935ns (37.167%)  route 1.580ns (62.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.580     2.515    RST_IBUF
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.935ns (38.837%)  route 1.472ns (61.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.472     2.407    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.935ns (38.837%)  route 1.472ns (61.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.472     2.407    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.935ns (38.837%)  route 1.472ns (61.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.472     2.407    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.935ns (38.837%)  route 1.472ns (61.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.472     2.407    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            valid_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.174ns (31.850%)  route 0.372ns (68.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           0.372     0.545    IN_VALID_IBUF
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/C

Slack:                    inf
  Source:                 DATA_IN_0[3]
                            (input port)
  Destination:            data_0_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.735%)  route 0.428ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DATA_IN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  DATA_IN_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.428     0.592    DATA_IN_0_IBUF[3]
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_0[2]
                            (input port)
  Destination:            data_0_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.163ns (27.589%)  route 0.429ns (72.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  DATA_IN_0[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  DATA_IN_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.429     0.592    DATA_IN_0_IBUF[2]
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_0[0]
                            (input port)
  Destination:            data_0_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.165ns (27.241%)  route 0.442ns (72.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  DATA_IN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  DATA_IN_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.442     0.608    DATA_IN_0_IBUF[0]
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 DATA_IN_0[1]
                            (input port)
  Destination:            data_0_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.160ns (24.905%)  route 0.483ns (75.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  DATA_IN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  DATA_IN_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.483     0.643    DATA_IN_0_IBUF[1]
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.164ns (23.388%)  route 0.537ns (76.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.537     0.701    RST_IBUF
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  valid_p1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.164ns (23.244%)  route 0.541ns (76.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.541     0.705    RST_IBUF
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.164ns (23.244%)  route 0.541ns (76.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.541     0.705    RST_IBUF
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.164ns (23.244%)  route 0.541ns (76.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.541     0.705    RST_IBUF
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  acc_p2_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            index_even_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.164ns (23.244%)  route 0.541ns (76.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.541     0.705    RST_IBUF
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  index_even_reg[1]/C





