|memory_game
CLOCK_50 => CLOCK_50.IN7
KEY[0] => resetn.IN1
KEY[1] => _.IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN3
SW[1] => SW[1].IN3
SW[2] => SW[2].IN3
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] <= controlPath:c1.port30
LEDR[1] <= controlPath:c1.port30
LEDR[2] <= controlPath:c1.port30
LEDR[3] <= controlPath:c1.port30
LEDR[4] <= controlPath:c1.port30
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= pixelRateDivider:prd1.port2
HEX0[6] <= hexDisplay:hex0.port1
HEX0[5] <= hexDisplay:hex0.port1
HEX0[4] <= hexDisplay:hex0.port1
HEX0[3] <= hexDisplay:hex0.port1
HEX0[2] <= hexDisplay:hex0.port1
HEX0[1] <= hexDisplay:hex0.port1
HEX0[0] <= hexDisplay:hex0.port1
HEX1[6] <= hexDisplay:hex1.port1
HEX1[5] <= hexDisplay:hex1.port1
HEX1[4] <= hexDisplay:hex1.port1
HEX1[3] <= hexDisplay:hex1.port1
HEX1[2] <= hexDisplay:hex1.port1
HEX1[1] <= hexDisplay:hex1.port1
HEX1[0] <= hexDisplay:hex1.port1
HEX2[6] <= hexDisplay:hex2.port1
HEX2[5] <= hexDisplay:hex2.port1
HEX2[4] <= hexDisplay:hex2.port1
HEX2[3] <= hexDisplay:hex2.port1
HEX2[2] <= hexDisplay:hex2.port1
HEX2[1] <= hexDisplay:hex2.port1
HEX2[0] <= hexDisplay:hex2.port1
HEX3[6] <= hexDisplay:hex3.port1
HEX3[5] <= hexDisplay:hex3.port1
HEX3[4] <= hexDisplay:hex3.port1
HEX3[3] <= hexDisplay:hex3.port1
HEX3[2] <= hexDisplay:hex3.port1
HEX3[1] <= hexDisplay:hex3.port1
HEX3[0] <= hexDisplay:hex3.port1
HEX4[6] <= hexDisplay:hex4.port1
HEX4[5] <= hexDisplay:hex4.port1
HEX4[4] <= hexDisplay:hex4.port1
HEX4[3] <= hexDisplay:hex4.port1
HEX4[2] <= hexDisplay:hex4.port1
HEX4[1] <= hexDisplay:hex4.port1
HEX4[0] <= hexDisplay:hex4.port1
HEX5[6] <= hexDisplay:hex5.port1
HEX5[5] <= hexDisplay:hex5.port1
HEX5[4] <= hexDisplay:hex5.port1
HEX5[3] <= hexDisplay:hex5.port1
HEX5[2] <= hexDisplay:hex5.port1
HEX5[1] <= hexDisplay:hex5.port1
HEX5[0] <= hexDisplay:hex5.port1
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B


|memory_game|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|memory_game|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|memory_game|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_j3m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j3m1:auto_generated.data_a[0]
data_a[1] => altsyncram_j3m1:auto_generated.data_a[1]
data_a[2] => altsyncram_j3m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_j3m1:auto_generated.address_a[0]
address_a[1] => altsyncram_j3m1:auto_generated.address_a[1]
address_a[2] => altsyncram_j3m1:auto_generated.address_a[2]
address_a[3] => altsyncram_j3m1:auto_generated.address_a[3]
address_a[4] => altsyncram_j3m1:auto_generated.address_a[4]
address_a[5] => altsyncram_j3m1:auto_generated.address_a[5]
address_a[6] => altsyncram_j3m1:auto_generated.address_a[6]
address_a[7] => altsyncram_j3m1:auto_generated.address_a[7]
address_a[8] => altsyncram_j3m1:auto_generated.address_a[8]
address_a[9] => altsyncram_j3m1:auto_generated.address_a[9]
address_a[10] => altsyncram_j3m1:auto_generated.address_a[10]
address_a[11] => altsyncram_j3m1:auto_generated.address_a[11]
address_a[12] => altsyncram_j3m1:auto_generated.address_a[12]
address_a[13] => altsyncram_j3m1:auto_generated.address_a[13]
address_a[14] => altsyncram_j3m1:auto_generated.address_a[14]
address_b[0] => altsyncram_j3m1:auto_generated.address_b[0]
address_b[1] => altsyncram_j3m1:auto_generated.address_b[1]
address_b[2] => altsyncram_j3m1:auto_generated.address_b[2]
address_b[3] => altsyncram_j3m1:auto_generated.address_b[3]
address_b[4] => altsyncram_j3m1:auto_generated.address_b[4]
address_b[5] => altsyncram_j3m1:auto_generated.address_b[5]
address_b[6] => altsyncram_j3m1:auto_generated.address_b[6]
address_b[7] => altsyncram_j3m1:auto_generated.address_b[7]
address_b[8] => altsyncram_j3m1:auto_generated.address_b[8]
address_b[9] => altsyncram_j3m1:auto_generated.address_b[9]
address_b[10] => altsyncram_j3m1:auto_generated.address_b[10]
address_b[11] => altsyncram_j3m1:auto_generated.address_b[11]
address_b[12] => altsyncram_j3m1:auto_generated.address_b[12]
address_b[13] => altsyncram_j3m1:auto_generated.address_b[13]
address_b[14] => altsyncram_j3m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j3m1:auto_generated.clock0
clock1 => altsyncram_j3m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_j3m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_j3m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_j3m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|memory_game|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|memory_game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|memory_game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|memory_game|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|pixelRateDivider:prd1
Clock => Clock.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
light <= checkLight:cL.port1
level[0] => level[0].IN1
level[1] => level[1].IN1
level[2] => level[2].IN1


|memory_game|pixelRateDivider:prd1|clkCounter:cC
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
Clock => counter[6].CLK
Clock => counter[7].CLK
Clock => counter[8].CLK
Clock => counter[9].CLK
Clock => counter[10].CLK
Clock => counter[11].CLK
Clock => counter[12].CLK
Clock => counter[13].CLK
Clock => counter[14].CLK
Clock => counter[15].CLK
Clock => counter[16].CLK
Clock => counter[17].CLK
Clock => counter[18].CLK
Clock => counter[19].CLK
Clock => counter[20].CLK
Clock => counter[21].CLK
Clock => counter[22].CLK
Clock => counter[23].CLK
Clock => counter[24].CLK
Clock => counter[25].CLK
Clock => counter[26].CLK
Clock => counter[27].CLK
Clock => counter[28].CLK
Clock => counter[29].CLK
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
level[0] => Mux0.IN10
level[0] => Equal0.IN0
level[0] => Equal1.IN2
level[0] => Equal2.IN1
level[0] => Equal3.IN2
level[0] => Equal4.IN1
level[1] => Mux0.IN9
level[1] => Equal0.IN2
level[1] => Equal1.IN0
level[1] => Equal2.IN0
level[1] => Equal3.IN1
level[1] => Equal4.IN2
level[2] => Mux0.IN8
level[2] => Equal0.IN1
level[2] => Equal1.IN1
level[2] => Equal2.IN2
level[2] => Equal3.IN0
level[2] => Equal4.IN0


|memory_game|pixelRateDivider:prd1|checkLight:cL
in => out~reg0.CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|counterToFive:ctf
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|randomGenerate:rg
Clock => Clock.IN1
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|randomGenerate:rg|lfsr_6bit:lfsr1
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|mux2to1:muxColor1
sel => colour.OUTPUTSELECT
sel => colour.OUTPUTSELECT
sel => colour.OUTPUTSELECT
one[0] => colour.DATAB
one[1] => colour.DATAB
one[2] => colour.DATAB
two[0] => colour.DATAA
two[1] => colour.DATAA
two[2] => colour.DATAA
colour[0] <= colour.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|mux5to1:muxColor2
sel[0] => Mux0.IN14
sel[0] => Mux1.IN14
sel[0] => Mux2.IN14
sel[1] => Mux0.IN13
sel[1] => Mux1.IN13
sel[1] => Mux2.IN13
sel[2] => Mux0.IN12
sel[2] => Mux1.IN12
sel[2] => Mux2.IN12
sel[3] => Mux0.IN11
sel[3] => Mux1.IN11
sel[3] => Mux2.IN11
in[0] => Mux2.IN19
in[1] => Mux1.IN19
in[2] => Mux0.IN19
in[3] => Mux2.IN18
in[4] => Mux1.IN18
in[5] => Mux0.IN18
in[6] => Mux2.IN17
in[7] => Mux1.IN17
in[8] => Mux0.IN17
in[9] => Mux2.IN16
in[10] => Mux1.IN16
in[11] => Mux0.IN16
in[12] => Mux2.IN15
in[13] => Mux1.IN15
in[14] => Mux0.IN15
colour[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex0
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex1
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex2
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex3
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex4
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|hexDisplay:hex5
c[0] => Decoder0.IN3
c[1] => Decoder0.IN2
c[2] => Decoder0.IN1
c[3] => Decoder0.IN0
d[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|controlPath:c1
inLevel[0] => LessThan1.IN6
inLevel[0] => Equal0.IN2
inLevel[1] => LessThan1.IN5
inLevel[1] => Equal0.IN1
inLevel[2] => LessThan1.IN4
inLevel[2] => Equal0.IN0
cReset <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
keyPressed => nextState.DATAB
keyPressed => nextState.DATAB
key2Pressed => nextState.OUTPUTSELECT
key2Pressed => nextState.OUTPUTSELECT
key2Pressed => Selector1.IN4
key2Pressed => Selector13.IN2
reset => nextState.DATAA
reset => nextState.DATAA
reset => nextState.DATAA
reset => nextState.DATAA
clock => currState~1.DATAIN
counterForRead[0] => Equal1.IN2
counterForRead[1] => Equal1.IN1
counterForRead[2] => Equal1.IN0
counterForRead[3] => Equal1.IN4
counterForInput[0] => LessThan4.IN8
counterForInput[0] => Equal2.IN0
counterForInput[0] => Equal3.IN3
counterForInput[0] => Equal4.IN1
counterForInput[0] => Equal5.IN3
counterForInput[0] => Equal6.IN1
counterForInput[1] => LessThan4.IN7
counterForInput[1] => Equal2.IN3
counterForInput[1] => Equal3.IN0
counterForInput[1] => Equal4.IN0
counterForInput[1] => Equal5.IN2
counterForInput[1] => Equal6.IN3
counterForInput[2] => LessThan4.IN6
counterForInput[2] => Equal2.IN2
counterForInput[2] => Equal3.IN2
counterForInput[2] => Equal4.IN3
counterForInput[2] => Equal5.IN0
counterForInput[2] => Equal6.IN0
counterForInput[3] => LessThan4.IN5
counterForInput[3] => Equal2.IN1
counterForInput[3] => Equal3.IN1
counterForInput[3] => Equal4.IN2
counterForInput[3] => Equal5.IN1
counterForInput[3] => Equal6.IN2
counterForGenerate[0] => LessThan3.IN8
counterForGenerate[1] => LessThan3.IN7
counterForGenerate[2] => LessThan3.IN6
counterForGenerate[3] => LessThan3.IN5
counterForDraws[0] => LessThan0.IN30
counterForDraws[0] => LessThan2.IN30
counterForDraws[0] => LessThan5.IN30
counterForDraws[1] => LessThan0.IN29
counterForDraws[1] => LessThan2.IN29
counterForDraws[1] => LessThan5.IN29
counterForDraws[2] => LessThan0.IN28
counterForDraws[2] => LessThan2.IN28
counterForDraws[2] => LessThan5.IN28
counterForDraws[3] => LessThan0.IN27
counterForDraws[3] => LessThan2.IN27
counterForDraws[3] => LessThan5.IN27
counterForDraws[4] => LessThan0.IN26
counterForDraws[4] => LessThan2.IN26
counterForDraws[4] => LessThan5.IN26
counterForDraws[5] => LessThan0.IN25
counterForDraws[5] => LessThan2.IN25
counterForDraws[5] => LessThan5.IN25
counterForDraws[6] => LessThan0.IN24
counterForDraws[6] => LessThan2.IN24
counterForDraws[6] => LessThan5.IN24
counterForDraws[7] => LessThan0.IN23
counterForDraws[7] => LessThan2.IN23
counterForDraws[7] => LessThan5.IN23
counterForDraws[8] => LessThan0.IN22
counterForDraws[8] => LessThan2.IN22
counterForDraws[8] => LessThan5.IN22
counterForDraws[9] => LessThan0.IN21
counterForDraws[9] => LessThan2.IN21
counterForDraws[9] => LessThan5.IN21
counterForDraws[10] => LessThan0.IN20
counterForDraws[10] => LessThan2.IN20
counterForDraws[10] => LessThan5.IN20
counterForDraws[11] => LessThan0.IN19
counterForDraws[11] => LessThan2.IN19
counterForDraws[11] => LessThan5.IN19
counterForDraws[12] => LessThan0.IN18
counterForDraws[12] => LessThan2.IN18
counterForDraws[12] => LessThan5.IN18
counterForDraws[13] => LessThan0.IN17
counterForDraws[13] => LessThan2.IN17
counterForDraws[13] => LessThan5.IN17
counterForDraws[14] => LessThan0.IN16
counterForDraws[14] => LessThan2.IN16
counterForDraws[14] => LessThan5.IN16
start => nextState.OUTPUTSELECT
start => nextState.OUTPUTSELECT
start => Selector1.IN5
start => Selector3.IN3
start => Selector0.IN1
dividerOut => nextState.OUTPUTSELECT
dividerOut => nextState.OUTPUTSELECT
dividerOut => Selector7.IN2
compare => nextState.DATAA
compare => Selector21.IN17
compare => Selector20.IN14
compare => nextState.DATAA
enStoreRandom <= enRandomSet.DB_MAX_OUTPUT_PORT_TYPE
enRandomRead <= enDivider.DB_MAX_OUTPUT_PORT_TYPE
enRandomLoad1 <= <VCC>
enLevel <= enLevel.DB_MAX_OUTPUT_PORT_TYPE
enDrawCount <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
enRandomSet <= enRandomSet.DB_MAX_OUTPUT_PORT_TYPE
enDivider <= enDivider.DB_MAX_OUTPUT_PORT_TYPE
enAns5 <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
enAns4 <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
enAns3 <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
enAns2 <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
enAns1 <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
plot <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
selStart[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
selStart[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
selStart[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
aluOp[0] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= aluOp[1].DB_MAX_OUTPUT_PORT_TYPE
selColour[0] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
selColour[1] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
selColour[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
selAns[0] <= selAns.DB_MAX_OUTPUT_PORT_TYPE
selAns[1] <= selAns.DB_MAX_OUTPUT_PORT_TYPE
selAns[2] <= selAns.DB_MAX_OUTPUT_PORT_TYPE
LEDRtest[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LEDRtest[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LEDRtest[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LEDRtest[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LEDRtest[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
sel2color <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
fsEnable <= fsEnable.DB_MAX_OUTPUT_PORT_TYPE
ansEnable <= aluOp[1].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1
usrAns[0] => usrAns[0].IN6
usrAns[1] => usrAns[1].IN6
usrAns[2] => usrAns[2].IN6
inLevel[0] => inLevel[0].IN1
inLevel[1] => inLevel[1].IN1
inLevel[2] => inLevel[2].IN1
keyPressed => keyPressed.IN1
key2Pressed => key2Pressed.IN1
cReset => cReset.IN2
toCompare[0] <= sequence_datapath:dataRG.port5
toCompare[1] <= sequence_datapath:dataRG.port5
toCompare[2] <= sequence_datapath:dataRG.port5
toCompare[3] <= sequence_datapath:dataRG.port5
toCompare[4] <= sequence_datapath:dataRG.port5
toCompare[5] <= sequence_datapath:dataRG.port5
toCompare[6] <= sequence_datapath:dataRG.port5
toCompare[7] <= sequence_datapath:dataRG.port5
toCompare[8] <= sequence_datapath:dataRG.port5
toCompare[9] <= sequence_datapath:dataRG.port5
toCompare[10] <= sequence_datapath:dataRG.port5
toCompare[11] <= sequence_datapath:dataRG.port5
toCompare[12] <= sequence_datapath:dataRG.port5
toCompare[13] <= sequence_datapath:dataRG.port5
toCompare[14] <= sequence_datapath:dataRG.port5
compareR[0] => compareR[0].IN1
compareR[1] => compareR[1].IN1
compareR[2] => compareR[2].IN1
compareR[3] => compareR[3].IN1
compareR[4] => compareR[4].IN1
compareR[5] => compareR[5].IN1
compareR[6] => compareR[6].IN1
compareR[7] => compareR[7].IN1
compareR[8] => compareR[8].IN1
compareR[9] => compareR[9].IN1
compareR[10] => compareR[10].IN1
compareR[11] => compareR[11].IN1
compareR[12] => compareR[12].IN1
compareR[13] => compareR[13].IN1
compareR[14] => compareR[14].IN1
allAns[0] <= combAns[0].DB_MAX_OUTPUT_PORT_TYPE
allAns[1] <= combAns[1].DB_MAX_OUTPUT_PORT_TYPE
allAns[2] <= combAns[2].DB_MAX_OUTPUT_PORT_TYPE
allAns[3] <= combAns[3].DB_MAX_OUTPUT_PORT_TYPE
allAns[4] <= combAns[4].DB_MAX_OUTPUT_PORT_TYPE
allAns[5] <= combAns[5].DB_MAX_OUTPUT_PORT_TYPE
allAns[6] <= combAns[6].DB_MAX_OUTPUT_PORT_TYPE
allAns[7] <= combAns[7].DB_MAX_OUTPUT_PORT_TYPE
allAns[8] <= combAns[8].DB_MAX_OUTPUT_PORT_TYPE
allAns[9] <= combAns[9].DB_MAX_OUTPUT_PORT_TYPE
allAns[10] <= combAns[10].DB_MAX_OUTPUT_PORT_TYPE
allAns[11] <= combAns[11].DB_MAX_OUTPUT_PORT_TYPE
allAns[12] <= combAns[12].DB_MAX_OUTPUT_PORT_TYPE
allAns[13] <= combAns[13].DB_MAX_OUTPUT_PORT_TYPE
allAns[14] <= combAns[14].DB_MAX_OUTPUT_PORT_TYPE
Reset => Reset.IN7
Clock => Clock.IN16
counterForRead[0] <= counter4Bit_sp:counterReadRandom.port3
counterForRead[1] <= counter4Bit_sp:counterReadRandom.port3
counterForRead[2] <= counter4Bit_sp:counterReadRandom.port3
counterForRead[3] <= counter4Bit_sp:counterReadRandom.port3
counterForInput[0] <= counter4Bit_sp:counterInput.port3
counterForInput[1] <= counter4Bit_sp:counterInput.port3
counterForInput[2] <= counter4Bit_sp:counterInput.port3
counterForInput[3] <= counter4Bit_sp:counterInput.port3
counterForGenerate[0] <= counter4Bit:counterRG.port3
counterForGenerate[1] <= counter4Bit:counterRG.port3
counterForGenerate[2] <= counter4Bit:counterRG.port3
counterForGenerate[3] <= counter4Bit:counterRG.port3
counterForDraws[0] <= fromDrawCounter[0].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[1] <= fromDrawCounter[1].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[2] <= fromDrawCounter[2].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[3] <= fromDrawCounter[3].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[4] <= fromDrawCounter[4].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[5] <= fromDrawCounter[5].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[6] <= fromDrawCounter[6].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[7] <= fromDrawCounter[7].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[8] <= fromDrawCounter[8].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[9] <= fromDrawCounter[9].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[10] <= fromDrawCounter[10].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[11] <= fromDrawCounter[11].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[12] <= fromDrawCounter[12].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[13] <= fromDrawCounter[13].DB_MAX_OUTPUT_PORT_TYPE
counterForDraws[14] <= fromDrawCounter[14].DB_MAX_OUTPUT_PORT_TYPE
compare <= verifyAns:v1.port2
enStoreRandom => enStoreRandom.IN2
enRandomRead => enRandomRead.IN1
enRandomLoad1 => enRandomLoad1.IN1
enLevel => enLevel.IN1
enDrawCount => enDrawCount.IN1
enRandomSet => enRandomSet.IN1
enDivider => enDivider.IN1
enAns5 => enAns5.IN1
enAns4 => enAns4.IN1
enAns3 => enAns3.IN1
enAns2 => enAns2.IN1
enAns1 => enAns1.IN1
selStart[0] => selStart[0].IN2
selStart[1] => selStart[1].IN2
selStart[2] => selStart[2].IN2
aluOp[0] => aluOp[0].IN2
aluOp[1] => aluOp[1].IN2
selColour[0] => selColour[0].IN1
selColour[1] => selColour[1].IN1
selColour[2] => selColour[2].IN1
selAns[0] => selAns[0].IN1
selAns[1] => selAns[1].IN1
selAns[2] => selAns[2].IN1
address[0] <= aluAddress:alu1.port5
address[1] <= aluAddress:alu1.port5
address[2] <= aluAddress:alu1.port5
address[3] <= aluAddress:alu1.port5
address[4] <= aluAddress:alu1.port5
address[5] <= aluAddress:alu1.port5
address[6] <= aluAddress:alu1.port5
address[7] <= aluAddress:alu1.port5
address[8] <= aluAddress:alu1.port5
address[9] <= aluAddress:alu1.port5
address[10] <= aluAddress:alu1.port5
address[11] <= aluAddress:alu1.port5
address[12] <= aluAddress:alu1.port5
address[13] <= aluAddress:alu1.port5
address[14] <= aluAddress:alu1.port5
colour[0] <= mux6to1_3Bit:mux2.port8
colour[1] <= mux6to1_3Bit:mux2.port8
colour[2] <= mux6to1_3Bit:mux2.port8
csEnable => ~NO_FANOUT~
fsEnable => ~NO_FANOUT~
ansEnable => ~NO_FANOUT~


|memory_game|dataPath:d1|gamescreen:mif1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component
wren_a => altsyncram_don1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_don1:auto_generated.data_a[0]
data_a[1] => altsyncram_don1:auto_generated.data_a[1]
data_a[2] => altsyncram_don1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_don1:auto_generated.address_a[0]
address_a[1] => altsyncram_don1:auto_generated.address_a[1]
address_a[2] => altsyncram_don1:auto_generated.address_a[2]
address_a[3] => altsyncram_don1:auto_generated.address_a[3]
address_a[4] => altsyncram_don1:auto_generated.address_a[4]
address_a[5] => altsyncram_don1:auto_generated.address_a[5]
address_a[6] => altsyncram_don1:auto_generated.address_a[6]
address_a[7] => altsyncram_don1:auto_generated.address_a[7]
address_a[8] => altsyncram_don1:auto_generated.address_a[8]
address_a[9] => altsyncram_don1:auto_generated.address_a[9]
address_a[10] => altsyncram_don1:auto_generated.address_a[10]
address_a[11] => altsyncram_don1:auto_generated.address_a[11]
address_a[12] => altsyncram_don1:auto_generated.address_a[12]
address_a[13] => altsyncram_don1:auto_generated.address_a[13]
address_a[14] => altsyncram_don1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_don1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_don1:auto_generated.q_a[0]
q_a[1] <= altsyncram_don1:auto_generated.q_a[1]
q_a[2] <= altsyncram_don1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]
wren_a => decode_7la:decode3.enable


|memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|decode_7la:decode3
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|memory_game|dataPath:d1|startscreen:mif2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|memory_game|dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component
wren_a => altsyncram_5nn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5nn1:auto_generated.data_a[0]
data_a[1] => altsyncram_5nn1:auto_generated.data_a[1]
data_a[2] => altsyncram_5nn1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5nn1:auto_generated.address_a[0]
address_a[1] => altsyncram_5nn1:auto_generated.address_a[1]
address_a[2] => altsyncram_5nn1:auto_generated.address_a[2]
address_a[3] => altsyncram_5nn1:auto_generated.address_a[3]
address_a[4] => altsyncram_5nn1:auto_generated.address_a[4]
address_a[5] => altsyncram_5nn1:auto_generated.address_a[5]
address_a[6] => altsyncram_5nn1:auto_generated.address_a[6]
address_a[7] => altsyncram_5nn1:auto_generated.address_a[7]
address_a[8] => altsyncram_5nn1:auto_generated.address_a[8]
address_a[9] => altsyncram_5nn1:auto_generated.address_a[9]
address_a[10] => altsyncram_5nn1:auto_generated.address_a[10]
address_a[11] => altsyncram_5nn1:auto_generated.address_a[11]
address_a[12] => altsyncram_5nn1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5nn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5nn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5nn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5nn1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memory_game|dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|memory_game|dataPath:d1|win:mif3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|memory_game|dataPath:d1|win:mif3|altsyncram:altsyncram_component
wren_a => altsyncram_5gn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5gn1:auto_generated.data_a[0]
data_a[1] => altsyncram_5gn1:auto_generated.data_a[1]
data_a[2] => altsyncram_5gn1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5gn1:auto_generated.address_a[0]
address_a[1] => altsyncram_5gn1:auto_generated.address_a[1]
address_a[2] => altsyncram_5gn1:auto_generated.address_a[2]
address_a[3] => altsyncram_5gn1:auto_generated.address_a[3]
address_a[4] => altsyncram_5gn1:auto_generated.address_a[4]
address_a[5] => altsyncram_5gn1:auto_generated.address_a[5]
address_a[6] => altsyncram_5gn1:auto_generated.address_a[6]
address_a[7] => altsyncram_5gn1:auto_generated.address_a[7]
address_a[8] => altsyncram_5gn1:auto_generated.address_a[8]
address_a[9] => altsyncram_5gn1:auto_generated.address_a[9]
address_a[10] => altsyncram_5gn1:auto_generated.address_a[10]
address_a[11] => altsyncram_5gn1:auto_generated.address_a[11]
address_a[12] => altsyncram_5gn1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5gn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5gn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5gn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5gn1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memory_game|dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|memory_game|dataPath:d1|lose:mif4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|memory_game|dataPath:d1|lose:mif4|altsyncram:altsyncram_component
wren_a => altsyncram_ajn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ajn1:auto_generated.data_a[0]
data_a[1] => altsyncram_ajn1:auto_generated.data_a[1]
data_a[2] => altsyncram_ajn1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ajn1:auto_generated.address_a[0]
address_a[1] => altsyncram_ajn1:auto_generated.address_a[1]
address_a[2] => altsyncram_ajn1:auto_generated.address_a[2]
address_a[3] => altsyncram_ajn1:auto_generated.address_a[3]
address_a[4] => altsyncram_ajn1:auto_generated.address_a[4]
address_a[5] => altsyncram_ajn1:auto_generated.address_a[5]
address_a[6] => altsyncram_ajn1:auto_generated.address_a[6]
address_a[7] => altsyncram_ajn1:auto_generated.address_a[7]
address_a[8] => altsyncram_ajn1:auto_generated.address_a[8]
address_a[9] => altsyncram_ajn1:auto_generated.address_a[9]
address_a[10] => altsyncram_ajn1:auto_generated.address_a[10]
address_a[11] => altsyncram_ajn1:auto_generated.address_a[11]
address_a[12] => altsyncram_ajn1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ajn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ajn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ajn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ajn1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memory_game|dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|memory_game|dataPath:d1|sequence_datapath:dataRG
clock => clock.IN3
enRandomSet => enRandomSet.IN1
enRandomLoad1 => enRandomLoad1.IN1
enStoreRandom => enStoreRandom.IN1
enRandomRead => enRandomRead.IN1
toCompare[0] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[1] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[2] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[3] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[4] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[5] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[6] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[7] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[8] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[9] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[10] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[11] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[12] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[13] <= sequenceReg:sequenceReg1.toCompareOut
toCompare[14] <= sequenceReg:sequenceReg1.toCompareOut
readOut[0] <= readOut3bit:read1.out
readOut[1] <= readOut3bit:read1.out
readOut[2] <= readOut3bit:read1.out


|memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms
reset => reset.IN4
clock => clock.IN4
out <= shiftReg:SR4.out
load1 => load1.IN1


|memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1
reset => out.OUTPUTSELECT
clock => out~reg0.CLK
in => out.DATAB
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => out.OUTPUTSELECT


|memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR2
reset => out.OUTPUTSELECT
clock => out~reg0.CLK
in => out.DATAB
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => out.OUTPUTSELECT


|memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR3
reset => out.OUTPUTSELECT
clock => out~reg0.CLK
in => out.DATAB
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => out.OUTPUTSELECT


|memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR4
reset => out.OUTPUTSELECT
clock => out~reg0.CLK
in => out.DATAB
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => out.OUTPUTSELECT


|memory_game|dataPath:d1|sequence_datapath:dataRG|sequenceReg:sequenceReg1
enable => sequenceIn[3]~reg0.ENA
enable => sequenceIn[2]~reg0.ENA
enable => sequenceIn[1]~reg0.ENA
enable => sequenceIn[0]~reg0.ENA
enable => sequenceIn[4]~reg0.ENA
enable => sequenceIn[5]~reg0.ENA
enable => sequenceIn[6]~reg0.ENA
enable => sequenceIn[7]~reg0.ENA
enable => sequenceIn[8]~reg0.ENA
enable => sequenceIn[9]~reg0.ENA
enable => sequenceIn[10]~reg0.ENA
enable => sequenceIn[11]~reg0.ENA
enable => sequenceIn[12]~reg0.ENA
enable => sequenceIn[13]~reg0.ENA
enable => sequenceIn[14]~reg0.ENA
random => sequenceIn[13]~reg0.DATAIN
clock => sequenceIn[0]~reg0.CLK
clock => sequenceIn[1]~reg0.CLK
clock => sequenceIn[2]~reg0.CLK
clock => sequenceIn[3]~reg0.CLK
clock => sequenceIn[4]~reg0.CLK
clock => sequenceIn[5]~reg0.CLK
clock => sequenceIn[6]~reg0.CLK
clock => sequenceIn[7]~reg0.CLK
clock => sequenceIn[8]~reg0.CLK
clock => sequenceIn[9]~reg0.CLK
clock => sequenceIn[10]~reg0.CLK
clock => sequenceIn[11]~reg0.CLK
clock => sequenceIn[12]~reg0.CLK
clock => sequenceIn[13]~reg0.CLK
clock => sequenceIn[14]~reg0.CLK
sequenceIn[0] <= sequenceIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[1] <= sequenceIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[2] <= sequenceIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[3] <= sequenceIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[4] <= sequenceIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[5] <= sequenceIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[6] <= sequenceIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[7] <= sequenceIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[8] <= sequenceIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[9] <= sequenceIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[10] <= sequenceIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[11] <= sequenceIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[12] <= sequenceIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[13] <= sequenceIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sequenceIn[14] <= sequenceIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[0] <= sequenceIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[1] <= sequenceIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[2] <= sequenceIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[3] <= sequenceIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[4] <= sequenceIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[5] <= sequenceIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[6] <= sequenceIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[7] <= sequenceIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[8] <= sequenceIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[9] <= sequenceIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[10] <= sequenceIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[11] <= sequenceIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[12] <= sequenceIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[13] <= sequenceIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toCompareOut[14] <= sequenceIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|sequence_datapath:dataRG|readOut3bit:read1
sequenceIn[0] => toBeRead.DATAB
sequenceIn[1] => toBeRead.DATAB
sequenceIn[2] => toBeRead.DATAB
sequenceIn[3] => toBeRead.DATAB
sequenceIn[4] => toBeRead.DATAB
sequenceIn[5] => toBeRead.DATAB
sequenceIn[6] => toBeRead.DATAB
sequenceIn[7] => toBeRead.DATAB
sequenceIn[8] => toBeRead.DATAB
sequenceIn[9] => toBeRead.DATAB
sequenceIn[10] => toBeRead.DATAB
sequenceIn[11] => toBeRead.DATAB
sequenceIn[12] => toBeRead.DATAB
sequenceIn[13] => toBeRead.DATAB
sequenceIn[14] => toBeRead.DATAB
clock => toBeRead[0].CLK
clock => toBeRead[1].CLK
clock => toBeRead[2].CLK
clock => toBeRead[3].CLK
clock => toBeRead[4].CLK
clock => toBeRead[5].CLK
clock => toBeRead[6].CLK
clock => toBeRead[7].CLK
clock => toBeRead[8].CLK
clock => toBeRead[9].CLK
clock => toBeRead[10].CLK
clock => toBeRead[11].CLK
clock => toBeRead[12].CLK
clock => toBeRead[13].CLK
clock => toBeRead[14].CLK
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
enable => toBeRead.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|counter4Bit:counterRG
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Reset => ~NO_FANOUT~
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|inputDecoder:colorDecoder
usrInput[0] => Decoder0.IN7
usrInput[1] => Decoder0.IN6
usrInput[2] => Decoder0.IN5
usrInput[3] => Decoder0.IN4
usrInput[4] => Decoder0.IN3
usrInput[5] => Decoder0.IN2
usrInput[6] => Decoder0.IN1
usrInput[7] => Decoder0.IN0
value[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regAns1
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regAns2
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regAns3
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regAns4
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regAns5
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|mux5to1_3Bit:mux1
selAns[0] => Mux0.IN5
selAns[0] => Mux1.IN5
selAns[0] => Mux2.IN5
selAns[1] => Mux0.IN4
selAns[1] => Mux1.IN4
selAns[1] => Mux2.IN4
selAns[2] => Mux0.IN3
selAns[2] => Mux1.IN3
selAns[2] => Mux2.IN3
Cans1[0] => Mux2.IN6
Cans1[1] => Mux1.IN6
Cans1[2] => Mux0.IN6
Cans2[0] => Mux2.IN7
Cans2[1] => Mux1.IN7
Cans2[2] => Mux0.IN7
Cans3[0] => Mux2.IN8
Cans3[1] => Mux1.IN8
Cans3[2] => Mux0.IN8
Cans4[0] => Mux2.IN9
Cans4[1] => Mux1.IN9
Cans4[2] => Mux0.IN9
Cans5[0] => Mux2.IN10
Cans5[1] => Mux1.IN10
Cans5[2] => Mux0.IN10
MUXout[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUXout[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUXout[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|verifyAns:v1
fromRG[0] => Equal0.IN14
fromRG[1] => Equal0.IN13
fromRG[2] => Equal0.IN12
fromRG[3] => Equal0.IN11
fromRG[4] => Equal0.IN10
fromRG[5] => Equal0.IN9
fromRG[6] => Equal0.IN8
fromRG[7] => Equal0.IN7
fromRG[8] => Equal0.IN6
fromRG[9] => Equal0.IN5
fromRG[10] => Equal0.IN4
fromRG[11] => Equal0.IN3
fromRG[12] => Equal0.IN2
fromRG[13] => Equal0.IN1
fromRG[14] => Equal0.IN0
fromAns[0] => Equal0.IN29
fromAns[1] => Equal0.IN28
fromAns[2] => Equal0.IN27
fromAns[3] => Equal0.IN26
fromAns[4] => Equal0.IN25
fromAns[5] => Equal0.IN24
fromAns[6] => Equal0.IN23
fromAns[7] => Equal0.IN22
fromAns[8] => Equal0.IN21
fromAns[9] => Equal0.IN20
fromAns[10] => Equal0.IN19
fromAns[11] => Equal0.IN18
fromAns[12] => Equal0.IN17
fromAns[13] => Equal0.IN16
fromAns[14] => Equal0.IN15
result <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|counter4Bit_sp:counterReadRandom
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|counter4Bit_sp:counterInput
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|reg3Bit:regL
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|multiStorage8Bit:regx
Clock => ~NO_FANOUT~
selStart[0] => Decoder0.IN2
selStart[1] => Decoder0.IN1
selStart[1] => Decoder1.IN1
selStart[2] => Decoder0.IN0
selStart[2] => Decoder1.IN0
Q[0] <= <GND>
Q[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= <GND>
Q[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|multiStorage7Bit:regy
Clock => ~NO_FANOUT~
selStart[0] => Decoder0.IN2
selStart[1] => Decoder0.IN1
selStart[2] => Decoder0.IN0
Q[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= <GND>
Q[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= <GND>
Q[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|counter15Bit:counter1
Clock => Qy[0]~reg0.CLK
Clock => Qy[1]~reg0.CLK
Clock => Qy[2]~reg0.CLK
Clock => Qy[3]~reg0.CLK
Clock => Qy[4]~reg0.CLK
Clock => Qy[5]~reg0.CLK
Clock => Qy[6]~reg0.CLK
Clock => Qx[0]~reg0.CLK
Clock => Qx[1]~reg0.CLK
Clock => Qx[2]~reg0.CLK
Clock => Qx[3]~reg0.CLK
Clock => Qx[4]~reg0.CLK
Clock => Qx[5]~reg0.CLK
Clock => Qx[6]~reg0.CLK
Clock => Qx[7]~reg0.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Reset => ~NO_FANOUT~
aluOp[0] => Mux0.IN5
aluOp[0] => Mux1.IN5
aluOp[0] => Mux2.IN5
aluOp[0] => Mux3.IN5
aluOp[0] => Mux4.IN5
aluOp[0] => Mux5.IN5
aluOp[0] => Mux6.IN5
aluOp[1] => Mux0.IN4
aluOp[1] => Mux1.IN4
aluOp[1] => Mux2.IN4
aluOp[1] => Mux3.IN4
aluOp[1] => Mux4.IN4
aluOp[1] => Mux5.IN4
aluOp[1] => Mux6.IN4
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qx.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Qy.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Qx[0] <= Qx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[1] <= Qx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[2] <= Qx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[3] <= Qx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[4] <= Qx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[5] <= Qx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[6] <= Qx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qx[7] <= Qx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[0] <= Qy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[1] <= Qy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[2] <= Qy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[3] <= Qy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[4] <= Qy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[5] <= Qy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qy[6] <= Qy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|aluAddress:alu1
Xpos[0] => Add1.IN16
Xpos[1] => Add1.IN15
Xpos[2] => Add1.IN14
Xpos[3] => Add1.IN13
Xpos[4] => Add1.IN12
Xpos[5] => Add1.IN11
Xpos[6] => Add1.IN10
Xpos[7] => Add1.IN9
Ypos[0] => Add2.IN14
Ypos[1] => Add2.IN13
Ypos[2] => Add2.IN12
Ypos[3] => Add2.IN11
Ypos[4] => Add2.IN10
Ypos[5] => Add2.IN9
Ypos[6] => Add2.IN8
startX[0] => Add1.IN8
startX[1] => Add1.IN7
startX[2] => Add1.IN6
startX[3] => Add1.IN5
startX[4] => Add1.IN4
startX[5] => Add1.IN3
startX[6] => Add1.IN2
startX[7] => Add1.IN1
startY[0] => Add2.IN7
startY[1] => Add2.IN6
startY[2] => Add2.IN5
startY[3] => Add2.IN4
startY[4] => Add2.IN3
startY[5] => Add2.IN2
startY[6] => Add2.IN1
aluOp[0] => Equal0.IN1
aluOp[1] => Equal0.IN0
out[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|dataPath:d1|mux6to1_3Bit:mux2
selColour[0] => Mux0.IN2
selColour[0] => Mux1.IN2
selColour[0] => Mux2.IN2
selColour[1] => Mux0.IN1
selColour[1] => Mux1.IN1
selColour[1] => Mux2.IN1
selColour[2] => Mux0.IN0
selColour[2] => Mux1.IN0
selColour[2] => Mux2.IN0
black[0] => Mux2.IN3
black[0] => Mux2.IN4
black[1] => Mux1.IN3
black[1] => Mux1.IN4
black[2] => Mux0.IN3
black[2] => Mux0.IN4
gScreen[0] => Mux2.IN5
gScreen[1] => Mux1.IN5
gScreen[2] => Mux0.IN5
sScreen[0] => Mux2.IN6
sScreen[1] => Mux1.IN6
sScreen[2] => Mux0.IN6
fromRG[0] => Mux2.IN7
fromRG[1] => Mux1.IN7
fromRG[2] => Mux0.IN7
wScreen[0] => Mux2.IN8
wScreen[1] => Mux1.IN8
wScreen[2] => Mux0.IN8
lScreen[0] => Mux2.IN9
lScreen[1] => Mux1.IN9
lScreen[2] => Mux0.IN9
ansColor[0] => Mux2.IN10
ansColor[1] => Mux1.IN10
ansColor[2] => Mux0.IN10
MUXout[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUXout[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUXout[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


