 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Fri Mar 21 18:07:24 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_63_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_59_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_58_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_57_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_56_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_55_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_54_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_53_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_52_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_52_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_51_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_50_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_49_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_48_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_47_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_46_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_45_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_44_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_42_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_41_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_40_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_39_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_39_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_38_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_37_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_36_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_35_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_34_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_33_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_32_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_31_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_30_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_29_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_23_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_22_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_21_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_20_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_19_/E (EDFQD1)                        0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_7_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_6_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_5_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_4_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_3_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_2_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_1_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory3_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U444/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n509 (net)                    65        0.052               0.000      0.426 r
  U445/ZN (INR2D2)                                  0.226     0.168      0.594 r
  N129 (net)                    21        0.039               0.000      0.594 r
  U456/Z (CKBD1)                                    0.480     0.285      0.879 r
  n542 (net)                    44        0.084               0.000      0.879 r
  memory3_reg_0_/E (EDFQD1)                         0.480     0.000      0.879 r
  data arrival time                                                      0.879

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.879
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.027


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_63_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_59_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_58_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_57_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_56_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_55_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_54_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_53_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_52_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_52_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_51_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_50_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_49_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_48_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_47_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_46_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_45_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_44_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_42_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_41_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_40_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_39_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_39_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_38_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_37_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_36_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_35_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_34_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_33_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_32_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_31_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_30_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_29_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_23_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_22_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_21_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_20_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_19_/E (EDFQD1)                        0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_7_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_6_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_5_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_4_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_3_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_2_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_1_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.013     0.003      0.203 r
  A[1] (net)                     5        0.008               0.000      0.203 r
  U356/ZN (CKND2D0)                                 0.067     0.044      0.247 f
  n271 (net)                     2        0.005               0.000      0.247 f
  U443/ZN (NR2D2)                                   0.294     0.179      0.426 r
  n510 (net)                    65        0.052               0.000      0.426 r
  U347/ZN (INR2XD1)                                 0.225     0.167      0.593 r
  N125 (net)                    21        0.039               0.000      0.593 r
  U455/Z (CKBD1)                                    0.480     0.285      0.878 r
  n544 (net)                    44        0.084               0.000      0.878 r
  memory7_reg_0_/E (EDFQD1)                         0.480     0.000      0.878 r
  data arrival time                                                      0.878

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.878
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_13_/E (EDFQD1)                        0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_12_/E (EDFQD1)                        0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_11_/E (EDFQD1)                        0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_10_/E (EDFQD1)                        0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_9_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_6_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_5_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_4_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_3_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_2_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_1_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory4_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.012     0.003      0.203 f
  A[1] (net)                     5        0.008               0.000      0.203 f
  U442/ZN (IND2D1)                                  0.028     0.040      0.243 f
  n274 (net)                     2        0.003               0.000      0.243 f
  U353/ZN (NR2D0)                                   0.088     0.059      0.302 r
  n471 (net)                     4        0.003               0.000      0.302 r
  U418/ZN (INR2D1)                                  0.455     0.278      0.580 r
  N122 (net)                    21        0.039               0.000      0.580 r
  U454/Z (CKBD1)                                    0.480     0.294      0.873 r
  n545 (net)                    44        0.084               0.000      0.873 r
  memory4_reg_0_/E (EDFQD1)                         0.480     0.000      0.873 r
  data arrival time                                                      0.873

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory4_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.873
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


1
