# FPGA---University-Classes
FPGA Projects Done For the University Class in the Verilog HDL.  
   
Project 1:  
  
· Decoder    
· Priority Encoder   
· Multiplexer     
· Demultiplexer 


  
Project 2:  
  
 · Realization of given truth table:  
 
  With SSI  
  With Decoder  
  With MUX  
    
  ![image](https://user-images.githubusercontent.com/81713653/153575116-84571b90-cba0-45ea-b933-be3b9258e975.png)

