verilog work "sourceCode/half_adder.v"
verilog work "sourceCode/full_adder.v"
verilog work "sourceCode/alu_top.v"
verilog work "sourceCode/alu.v"
verilog work "testbench/basic_data/testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
